##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_1_IntClock
		4.3::Critical Path Report for color_sensor_clk
		4.4::Critical Path Report for motor_clk
		4.5::Critical Path Report for us_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
		5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
		5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
		5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                  | Frequency: 34.88 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock            | Frequency: 51.87 MHz  | Target: 0.46 MHz   | 
Clock: color_sensor_clk           | Frequency: 30.60 MHz  | Target: 0.10 MHz   | 
Clock: motor_clk                  | Frequency: 40.15 MHz  | Target: 1.00 MHz   | 
Clock: motor_clk(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: us_clk                     | Frequency: 37.71 MHz  | Target: 1.00 MHz   | 
Clock: us_clk(fixed-function)     | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK               UART_1_IntClock   41666.7          23573       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               color_sensor_clk  41666.7          13001       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock         UART_1_IntClock   2.16667e+006     2147386     N/A              N/A         N/A              N/A         N/A              N/A         
color_sensor_clk        color_sensor_clk  1e+007           9967319     N/A              N/A         N/A              N/A         N/A              N/A         
motor_clk               motor_clk         1e+006           975092      N/A              N/A         N/A              N/A         N/A              N/A         
us_clk                  us_clk            1e+006           973480      N/A              N/A         N/A              N/A         N/A              N/A         
us_clk(fixed-function)  us_clk            1e+006           977067      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
color_sensor_out(0)_PAD  36550         color_sensor_clk:R  
motor_l_phaseA(0)_PAD    17939         motor_clk:R         
motor_l_phaseB(0)_PAD    16536         motor_clk:R         
motor_r_phaseA(0)_PAD    16710         motor_clk:R         
motor_r_phaseB(0)_PAD    16306         motor_clk:R         
us_b_echo(0)_PAD         24690         us_clk:R            
us_f_echo(0)_PAD         24134         us_clk:R            
us_l_echo(0)_PAD         32548         us_clk:R            
us_r_echo(0)_PAD         26302         us_clk:R            


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase             
-----------------  ------------  ---------------------------  
Tx_1(0)_PAD        32996         UART_1_IntClock:R            
motor_l_en(0)_PAD  24576         motor_clk(fixed-function):R  
motor_r_en(0)_PAD  26182         motor_clk(fixed-function):R  
trigger(0)_PAD     20801         us_clk(fixed-function):R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 34.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13001p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24436
-------------------------------------   ----- 
End-of-path arrival time (ps)           24436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25      4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8    3242  12706  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  21136  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  21136  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  24436  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  24436  13001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 51.87 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2147386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18780
-------------------------------------   ----- 
End-of-path arrival time (ps)           18780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell86    1250   1250  2147386  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell22    6593   7843  2147386  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell22    3350  11193  2147386  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell6   7587  18780  2147386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for color_sensor_clk
**********************************************
Clock: color_sensor_clk
Frequency: 30.60 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967319p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28451
-------------------------------------   ----- 
End-of-path arrival time (ps)           28451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell8    1240   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell9       0   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell9    1210   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell10      0   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell10   1210   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell11      0   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell11   2270   5930  9967319  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell25      4199  10129  9967319  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350  13479  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8    3242  16721  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  21851  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  21851  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  25151  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  25151  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  28451  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  28451  9967319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for motor_clk
***************************************
Clock: motor_clk
Frequency: 40.15 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20678
-------------------------------------   ----- 
End-of-path arrival time (ps)           20678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                                    macrocell61     1250   1250  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell2      7282   8532  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11882  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3666  15548  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20678  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20678  975092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for us_clk
************************************
Clock: us_clk
Frequency: 37.71 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30     10645  11895  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350  15245  973480  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   8145  23390  973480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23573p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14624
-------------------------------------   ----- 
End-of-path arrival time (ps)           14624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  23573  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     7026   9035  23573  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  12385  23573  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2239  14624  23573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13001p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24436
-------------------------------------   ----- 
End-of-path arrival time (ps)           24436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25      4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8    3242  12706  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  21136  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  21136  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  24436  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  24436  13001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20678
-------------------------------------   ----- 
End-of-path arrival time (ps)           20678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                                    macrocell61     1250   1250  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell2      7282   8532  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11882  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3666  15548  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20678  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20678  975092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
*****************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30     10645  11895  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350  15245  973480  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   8145  23390  973480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1


5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977067p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18703
-------------------------------------   ----- 
End-of-path arrival time (ps)           18703
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  12573  13573  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   5130  18703  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  18703  977067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2147386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18780
-------------------------------------   ----- 
End-of-path arrival time (ps)           18780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell86    1250   1250  2147386  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell22    6593   7843  2147386  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell22    3350  11193  2147386  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell6   7587  18780  2147386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1


5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
*************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967319p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28451
-------------------------------------   ----- 
End-of-path arrival time (ps)           28451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell8    1240   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell9       0   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell9    1210   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell10      0   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell10   1210   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell11      0   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell11   2270   5930  9967319  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell25      4199  10129  9967319  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350  13479  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8    3242  16721  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  21851  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  21851  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  25151  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  25151  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  28451  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  28451  9967319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13001p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24436
-------------------------------------   ----- 
End-of-path arrival time (ps)           24436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25      4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8    3242  12706  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  21136  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  21136  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  24436  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  24436  13001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 16301p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21136
-------------------------------------   ----- 
End-of-path arrival time (ps)           21136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25      4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8    3242  12706  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  21136  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  21136  16301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 19601p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17836
-------------------------------------   ----- 
End-of-path arrival time (ps)           17836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5    2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25     4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25     3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8   3242  12706  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8   5130  17836  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9      0  17836  19601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 21729p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13748
-------------------------------------   ----- 
End-of-path arrival time (ps)           13748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25      4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell11   4284  13748  21729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 21729p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13747
-------------------------------------   ----- 
End-of-path arrival time (ps)           13747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25      4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25      3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell10   4283  13747  21729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 22771p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12706
-------------------------------------   ----- 
End-of-path arrival time (ps)           12706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5    2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25     4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25     3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8   3242  12706  22771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 22780p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5    2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_2                macrocell25     4064   6114  13001  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell25     3350   9464  13001  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell9   3233  12697  22780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23573p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14624
-------------------------------------   ----- 
End-of-path arrival time (ps)           14624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  23573  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     7026   9035  23573  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  12385  23573  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2239  14624  23573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24841p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12595
-------------------------------------   ----- 
End-of-path arrival time (ps)           12595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5     2050   2050  13001  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell12   5415   7465  24841  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  12595  24841  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  12595  24841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 28141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5     2050   2050  13001  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell12   5415   7465  28141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29360p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5     2050   2050  13001  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell13   4197   6247  29360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 30161p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  23573  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell85   5986   7995  30161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30161p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  23573  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell93   5986   7995  30161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 30700p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_0  macrocell96    5406   7456  30700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 31000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  23573  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell91   5147   7156  31000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 31000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  23573  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell92   5147   7156  31000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 31000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell11      2009   2009  23573  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell94   5147   7156  31000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 31006p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  23573  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell88   5141   7150  31006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34233p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7434
-------------------------------------   ---- 
End-of-path arrival time (ps)           7434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  13001  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell7   5384   7434  34233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35270p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0     controlcell5   2050   2050  13001  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset  statusicell8   4347   6397  35270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 35270p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0    controlcell5   2050   2050  13001  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/ar_0  macrocell100   4347   6397  35270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 35270p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13001  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/ar_0  macrocell101   4347   6397  35270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell101        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 36170p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13001  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/ar_0      macrocell103   3446   5496  36170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell103        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30     10645  11895  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350  15245  973480  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   8145  23390  973480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20678
-------------------------------------   ----- 
End-of-path arrival time (ps)           20678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                                    macrocell61     1250   1250  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell2      7282   8532  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11882  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3666  15548  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20678  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20678  975092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 975128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21742
-------------------------------------   ----- 
End-of-path arrival time (ps)           21742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30     10645  11895  973480  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350  15245  973480  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   6497  21742  975128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975186p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20584
-------------------------------------   ----- 
End-of-path arrival time (ps)           20584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      4741   8241  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11591  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3863  15454  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20584  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20584  975186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977067p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18703
-------------------------------------   ----- 
End-of-path arrival time (ps)           18703
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  12573  13573  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   5130  18703  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  18703  977067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977733p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18037
-------------------------------------   ----- 
End-of-path arrival time (ps)           18037
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell16  11907  12907  977733  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell16   5130  18037  977733  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell17      0  18037  977733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977819p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16121
-------------------------------------   ----- 
End-of-path arrival time (ps)           16121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                                    macrocell61     1250   1250  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell2      7282   8532  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11882  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   4239  16121  977819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15998
-------------------------------------   ----- 
End-of-path arrival time (ps)           15998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      4741   8241  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11591  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   4407  15998  977942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15959
-------------------------------------   ----- 
End-of-path arrival time (ps)           15959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  975227  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_0          macrocell13     6234   7444  975227  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  10794  975227  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   5165  15959  977981  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 978297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17473
-------------------------------------   ----- 
End-of-path arrival time (ps)           17473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   8843  12343  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  17473  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  17473  978297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15548
-------------------------------------   ----- 
End-of-path arrival time (ps)           15548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                                    macrocell61     1250   1250  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell2      7282   8532  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11882  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3666  15548  978392  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15454
-------------------------------------   ----- 
End-of-path arrival time (ps)           15454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      4741   8241  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11591  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3863  15454  978486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978527p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15413
-------------------------------------   ----- 
End-of-path arrival time (ps)           15413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  975227  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_0          macrocell13     6234   7444  975227  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  10794  975227  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   4619  15413  978527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979517p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19983
-------------------------------------   ----- 
End-of-path arrival time (ps)           19983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell10     6673  10303  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  13653  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    6330  19983  979517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 979594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19906
-------------------------------------   ----- 
End-of-path arrival time (ps)           19906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  978297  RISE       1
\us_l_timer:TimerUDB:status_tc\/main_1         macrocell31      7843  11343  979594  RISE       1
\us_l_timer:TimerUDB:status_tc\/q              macrocell31      3350  14693  979594  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5213  19906  979594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980367p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13573
-------------------------------------   ----- 
End-of-path arrival time (ps)           13573
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  12573  13573  980367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1203\/main_5
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 980422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16068
-------------------------------------   ----- 
End-of-path arrival time (ps)           16068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q     macrocell77    1250   1250  980422  RISE       1
\motor_r_quaddec:Net_1203_split\/main_5  macrocell104   9176  10426  980422  RISE       1
\motor_r_quaddec:Net_1203_split\/q       macrocell104   3350  13776  980422  RISE       1
\motor_r_quaddec:Net_1203\/main_5        macrocell72    2292  16068  980422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980513p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell19  12427  13427  980513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1251\/main_7
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 980571p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15919
-------------------------------------   ----- 
End-of-path arrival time (ps)           15919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q             macrocell75   1250   1250  977406  RISE       1
\motor_r_quaddec:Net_1251_split\/main_1  macrocell1    8397   9647  980571  RISE       1
\motor_r_quaddec:Net_1251_split\/q       macrocell1    3350  12997  980571  RISE       1
\motor_r_quaddec:Net_1251\/main_7        macrocell65   2922  15919  980571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15113
-------------------------------------   ----- 
End-of-path arrival time (ps)           15113
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20   8983   9983  980657  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  15113  980657  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  15113  980657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell16  11907  12907  981033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981034p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12906
-------------------------------------   ----- 
End-of-path arrival time (ps)           12906
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell17  11906  12906  981034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12343
-------------------------------------   ----- 
End-of-path arrival time (ps)           12343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   8843  12343  981597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1251\/main_7
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 981752p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q             macrocell61   1250   1250  975092  RISE       1
\motor_l_quaddec:Net_1251_split\/main_1  macrocell56   7840   9090  981752  RISE       1
\motor_l_quaddec:Net_1251_split\/q       macrocell56   3350  12440  981752  RISE       1
\motor_l_quaddec:Net_1251\/main_7        macrocell51   2298  14738  981752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11923
-------------------------------------   ----- 
End-of-path arrival time (ps)           11923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   8423  11923  982017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 982059p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14431
-------------------------------------   ----- 
End-of-path arrival time (ps)           14431
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp  timercell      1000   1000  977067  RISE       1
MODIN9_1/main_0         macrocell115  13431  14431  982059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 982152p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11788
-------------------------------------   ----- 
End-of-path arrival time (ps)           11788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                                    macrocell58     1250   1250  979393  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2799   4049  979393  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7399  979393  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   4389  11788  982152  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 982693p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11247
-------------------------------------   ----- 
End-of-path arrival time (ps)           11247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                                    macrocell58     1250   1250  979393  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2799   4049  979393  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7399  979393  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3848  11247  982693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 982898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13592
-------------------------------------   ----- 
End-of-path arrival time (ps)           13592
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_0  macrocell125  12592  13592  982898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 982898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13592
-------------------------------------   ----- 
End-of-path arrival time (ps)           13592
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_0  macrocell126  12592  13592  982898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983136p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15   9804  10804  983136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983243p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16257
-------------------------------------   ----- 
End-of-path arrival time (ps)           16257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2930   6560  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9910  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6347  16257  983243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13176
-------------------------------------   ----- 
End-of-path arrival time (ps)           13176
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                      timercell      1000   1000  977067  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_3  macrocell110  12176  13176  983314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983586p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12904
-------------------------------------   ----- 
End-of-path arrival time (ps)           12904
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                      timercell      1000   1000  977067  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_0  macrocell117  11904  12904  983586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 983615p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_0  macrocell118  11875  12875  983615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 983615p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_0  macrocell119  11875  12875  983615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  983801  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      4288   5538  983801  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350   8888  983801  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell17   4181  13069  983801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 983836p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp  timercell      1000   1000  977067  RISE       1
MODIN6_1/main_3         macrocell108  11654  12654  983836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983863p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10077
-------------------------------------   ----- 
End-of-path arrival time (ps)           10077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  981129  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   8827  10077  983863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 983900p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12590
-------------------------------------   ----- 
End-of-path arrival time (ps)           12590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  977406  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_0  macrocell77  11340  12590  983900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 983900p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12590
-------------------------------------   ----- 
End-of-path arrival time (ps)           12590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  977406  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_0  macrocell78  11340  12590  983900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12560
-------------------------------------   ----- 
End-of-path arrival time (ps)           12560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q        macrocell111   1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_2  macrocell110  11310  12560  983930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 983939p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12551
-------------------------------------   ----- 
End-of-path arrival time (ps)           12551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  973480  RISE       1
MODIN6_0/main_2                       macrocell109  11301  12551  983939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983957p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9983
-------------------------------------   ---- 
End-of-path arrival time (ps)           9983
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20   8983   9983  983957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 984209p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                         timercell      1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/main_0  macrocell129  11281  12281  984209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 984224p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12266
-------------------------------------   ----- 
End-of-path arrival time (ps)           12266
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp  timercell      1000   1000  977067  RISE       1
MODIN6_0/main_3         macrocell109  11266  12266  984224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 984241p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12249
-------------------------------------   ----- 
End-of-path arrival time (ps)           12249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  980759  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_3  macrocell77  10999  12249  984241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 984241p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12249
-------------------------------------   ----- 
End-of-path arrival time (ps)           12249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  980759  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_3  macrocell78  10999  12249  984241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984363p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell21   8577   9577  984363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984370p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12500
-------------------------------------   ----- 
End-of-path arrival time (ps)           12500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  983801  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      4288   5538  983801  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350   8888  983801  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell16   3612  12500  984370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984375p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15125
-------------------------------------   ----- 
End-of-path arrival time (ps)           15125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell12     5958   9458  984375  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  12808  984375  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2318  15125  984375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 984429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  981129  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   8261   9511  984429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1203\/main_5
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 984472p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q       macrocell62   1250   1250  984472  RISE       1
\motor_l_quaddec:Net_1203_split\/main_4  macrocell70   5121   6371  984472  RISE       1
\motor_l_quaddec:Net_1203_split\/q       macrocell70   3350   9721  984472  RISE       1
\motor_l_quaddec:Net_1203\/main_5        macrocell58   2298  12018  984472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 984595p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11895
-------------------------------------   ----- 
End-of-path arrival time (ps)           11895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  973480  RISE       1
MODIN6_1/main_2                       macrocell108  10645  11895  984595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1251\/main_4
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 984758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11732
-------------------------------------   ----- 
End-of-path arrival time (ps)           11732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  980759  RISE       1
\motor_r_quaddec:Net_1251\/main_4   macrocell65  10482  11732  984758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984822p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9118
-------------------------------------   ---- 
End-of-path arrival time (ps)           9118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   7868   9118  984822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1251\/main_1
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 984832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11658
-------------------------------------   ----- 
End-of-path arrival time (ps)           11658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  977406  RISE       1
\motor_r_quaddec:Net_1251\/main_1  macrocell65  10408  11658  984832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : MODIN12_1/main_0
Capture Clock  : MODIN12_1/clock_0
Path slack     : 985141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11349
-------------------------------------   ----- 
End-of-path arrival time (ps)           11349
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp  timercell      1000   1000  977067  RISE       1
MODIN12_1/main_0        macrocell122  10349  11349  985141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 985142p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11348
-------------------------------------   ----- 
End-of-path arrival time (ps)           11348
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp  timercell      1000   1000  977067  RISE       1
MODIN9_0/main_0         macrocell116  10348  11348  985142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 985147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11343
-------------------------------------   ----- 
End-of-path arrival time (ps)           11343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  978297  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_4      macrocell111     7843  11343  985147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 985147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11343
-------------------------------------   ----- 
End-of-path arrival time (ps)           11343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  978297  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  978297  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_2      macrocell112     7843  11343  985147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : MODIN12_0/main_0
Capture Clock  : MODIN12_0/clock_0
Path slack     : 985277p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp  timercell      1000   1000  977067  RISE       1
MODIN12_0/main_0        macrocell123  10213  11213  985277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1203\/main_3
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 985366p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11124
-------------------------------------   ----- 
End-of-path arrival time (ps)           11124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  980422  RISE       1
\motor_r_quaddec:Net_1203\/main_3     macrocell72   9874  11124  985366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 985366p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11124
-------------------------------------   ----- 
End-of-path arrival time (ps)           11124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q     macrocell77   1250   1250  980422  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_4  macrocell76   9874  11124  985366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1260\/main_2
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 985368p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11122
-------------------------------------   ----- 
End-of-path arrival time (ps)           11122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  980422  RISE       1
\motor_r_quaddec:Net_1260\/main_2     macrocell75   9872  11122  985368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985530p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11340
-------------------------------------   ----- 
End-of-path arrival time (ps)           11340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q           macrocell120     1250   1250  985530  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_1    macrocell34      4123   5373  985530  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350   8723  985530  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell18   2617  11340  985530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985531p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11339
-------------------------------------   ----- 
End-of-path arrival time (ps)           11339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q           macrocell120     1250   1250  985530  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_1    macrocell34      4123   5373  985530  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350   8723  985530  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell19   2616  11339  985531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1275\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 985639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13861
-------------------------------------   ----- 
End-of-path arrival time (ps)           13861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1275\/q                macrocell68    1250   1250  985639  RISE       1
\motor_r_quaddec:Net_530\/main_0            macrocell14    6938   8188  985639  RISE       1
\motor_r_quaddec:Net_530\/q                 macrocell14    3350  11538  985639  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_0  statusicell4   2323  13861  985639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1275\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 985641p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1275\/q                macrocell68    1250   1250  985639  RISE       1
\motor_r_quaddec:Net_611\/main_0            macrocell15    6938   8188  985641  RISE       1
\motor_r_quaddec:Net_611\/q                 macrocell15    3350  11538  985641  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_1  statusicell4   2321  13859  985641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985670p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14330
-------------------------------------   ----- 
End-of-path arrival time (ps)           14330
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell       1000   1000  977067  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/reset  statusicell10  13330  14330  985670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985677p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14323
-------------------------------------   ----- 
End-of-path arrival time (ps)           14323
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell       1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/reset  statusicell11  13323  14323  985677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13815
-------------------------------------   ----- 
End-of-path arrival time (ps)           13815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4659   8159  985685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11509  985685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2306  13815  985685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 985711p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_5  macrocell111   9779  10779  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 985711p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_3  macrocell112   9779  10779  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11159
-------------------------------------   ----- 
End-of-path arrival time (ps)           11159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      3947   5197  985711  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   8547  985711  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell20   2612  11159  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985712p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      3947   5197  985711  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   8547  985711  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell21   2611  11158  985712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1260\/main_3
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 985916p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  980840  RISE       1
\motor_r_quaddec:Net_1260\/main_3     macrocell75   9324  10574  985916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986187p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  979517  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell69     6673  10303  986187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell69         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 986523p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12977
-------------------------------------   ----- 
End-of-path arrival time (ps)           12977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                macrocell51    1250   1250  984865  RISE       1
\motor_l_quaddec:Net_611\/main_1            macrocell8     6050   7300  986523  RISE       1
\motor_l_quaddec:Net_611\/q                 macrocell8     3350  10650  986523  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_1  statusicell2   2328  12977  986523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 986526p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12974
-------------------------------------   ----- 
End-of-path arrival time (ps)           12974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                macrocell51    1250   1250  984865  RISE       1
\motor_l_quaddec:Net_530\/main_1            macrocell7     6050   7300  986526  RISE       1
\motor_l_quaddec:Net_530\/q                 macrocell7     3350  10650  986526  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_0  statusicell2   2324  12974  986526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986540p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                           timercell        1000   1000  977067  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   6400   7400  986540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   6114   7364  986576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_1
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 986737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9753
-------------------------------------   ---- 
End-of-path arrival time (ps)           9753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  981082  RISE       1
\motor_r_quaddec:Net_1203\/main_1         macrocell72   8503   9753  986737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9753
-------------------------------------   ---- 
End-of-path arrival time (ps)           9753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  981082  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_2   macrocell76   8503   9753  986737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12668
-------------------------------------   ----- 
End-of-path arrival time (ps)           12668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  984246  RISE       1
\us_f_timer:TimerUDB:status_tc\/main_1         macrocell35      2910   6410  986832  RISE       1
\us_f_timer:TimerUDB:status_tc\/q              macrocell35      3350   9760  986832  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell11    2908  12668  986832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 986886p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12614
-------------------------------------   ----- 
End-of-path arrival time (ps)           12614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                macrocell75    1250   1250  977406  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_2  statusicell4  11364  12614  986886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 986899p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                      timercell      1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_0  macrocell131   8591   9591  986899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 986910p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_0  macrocell132   8580   9580  986910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 986910p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_0  macrocell133   8580   9580  986910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 986911p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9579
-------------------------------------   ---- 
End-of-path arrival time (ps)           9579
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                         timercell      1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/main_0  macrocell130   8579   9579  986911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1203\/main_4
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 986926p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9564
-------------------------------------   ---- 
End-of-path arrival time (ps)           9564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  980840  RISE       1
\motor_r_quaddec:Net_1203\/main_4     macrocell72   8314   9564  986926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986926p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9564
-------------------------------------   ---- 
End-of-path arrival time (ps)           9564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q     macrocell78   1250   1250  980840  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_5  macrocell76   8314   9564  986926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9458
-------------------------------------   ---- 
End-of-path arrival time (ps)           9458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell67     5958   9458  987032  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell67         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987199p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12301
-------------------------------------   ----- 
End-of-path arrival time (ps)           12301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3247   6637  987199  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9987  987199  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2314  12301  987199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987209p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q          macrocell76    1250   1250  980759  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_3  statusicell4  11041  12291  987209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987222p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12278
-------------------------------------   ----- 
End-of-path arrival time (ps)           12278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    8778  12278  987222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  984214  RISE       1
\us_b_timer:TimerUDB:status_tc\/main_1         macrocell37      3080   6580  987247  RISE       1
\us_b_timer:TimerUDB:status_tc\/q              macrocell37      3350   9930  987247  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell12    2323  12253  987247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987365p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell21   3075   6575  987365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987427p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  983801  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell17   5263   6513  987427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987432p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984247  RISE       1
\us_r_timer:TimerUDB:status_tc\/main_1         macrocell33      2906   6406  987432  RISE       1
\us_r_timer:TimerUDB:status_tc\/q              macrocell33      3350   9756  987432  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2312  12068  987432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   2926   6426  987514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   2894   6394  987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   2894   6394  987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987547p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell16   2893   6393  987547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987549p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell17   2891   6391  987549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987696p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  981415  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_1  macrocell77   7544   8794  987696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 987696p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  981415  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_1  macrocell78   7544   8794  987696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 987816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  984865  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4874   6124  987816  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:run_mode\/main_0
Capture Clock  : \us_l_timer:TimerUDB:run_mode\/clock_0
Path slack     : 987855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  987855  RISE       1
\us_l_timer:TimerUDB:run_mode\/main_0                     macrocell107   7425   8635  987855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 987855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  987855  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_0                 macrocell111   7425   8635  987855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987886p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12114
-------------------------------------   ----- 
End-of-path arrival time (ps)           12114
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell      1000   1000  977067  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/reset  statusicell9  11114  12114  987886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987912p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  975092  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_0  macrocell63   7328   8578  987912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987972p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  983801  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   4718   5968  987972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988138p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11362
-------------------------------------   ----- 
End-of-path arrival time (ps)           11362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2307   5697  988138  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9047  988138  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2315  11362  988138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988222p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  984865  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4468   5718  988222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Net_1275\/main_0
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 988249p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975186  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975186  RISE       1
\motor_r_quaddec:Net_1275\/main_0                             macrocell68     4741   8241  988249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 988287p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                      timercell      1000   1000  977067  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_0  macrocell124   7203   8203  988287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Net_1275\/main_0
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 988317p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975452  RISE       1
\motor_l_quaddec:Net_1275\/main_0                             macrocell54     4673   8173  988317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8159
-------------------------------------   ---- 
End-of-path arrival time (ps)           8159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell53     4659   8159  988331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell53         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1251\/main_1
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 988337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  975092  RISE       1
\motor_l_quaddec:Net_1251\/main_1  macrocell51   6903   8153  988337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 988337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q             macrocell61   1250   1250  975092  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_0  macrocell62   6903   8153  988337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 988375p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8115
-------------------------------------   ---- 
End-of-path arrival time (ps)           8115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  981082  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_2  macrocell77   6865   8115  988375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 988375p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8115
-------------------------------------   ---- 
End-of-path arrival time (ps)           8115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  981082  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_2  macrocell78   6865   8115  988375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 988432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell45   1250   1250  988432  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell46   6808   8058  988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 988443p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell45   1250   1250  988432  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell73   6797   8047  988443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_2
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 988473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  981415  RISE       1
\motor_r_quaddec:Net_1251\/main_2         macrocell65   6767   8017  988473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell20   4094   5344  988596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988800p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell21   3890   5140  988800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988925p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  985625  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   3765   5015  988925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  985625  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   3744   4994  988946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989150p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_2  macrocell111   6090   7340  989150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989150p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  973480  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_0  macrocell112   6090   7340  989150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_0
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 989218p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  984933  RISE       1
\motor_l_quaddec:Net_1203\/main_0         macrocell58   6022   7272  989218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989218p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  984933  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_1  macrocell64   6022   7272  989218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_3
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 989307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  981082  RISE       1
\motor_r_quaddec:Net_1251\/main_3         macrocell65   5933   7183  989307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_0
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989368p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  981415  RISE       1
\motor_r_quaddec:Net_1203\/main_0         macrocell72   5872   7122  989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 989368p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  981415  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_1   macrocell76   5872   7122  989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 989443p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10557
-------------------------------------   ----- 
End-of-path arrival time (ps)           10557
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger:PWMHW\/cmp                     timercell       1000   1000  977067  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/reset  statusicell12   9557  10557  989443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1251\/main_6
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989513p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  984433  RISE       1
\motor_l_quaddec:Net_1251\/main_6     macrocell51   5727   6977  989513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989513p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q     macrocell64   1250   1250  984433  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_5  macrocell62   5727   6977  989513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1203\/main_2
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 989562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  984472  RISE       1
\motor_l_quaddec:Net_1203\/main_2   macrocell58   5678   6928  989562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1260\/main_1
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 989562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  984472  RISE       1
\motor_l_quaddec:Net_1260\/main_1   macrocell61   5678   6928  989562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  984472  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_3  macrocell64   5678   6928  989562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_2
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989665p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  984933  RISE       1
\motor_l_quaddec:Net_1251\/main_2         macrocell51   5575   6825  989665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989665p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  984933  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_1   macrocell62   5575   6825  989665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Net_1251\/main_0
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989796p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q       macrocell51   1250   1250  984865  RISE       1
\motor_l_quaddec:Net_1251\/main_0  macrocell51   5444   6694  989796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Net_1275\/main_1
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 989853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  976790  RISE       1
\motor_r_quaddec:Net_1275\/main_1                             macrocell68     3247   6637  989853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 989874p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  984264  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_2  macrocell63   5366   6616  989874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989875p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  975452  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6125   9625  989875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_3
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989878p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  984264  RISE       1
\motor_l_quaddec:Net_1251\/main_3         macrocell51   5362   6612  989878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989878p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  984264  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_2   macrocell62   5362   6612  989878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989910p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  984214  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_5      macrocell132     3080   6580  989910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989910p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  984214  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  984214  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_3      macrocell133     3080   6580  989910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  983243  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell55     2930   6560  989930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell55         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990080p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  984246  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_5      macrocell125     2910   6410  990080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990080p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  984246  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  984246  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_3      macrocell126     2910   6410  990080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984247  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_5      macrocell118     2906   6406  990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984247  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984247  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_3      macrocell119     2906   6406  990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/main_5  macrocell129   4971   6221  990269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q                                  macrocell116   1250   1250  990399  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_5  macrocell117   4841   6091  990399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 990432p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  984627  RISE       1
MODIN9_0/main_2                       macrocell116   4808   6058  990432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  986192  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/main_4  macrocell129   4774   6024  990466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1260\/main_0
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 990469p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  977406  RISE       1
\motor_r_quaddec:Net_1260\/main_0  macrocell75   4771   6021  990469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 990474p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  984433  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_5  macrocell63   4766   6016  990474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1251\/main_5
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 990535p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  980422  RISE       1
\motor_r_quaddec:Net_1251\/main_5     macrocell65   4705   5955  990535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1260\/main_0
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 990549p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  975092  RISE       1
\motor_l_quaddec:Net_1260\/main_0  macrocell61   4691   5941  990549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 990549p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  975092  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_0  macrocell64   4691   5941  990549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 990554p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  984472  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_3  macrocell63   4686   5936  990554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_1/main_2
Capture Clock  : MODIN12_1/clock_0
Path slack     : 990556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  985530  RISE       1
MODIN12_1/main_2                      macrocell122   4684   5934  990556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990562p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q        macrocell125   1250   1250  985625  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_3  macrocell124   4678   5928  990562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_1/main_6
Capture Clock  : MODIN6_1/clock_0
Path slack     : 990604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990604  RISE       1
MODIN6_1/main_6                                           macrocell108   4676   5886  990604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_0/main_6
Capture Clock  : MODIN6_0/clock_0
Path slack     : 990613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990604  RISE       1
MODIN6_0/main_6                                           macrocell109   4667   5877  990613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990763p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990763  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_7                macrocell117   4517   5727  990763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 990767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  983801  RISE       1
MODIN9_0/main_3                       macrocell116   4473   5723  990767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 990777p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  980195  RISE       1
MODIN6_0/main_1                       macrocell109   4463   5713  990777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990784p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  976790  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell66     2316   5706  990784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell66         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990793p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell52     2307   5697  990793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell52         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Net_1275\/main_1
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 990793p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977927  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977927  RISE       1
\motor_l_quaddec:Net_1275\/main_1                             macrocell54     2307   5697  990793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_b_timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990836p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  990836  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/main_1             macrocell130   4444   5654  990836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 990853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q       macrocell74   1250   1250  981082  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell74   4387   5637  990853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990859p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                             macrocell61    1250   1250  975092  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   7891   9141  990859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_b_timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  990836  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/main_1             macrocell129   4360   5570  990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 990938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  984933  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_1  macrocell63   4302   5552  990938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q        macrocell118   1250   1250  983801  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_3  macrocell117   4288   5538  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  983801  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_3  macrocell118   4276   5526  990964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  983801  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_1  macrocell119   4276   5526  990964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1203\/main_2
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 990974p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  980759  RISE       1
\motor_r_quaddec:Net_1203\/main_2   macrocell72   4266   5516  990974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 990974p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q       macrocell76   1250   1250  980759  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_3  macrocell76   4266   5516  990974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_5
Capture Clock  : MODIN9_1/clock_0
Path slack     : 990976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  990399  RISE       1
MODIN9_1/main_5  macrocell115   4264   5514  990976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1251\/main_6
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 990997p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  980840  RISE       1
\motor_r_quaddec:Net_1251\/main_6     macrocell65   4243   5493  990997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1203\/main_4
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 991068p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  984433  RISE       1
\motor_l_quaddec:Net_1203\/main_4     macrocell58   4172   5422  991068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1260\/main_3
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 991068p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  984433  RISE       1
\motor_l_quaddec:Net_1260\/main_3     macrocell61   4172   5422  991068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991068p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  984433  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_5  macrocell64   4172   5422  991068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_1/main_4
Capture Clock  : MODIN12_1/clock_0
Path slack     : 991083p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  991083  RISE       1
MODIN12_1/main_4  macrocell122   4157   5407  991083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_0/main_2
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  985530  RISE       1
MODIN12_0/main_2                      macrocell123   4123   5373  991117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q                                 macrocell122   1250   1250  991083  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_4  macrocell124   4108   5358  991132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_1
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 991150p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  984264  RISE       1
\motor_l_quaddec:Net_1203\/main_1         macrocell58   4090   5340  991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991150p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  984264  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_2  macrocell64   4090   5340  991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991151p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/main_5  macrocell130   4089   5339  991151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 991158p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q             macrocell75   1250   1250  977406  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_0  macrocell76   4082   5332  991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1203\/main_3
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 991235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  985723  RISE       1
\motor_l_quaddec:Net_1203\/main_3     macrocell58   4005   5255  991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1260\/main_2
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 991235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  985723  RISE       1
\motor_l_quaddec:Net_1260\/main_2     macrocell61   4005   5255  991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  985723  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_4  macrocell64   4005   5255  991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_b_timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991285  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/main_2             macrocell129   3995   5205  991285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990604  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_6                macrocell110   3989   5199  991291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q        macrocell132   1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_5  macrocell131   3947   5197  991293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_3  macrocell132   3939   5189  991301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  985296  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_1  macrocell133   3939   5189  991301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991310p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  980195  RISE       1
MODIN6_1/main_1                       macrocell108   3930   5180  991310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_1/main_7
Capture Clock  : MODIN9_1/clock_0
Path slack     : 991314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990763  RISE       1
MODIN9_1/main_7                                           macrocell115   3966   5176  991314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_0/main_7
Capture Clock  : MODIN9_0/clock_0
Path slack     : 991388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990763  RISE       1
MODIN9_0/main_7                                           macrocell116   3892   5102  991388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991401p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  990836  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_1                macrocell131   3879   5089  991401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991439p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  980422  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_4  macrocell77   3801   5051  991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991439p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  980422  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_4  macrocell78   3801   5051  991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_0/main_3
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  985625  RISE       1
MODIN12_0/main_3                      macrocell123   3752   5002  991488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_1/main_3
Capture Clock  : MODIN12_1/clock_0
Path slack     : 991503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  985625  RISE       1
MODIN12_1/main_3                      macrocell122   3737   4987  991503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991525p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q                                 macrocell123   1250   1250  991525  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_5  macrocell124   3715   4965  991525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991559p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991559  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_6                macrocell124   3721   4931  991559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_0/main_6
Capture Clock  : MODIN9_0/clock_0
Path slack     : 991571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991571  RISE       1
MODIN9_0/main_6                                           macrocell116   3709   4919  991571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 991586p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell46   1250   1250  991586  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell47   3654   4904  991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991586p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell46   1250   1250  991586  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell73   3654   4904  991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  985625  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_3  macrocell125   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  985625  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_1  macrocell126   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1260\/main_1
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 991647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  980759  RISE       1
\motor_r_quaddec:Net_1260\/main_1   macrocell75   3593   4843  991647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_0/main_4
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  991083  RISE       1
MODIN12_0/main_4  macrocell123   3587   4837  991653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  983801  RISE       1
MODIN9_1/main_3                       macrocell115   3559   4809  991681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991734p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  991734  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_7                macrocell124   3546   4756  991734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_0/main_4
Capture Clock  : MODIN9_0/clock_0
Path slack     : 991734p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  991734  RISE       1
MODIN9_0/main_4  macrocell116   3506   4756  991734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991762p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  991762  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/main_6  macrocell130   3478   4728  991762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  991765  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/main_7  macrocell129   3475   4725  991765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991767p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q       macrocell73   1250   1250  981415  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell73   3473   4723  991767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q        macrocell127   1250   1250  986192  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_4  macrocell131   3466   4716  991774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991778p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q        macrocell113   1250   1250  984627  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_2  macrocell117   3462   4712  991778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991780p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:int_capt_count_1\/q    macrocell129   1250   1250  991762  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_6  macrocell131   3460   4710  991780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1251\/main_4
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 991957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  984472  RISE       1
\motor_l_quaddec:Net_1251\/main_4   macrocell51   3283   4533  991957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 991957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q       macrocell62   1250   1250  984472  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_3  macrocell62   3283   4533  991957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                              macrocell72   1250   1250  978214  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell71   3208   4458  992032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell71         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 992047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  992047  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell9   6203   7453  992047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  986192  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/main_4  macrocell130   3189   4439  992051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992057p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  984627  RISE       1
MODIN9_1/main_2                       macrocell115   3183   4433  992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992091p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q        macrocell106   1250   1250  980195  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_1  macrocell110   3149   4399  992091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 992145p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                macrocell61    1250   1250  975092  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_2  statusicell2   6105   7355  992145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992159p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  985723  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_4  macrocell63   3081   4331  992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992176p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991285  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_2                macrocell131   3104   4314  992176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_b_timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991285  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/main_2             macrocell130   3094   4304  992186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_0/main_4
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  992239  RISE       1
MODIN6_0/main_4  macrocell109   3001   4251  992239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992240p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q                                  macrocell108   1250   1250  992239  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_4  macrocell110   3000   4250  992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1251\/main_5
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 992279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  985723  RISE       1
\motor_l_quaddec:Net_1251\/main_5     macrocell51   2961   4211  992279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 992279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q     macrocell63   1250   1250  985723  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_4  macrocell62   2961   4211  992279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:run_mode\/main_0
Capture Clock  : \us_b_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992354  RISE       1
\us_b_timer:TimerUDB:run_mode\/main_0                     macrocell128   2926   4136  992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992354  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_1                 macrocell132   2926   4136  992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  992239  RISE       1
MODIN6_1/main_4  macrocell108   2856   4106  992384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  992407  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_7                macrocell110   2873   4083  992407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_5
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992412p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  992412  RISE       1
MODIN6_1/main_5  macrocell108   2828   4078  992412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_0/main_7
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  992407  RISE       1
MODIN6_0/main_7                                           macrocell109   2866   4076  992414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q                                  macrocell109   1250   1250  992412  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_5  macrocell110   2826   4076  992414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_5
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  992412  RISE       1
MODIN6_0/main_5  macrocell109   2826   4076  992414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_1/main_7
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  992407  RISE       1
MODIN6_1/main_7                                           macrocell108   2859   4069  992421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992441p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                              macrocell58   1250   1250  979393  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell57   2799   4049  992441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell57         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_1/main_5
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  991525  RISE       1
MODIN12_1/main_5  macrocell122   2795   4045  992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_0/main_5
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  991525  RISE       1
MODIN12_0/main_5  macrocell123   2789   4039  992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_1/main_6
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992481p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991559  RISE       1
MODIN12_1/main_6                                          macrocell122   2799   4009  992481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_0/main_6
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992485p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991559  RISE       1
MODIN12_0/main_6                                          macrocell123   2795   4005  992485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_1/main_6
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991571  RISE       1
MODIN9_1/main_6                                           macrocell115   2791   4001  992489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991571  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_6                macrocell117   2790   4000  992490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q       macrocell59   1250   1250  984933  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell59   2627   3877  992613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_5
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  990399  RISE       1
MODIN9_0/main_5  macrocell116   2627   3877  992613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  980840  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_5  macrocell77   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  980840  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_5  macrocell78   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q                                  macrocell115   1250   1250  991734  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_4  macrocell117   2592   3842  992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  991734  RISE       1
MODIN9_1/main_4  macrocell115   2589   3839  992651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992656p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:int_capt_count_0\/q    macrocell130   1250   1250  991765  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_7  macrocell131   2584   3834  992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_0/main_7
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  991734  RISE       1
MODIN12_0/main_7                                          macrocell123   2621   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  991765  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/main_7  macrocell130   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_1/main_7
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  991734  RISE       1
MODIN12_1/main_7                                          macrocell122   2608   3818  992672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 992677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q          macrocell62    1250   1250  984472  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_3  statusicell2   5573   6823  992677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_b_timer:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \us_b_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992705p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  991762  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/main_6  macrocell129   2535   3785  992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q        macrocell120   1250   1250  985530  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_2  macrocell124   2318   3568  992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  990259  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_4  macrocell132   2318   3568  992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  990259  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_2  macrocell133   2318   3568  992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992926  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_6  macrocell125   2314   3564  992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992926  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_4  macrocell126   2314   3564  992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  992930  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_6  macrocell111   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  992930  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_4  macrocell112   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell43   1250   1250  992930  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell44   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell43   1250   1250  992930  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell60   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell47   1250   1250  992931  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell73   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:run_mode\/main_0
Capture Clock  : \us_f_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992932  RISE       1
\us_f_timer:TimerUDB:run_mode\/main_0                     macrocell121   2348   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992932  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_1                 macrocell125   2348   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  987379  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_3  macrocell111   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  987379  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_1  macrocell112   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  992932  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  992932  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell59   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell49   1250   1250  992933  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell50   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell49   1250   1250  992933  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell74   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Net_1251\/main_0
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q       macrocell65   1250   1250  981129  RISE       1
\motor_r_quaddec:Net_1251\/main_0  macrocell65   2306   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell50   1250   1250  992936  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell74   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell48   1250   1250  992938  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell49   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell48   1250   1250  992938  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell74   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  992938  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  992938  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell59   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  989692  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_4  macrocell125   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  989692  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_2  macrocell126   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992942  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_6  macrocell118   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992942  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_4  macrocell119   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:run_mode\/main_0
Capture Clock  : \us_r_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992943  RISE       1
\us_r_timer:TimerUDB:run_mode\/main_0                     macrocell114   2337   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992943  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_1                 macrocell118   2337   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell42   1250   1250  992943  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell43   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell42   1250   1250  992943  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell60   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  990293  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_4  macrocell118   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  990293  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_2  macrocell119   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  992949  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell59   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell44   1250   1250  992949  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell60   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992949  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_6  macrocell132   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992949  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_4  macrocell133   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q       macrocell60   1250   1250  984264  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell60   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994636p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                             macrocell75    1250   1250  977406  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4114   5364  994636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995924p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capt_int_temp\/q         macrocell117    1250   1250  995924  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell10   2326   3576  995924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capt_int_temp\/q         macrocell124    1250   1250  995935  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell11   2315   3565  995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capt_int_temp\/q         macrocell131    1250   1250  995935  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell12   2315   3565  995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2147386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18780
-------------------------------------   ----- 
End-of-path arrival time (ps)           18780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell86    1250   1250  2147386  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell22    6593   7843  2147386  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell22    3350  11193  2147386  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell6   7587  18780  2147386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12259
-------------------------------------   ----- 
End-of-path arrival time (ps)           12259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell85   1250   1250  2149048  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell20   5346   6596  2149048  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell20   3350   9946  2149048  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2313  12259  2149048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell81     1250   1250  2149286  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell17     3667   4917  2149286  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell17     3350   8267  2149286  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2924  11191  2149286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2149627p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11030
-------------------------------------   ----- 
End-of-path arrival time (ps)           11030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell85     1250   1250  2149048  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   9780  11030  2149627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9003
-------------------------------------   ---- 
End-of-path arrival time (ps)           9003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell84     1250   1250  2149757  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   7753   9003  2151654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell89     1250   1250  2152273  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   7133   8383  2152273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2153313p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12854
-------------------------------------   ----- 
End-of-path arrival time (ps)           12854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153313  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell18     3616   7196  2153313  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell18     3350  10546  2153313  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    2308  12854  2153313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell80     1250   1250  2149317  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   5267   6517  2154140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell85   1250   1250  2149048  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell86   7371   8621  2154536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2154536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149048  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell88   7371   8621  2154536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell85   1250   1250  2149048  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell90   7371   8621  2154536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell91   1250   1250  2148945  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell85   6525   7775  2155382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2148945  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell93   6525   7775  2155382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell86     1250   1250  2147386  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   6611   7861  2155676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2155857  RISE       1
\UART_1:BUART:txn\/main_3                macrocell79     2930   7300  2155857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell86   5951   7201  2155955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell88   5951   7201  2155955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell84   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell90   5951   7201  2155955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153313  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell81     3616   7196  2155961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149048  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell85   5346   6596  2156561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149048  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell87   5346   6596  2156561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell85   1250   1250  2149048  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell93   5346   6596  2156561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2149317  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell81   5256   6506  2156651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell80   1250   1250  2149317  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell83   5256   6506  2156651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell81     1250   1250  2149286  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   2589   3839  2156818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2156961  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell80   4946   6196  2156961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2156961  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell82   4946   6196  2156961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell89   1250   1250  2152273  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell86   4732   5982  2157174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152273  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell88   4732   5982  2157174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell85   4637   5887  2157270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell87   4637   5887  2157270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149757  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell93   4637   5887  2157270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell83   1250   1250  2156961  RISE       1
\UART_1:BUART:txn\/main_6   macrocell79   4388   5638  2157519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5606
-------------------------------------   ---- 
End-of-path arrival time (ps)           5606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2148945  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell91   4356   5606  2157551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           2974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150309  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   2784   2974  2157682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157713p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell80   1250   1250  2149317  RISE       1
\UART_1:BUART:txn\/main_1    macrocell79   4193   5443  2157713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157825p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157825  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell86   3391   5331  2157825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157825p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157825  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell88   3391   5331  2157825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157833  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell86   3384   5324  2157833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157833  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell88   3384   5324  2157833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157836  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell86   3381   5321  2157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157836  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell88   3381   5321  2157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157947p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149716  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell85   3960   5210  2157947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157947p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149716  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell93   3960   5210  2157947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158021  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell91   3195   5135  2158021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158021  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell92   3195   5135  2158021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158028  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell91   3189   5129  2158028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158028  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell92   3189   5129  2158028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152273  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell85   3820   5070  2158086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152273  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell87   3820   5070  2158086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152273  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell93   3820   5070  2158086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149716  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell91   3753   5003  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149716  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell92   3753   5003  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell81   1250   1250  2149286  RISE       1
\UART_1:BUART:txn\/main_2    macrocell79   3675   4925  2158232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149286  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell80   3667   4917  2158240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149286  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell82   3667   4917  2158240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2149317  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell80   3635   4885  2158272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2149317  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell82   3635   4885  2158272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158396p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150357  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell81   3511   4761  2158396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158396p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell82   1250   1250  2150357  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell83   3511   4761  2158396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158554p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157836  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell85   2662   4602  2158554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158554p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157836  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell87   2662   4602  2158554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157825  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell85   2638   4578  2158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157825  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell87   2638   4578  2158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157833  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell85   2637   4577  2158580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157833  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell87   2637   4577  2158580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell87   1250   1250  2152082  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell86   3202   4452  2158705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2152082  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell88   3202   4452  2158705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell87   1250   1250  2152082  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell90   3202   4452  2158705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151249  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell85   3144   4394  2158762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151249  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell87   3144   4394  2158762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell88   1250   1250  2151249  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell93   3144   4394  2158762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158901p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158901  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell89   2315   4255  2158901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158021  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell89   2312   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158028  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell89   2304   4244  2158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159263p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150309  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell80     3704   3894  2159263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159263p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150309  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell82     3704   3894  2159263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2156961  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell81   2627   3877  2159279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell82   1250   1250  2150357  RISE       1
\UART_1:BUART:txn\/main_4    macrocell79   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150357  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell80   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150357  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell82   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell79   1250   1250  2159319  RISE       1
\UART_1:BUART:txn\/main_0  macrocell79   2587   3837  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149286  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell81   2583   3833  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell81   1250   1250  2149286  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell83   2583   3833  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2152082  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell85   2312   3562  2159595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2152082  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell87   2312   3562  2159595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell87   1250   1250  2152082  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell93   2312   3562  2159595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell88   1250   1250  2151249  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell86   2249   3499  2159658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151249  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell88   2249   3499  2159658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell88   1250   1250  2151249  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell90   2249   3499  2159658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell94   1250   1250  2159681  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell88   2226   3476  2159681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3293
-------------------------------------   ---- 
End-of-path arrival time (ps)           3293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159864  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell79     3103   3293  2159864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3285
-------------------------------------   ---- 
End-of-path arrival time (ps)           3285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159864  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell80     3095   3285  2159872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3285
-------------------------------------   ---- 
End-of-path arrival time (ps)           3285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159864  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell82     3095   3285  2159872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2160183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150309  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell81     2783   2973  2160183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2160183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150309  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell83     2783   2973  2160183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2161984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell93    1250   1250  2161984  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell6   2932   4182  2161984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9979079p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17791
-------------------------------------   ----- 
End-of-path arrival time (ps)           17791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell105     1250   1250  9973290  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_1           macrocell24      2908   4158  9979079  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell24      3350   7508  9979079  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell10  10283  17791  9979079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell10      0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9979199p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20301
-------------------------------------   ----- 
End-of-path arrival time (ps)           20301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                                   macrocell105   1250   1250  9973290  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_1         macrocell24    2908   4158  9979079  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q              macrocell24    3350   7508  9979079  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell7  12793  20301  9979199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9979649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17221
-------------------------------------   ----- 
End-of-path arrival time (ps)           17221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell105     1250   1250  9973290  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_1           macrocell24      2908   4158  9979079  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell24      3350   7508  9979079  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell11   9713  17221  9979649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9981841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell28     3654   4864  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell28     3350   8214  9972071  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8   3755  11969  9981841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9982140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell28     3654   4864  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell28     3350   8214  9972071  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell9   3456  11670  9982140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9982759p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11051
-------------------------------------   ----- 
End-of-path arrival time (ps)           11051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3     1210   1210  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell28      3654   4864  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell28      3350   8214  9972071  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell11   2838  11051  9982759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell11      0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9982759p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11051
-------------------------------------   ----- 
End-of-path arrival time (ps)           11051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3     1210   1210  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_0          macrocell28      3654   4864  9972071  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell28      3350   8214  9972071  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell10   2837  11051  9982759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell10      0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9983385p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13485
-------------------------------------   ----- 
End-of-path arrival time (ps)           13485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell105    1250   1250  9973290  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_1           macrocell24     2908   4158  9979079  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell24     3350   7508  9979079  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell9   5978  13485  9983385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9983933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell105    1250   1250  9973290  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_1           macrocell24     2908   4158  9979079  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell24     3350   7508  9979079  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell8   5429  12937  9983933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985201p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14299
-------------------------------------   ----- 
End-of-path arrival time (ps)           14299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell8    1600   1600  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell9       0   1600  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell9    1280   2880  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell10      0   2880  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell10   1280   4160  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell11      0   4160  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell11   2270   6430  9985201  RISE       1
\color_sensor_counter:CounterUDB:status_0\/main_0             macrocell26      2253   8683  9985201  RISE       1
\color_sensor_counter:CounterUDB:status_0\/q                  macrocell26      3350  12033  9985201  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2266  14299  9985201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14080
-------------------------------------   ----- 
End-of-path arrival time (ps)           14080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell8    1240   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell9       0   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell9    1210   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell10      0   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell10   1210   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell11      0   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell11   2270   5930  9967319  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/main_0      macrocell27      2542   8472  9985420  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/q           macrocell27      3350  11822  9985420  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell7     2258  14080  9985420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9985851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           13649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  9984341  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/main_1          macrocell29      4478   7978  9985851  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/q               macrocell29      3350  11328  9985851  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2322  13649  9985851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987231p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6709
-------------------------------------   ---- 
End-of-path arrival time (ps)           6709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell100     1250   1250  9984474  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   5459   6709  9987231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9987260p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell8    1240   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell9       0   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell9    1210   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell10      0   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell10   1210   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell11      0   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell11   2270   5930  9967319  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/main_0       macrocell97      3300   9230  9987260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell97         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2799   6299  9987641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987652p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   2788   6288  9987652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell13      0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell100     1250   1250  9984474  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   4916   6166  9987774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 9987807p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell8    1600   1600  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell9       0   1600  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell9    1280   2880  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell10      0   2880  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell10   1280   4160  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell11      0   4160  9985201  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell11   2270   6430  9985201  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/main_0          macrocell98      2253   8683  9987807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/clock_0      macrocell98         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9988018p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell8    1240   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell9       0   1240  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell9    1210   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell10      0   2450  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell10   1210   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell11      0   3660  9967319  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell11   2270   5930  9967319  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_2        macrocell96      2542   8472  9988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9988512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell12    760    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell13      0    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell13   2740   3500  9984341  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_2  macrocell100     4478   7978  9988512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9988512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell12    760    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell13      0    760  9984341  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell13   2740   3500  9984341  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_2    macrocell101     4478   7978  9988512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell101        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_35/main_1
Capture Clock  : Net_35/clock_0
Path slack     : 9988702p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  9988702  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  9988702  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  9988702  RISE       1
Net_35/main_1                                     macrocell105     4038   7788  9988702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988711p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  9988702  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  9988702  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  9988702  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/main_0     macrocell102     4029   7779  9988711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell102        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9989801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  9988702  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  9988702  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  9988702  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_1         macrocell103     2939   6689  9989801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell103        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9991344p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell8     760    760  9991344  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell9       0    760  9991344  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell9    1210   1970  9991344  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell10      0   1970  9991344  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell10   1210   3180  9991344  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell11      0   3180  9991344  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell11   2740   5920  9991344  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     2236   8156  9991344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:prevCompare1\/q
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9992332p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell102        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:prevCompare1\/q   macrocell102   1250   1250  9992332  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_0  macrocell103   2908   4158  9992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell103        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCapture\/clock_0
Path slack     : 9992332p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                              macrocell105   1250   1250  9973290  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/main_0  macrocell95    2908   4158  9992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/clock_0      macrocell95         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:overflow_reg_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992373p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell97         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:overflow_reg_i\/q      macrocell97   1250   1250  9989775  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_3  macrocell96   2867   4117  9992373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q       macrocell100   1250   1250  9984474  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_1  macrocell100   2314   3564  9992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q     macrocell100   1250   1250  9984474  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_1  macrocell101   2314   3564  9992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell101        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : Net_35/main_0
Capture Clock  : Net_35/clock_0
Path slack     : 9992926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q  macrocell100   1250   1250  9984474  RISE       1
Net_35/main_0                               macrocell105   2314   3564  9992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell105        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992931p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992931  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_0      macrocell100   2349   3559  9992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992931p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992931  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_0        macrocell101   2349   3559  9992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell101        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell101        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q         macrocell101   1250   1250  9992939  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_3  macrocell100   2301   3551  9992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell100        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell101        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q       macrocell101   1250   1250  9992939  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_3  macrocell101   2301   3551  9992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell101        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992998p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell96         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q       macrocell96   1250   1250  9973443  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_1  macrocell96   2242   3492  9992998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:status_0\/q
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:status_0\/q               macrocell103   1250   1250  9995348  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2902   4152  9995348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

