{"filename": "verilator-5.026-2-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.026-2", "desc": "The fastest free Verilog HDL simulator", "csize": "5468351", "isize": "23517886", "md5sum": "ef61db745394c0cf375a10e9c25e8542", "sha256sum": "9b0aa4235776dcc8e2604bc8fdef73fe6abf048b2b085a41bf47feed2e9176c2", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAma1A88ACgkQeGxj8zDXy5K6WBAAn6N0CwhKE5qzsuhG76iUG+N1zXMv4qiEbD0CvqCDtBHIPlW43eOhS7lmPHggzIUHFG0nqH7D3YCFfWUWXUCTsWV5jFeLIsrLSBrbxhndM80MaAdteLIxX/qizj/086H/+OY2X2Kv6/n+1nEH9f1QmUgv01e/koIMXpWQhjCqdR3LBCiJ3KN4474Mj1dFMqEqs/WY3WmC7nT2gIg7kAsNBaVFsbYrIwY24RqDudxAH6xtx7/bT6MU48LoSP5KNqMhfxYRC6VqKRf+wu/LTwjumxA3NNtlBw/SuwgZOaTzyzl4F+uZt/Ipgi+9/jmeXwnLn29lSKQMBJWxjz3MaBdAvK9+EUD2Eg+HkI7WAk+I6jhIrTstxgwKK6dj3k2WwLwhRtSH7hTIVA02B8BURaE7Q+SkeNjtoUH2/tOeL9kw35h7tJaxqVZP2PIYwtxbY5r4/xoOToGzFmwd6248uC+3Vi/1zD8HkJXiTntkMOSvvDSg1+RqmqxjQ1jYx5Bs3LDDOf5CESTrxv7N25cqTiwsu+K0Z7D3EY3pbvIlBc9Zwnop0ly9Lo9mUfb5GykNKaJxCdJDZDwKU+ZuuiJEI3pCfSXhL4ZT1l1WOphHKv9c22fMBEiL8rePYoniARXyoD1ZoErsnIn19mVMIAOclGysQOWCp7Q2PWx2P1RZGqdfTJk=", "url": "https://www.veripool.org/verilator/", "license": "LGPL", "arch": "x86_64", "builddate": "1723138626", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc"]}