Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 17 16:42:04 2019
| Host         : Life running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file mips_timing_summary_routed.rpt -pb mips_timing_summary_routed.pb -rpx mips_timing_summary_routed.rpx -warn_on_violation
| Design       : mips
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 326 register/latch pins with no clock driven by root clock pin: pcontroller/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: pcontroller/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: pcontroller/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.233        0.000                      0                  151        0.227        0.000                      0                  151        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.233        0.000                      0                  151        0.227        0.000                      0                  151        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 pcontroller2/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.076ns (28.923%)  route 2.644ns (71.077%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    pcontroller2/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  pcontroller2/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  pcontroller2/CNT_reg[17]/Q
                         net (fo=3, routed)           0.832     6.365    pcontroller2/CNT_reg_n_0_[17]
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.489 f  pcontroller2/FSM_sequential_state[2]_i_6__0/O
                         net (fo=1, routed)           0.401     6.890    pcontroller2/FSM_sequential_state[2]_i_6__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.014 f  pcontroller2/FSM_sequential_state[2]_i_5__0/O
                         net (fo=1, routed)           0.405     7.419    pcontroller2/FSM_sequential_state[2]_i_5__0_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.543 f  pcontroller2/FSM_sequential_state[2]_i_3__0/O
                         net (fo=1, routed)           0.433     7.976    pcontroller2/FSM_sequential_state[2]_i_3__0_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.100 r  pcontroller2/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.574     8.674    pcontroller2/cnt_zero__19
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.798 r  pcontroller2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.798    pcontroller2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X49Y23         FDRE                                         r  pcontroller2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.436    14.777    pcontroller2/clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  pcontroller2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.029    15.031    pcontroller2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 pcontroller2/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.102ns (29.416%)  route 2.644ns (70.584%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    pcontroller2/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  pcontroller2/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  pcontroller2/CNT_reg[17]/Q
                         net (fo=3, routed)           0.832     6.365    pcontroller2/CNT_reg_n_0_[17]
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  pcontroller2/FSM_sequential_state[2]_i_6__0/O
                         net (fo=1, routed)           0.401     6.890    pcontroller2/FSM_sequential_state[2]_i_6__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  pcontroller2/FSM_sequential_state[2]_i_5__0/O
                         net (fo=1, routed)           0.405     7.419    pcontroller2/FSM_sequential_state[2]_i_5__0_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.543 r  pcontroller2/FSM_sequential_state[2]_i_3__0/O
                         net (fo=1, routed)           0.433     7.976    pcontroller2/FSM_sequential_state[2]_i_3__0_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.100 f  pcontroller2/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.574     8.674    pcontroller2/cnt_zero__19
    SLICE_X49Y23         LUT5 (Prop_lut5_I0_O)        0.150     8.824 r  pcontroller2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.824    pcontroller2/nextstate[2]
    SLICE_X49Y23         FDRE                                         r  pcontroller2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.436    14.777    pcontroller2/clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  pcontroller2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.075    15.077    pcontroller2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 pcontroller/CNT_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 1.076ns (29.688%)  route 2.548ns (70.312%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566     5.087    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.456     5.543 f  pcontroller/CNT_reg[20]/Q
                         net (fo=2, routed)           0.685     6.229    pcontroller/CNT_reg_n_0_[20]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.353 f  pcontroller/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.303     6.655    pcontroller/FSM_sequential_state[2]_i_6_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  pcontroller/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.649     7.429    pcontroller/FSM_sequential_state[2]_i_5_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 f  pcontroller/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.300     7.853    pcontroller/FSM_sequential_state[2]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.977 r  pcontroller/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.611     8.588    pcontroller/cnt_zero__19
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.712 r  pcontroller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.712    pcontroller/FSM_sequential_state[0]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.444    14.785    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    15.087    pcontroller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 pcontroller/CNT_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.102ns (30.188%)  route 2.548ns (69.812%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566     5.087    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  pcontroller/CNT_reg[20]/Q
                         net (fo=2, routed)           0.685     6.229    pcontroller/CNT_reg_n_0_[20]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.353 r  pcontroller/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.303     6.655    pcontroller/FSM_sequential_state[2]_i_6_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.779 r  pcontroller/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.649     7.429    pcontroller/FSM_sequential_state[2]_i_5_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.553 r  pcontroller/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.300     7.853    pcontroller/FSM_sequential_state[2]_i_3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.977 f  pcontroller/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.611     8.588    pcontroller/cnt_zero__19
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.150     8.738 r  pcontroller/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.738    pcontroller/nextstate[2]
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.444    14.785    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.118    15.128    pcontroller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 pcontroller/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.773ns (28.580%)  route 1.932ns (71.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  pcontroller/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.862     6.425    pcontroller/state[2]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.720 r  pcontroller/CNT[17]_i_1/O
                         net (fo=21, routed)          1.070     7.790    pcontroller/CNT[17]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  pcontroller/CNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  pcontroller/CNT_reg[17]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.583    pcontroller/CNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 pcontroller/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.773ns (28.580%)  route 1.932ns (71.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  pcontroller/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.862     6.425    pcontroller/state[2]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.720 r  pcontroller/CNT[17]_i_1/O
                         net (fo=21, routed)          1.070     7.790    pcontroller/CNT[17]_i_1_n_0
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[18]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y49         FDSE (Setup_fdse_C_S)       -0.429    14.583    pcontroller/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 pcontroller/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.773ns (28.580%)  route 1.932ns (71.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  pcontroller/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.862     6.425    pcontroller/state[2]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.720 r  pcontroller/CNT[17]_i_1/O
                         net (fo=21, routed)          1.070     7.790    pcontroller/CNT[17]_i_1_n_0
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[19]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y49         FDSE (Setup_fdse_C_S)       -0.429    14.583    pcontroller/CNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 pcontroller/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.773ns (28.580%)  route 1.932ns (71.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  pcontroller/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.862     6.425    pcontroller/state[2]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.720 r  pcontroller/CNT[17]_i_1/O
                         net (fo=21, routed)          1.070     7.790    pcontroller/CNT[17]_i_1_n_0
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[20]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y49         FDSE (Setup_fdse_C_S)       -0.429    14.583    pcontroller/CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 pcontroller/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.773ns (30.121%)  route 1.793ns (69.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  pcontroller/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.862     6.425    pcontroller/state[2]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.720 r  pcontroller/CNT[17]_i_1/O
                         net (fo=21, routed)          0.932     7.652    pcontroller/CNT[17]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[13]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.583    pcontroller/CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 pcontroller/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.773ns (30.121%)  route 1.793ns (69.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564     5.085    pcontroller/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pcontroller/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  pcontroller/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.862     6.425    pcontroller/state[2]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.720 r  pcontroller/CNT[17]_i_1/O
                         net (fo=21, routed)          0.932     7.652    pcontroller/CNT[17]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.446    14.787    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[14]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.583    pcontroller/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  6.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  pcontroller/CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pcontroller/CNT_reg[5]/Q
                         net (fo=3, routed)           0.067     1.654    pcontroller/CNT_reg_n_0_[5]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.778 r  pcontroller/CNT0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.778    pcontroller/in4[6]
    SLICE_X33Y46         FDRE                                         r  pcontroller/CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  pcontroller/CNT_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    pcontroller/CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  pcontroller/CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pcontroller/CNT_reg[3]/Q
                         net (fo=3, routed)           0.067     1.654    pcontroller/CNT_reg_n_0_[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.781 r  pcontroller/CNT0_carry/O[3]
                         net (fo=1, routed)           0.000     1.781    pcontroller/in4[4]
    SLICE_X33Y45         FDRE                                         r  pcontroller/CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  pcontroller/CNT_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    pcontroller/CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pcontroller2/CNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller2/CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    pcontroller2/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  pcontroller2/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  pcontroller2/CNT_reg[13]/Q
                         net (fo=3, routed)           0.076     1.657    pcontroller2/CNT_reg_n_0_[13]
    SLICE_X48Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.781 r  pcontroller2/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.781    pcontroller2/CNT0_carry__2_n_6
    SLICE_X48Y27         FDRE                                         r  pcontroller2/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    pcontroller2/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  pcontroller2/CNT_reg[14]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    pcontroller2/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pcontroller2/CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller2/CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.553     1.436    pcontroller2/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  pcontroller2/CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  pcontroller2/CNT_reg[5]/Q
                         net (fo=3, routed)           0.076     1.654    pcontroller2/CNT_reg_n_0_[5]
    SLICE_X48Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.778 r  pcontroller2/CNT0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.778    pcontroller2/CNT0_carry__0_n_6
    SLICE_X48Y25         FDRE                                         r  pcontroller2/CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.820     1.947    pcontroller2/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  pcontroller2/CNT_reg[6]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    pcontroller2/CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  pcontroller/CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pcontroller/CNT_reg[9]/Q
                         net (fo=3, routed)           0.078     1.666    pcontroller/CNT_reg_n_0_[9]
    SLICE_X33Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  pcontroller/CNT0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.790    pcontroller/in4[10]
    SLICE_X33Y47         FDRE                                         r  pcontroller/CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.960    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  pcontroller/CNT_reg[10]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    pcontroller/CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pcontroller/CNT_reg[13]/Q
                         net (fo=3, routed)           0.078     1.666    pcontroller/CNT_reg_n_0_[13]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  pcontroller/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.790    pcontroller/in4[14]
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.960    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    pcontroller/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  pcontroller/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pcontroller/CNT_reg[17]/Q
                         net (fo=3, routed)           0.078     1.666    pcontroller/CNT_reg_n_0_[17]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  pcontroller/CNT0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.790    pcontroller/in4[18]
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.960    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pcontroller/CNT_reg[18]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y49         FDSE (Hold_fdse_C_D)         0.105     1.552    pcontroller/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.479%)  route 0.078ns (22.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  pcontroller/CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pcontroller/CNT_reg[15]/Q
                         net (fo=3, routed)           0.078     1.666    pcontroller/CNT_reg_n_0_[15]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.793 r  pcontroller/CNT0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.793    pcontroller/in4[16]
    SLICE_X33Y48         FDSE                                         r  pcontroller/CNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.960    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y48         FDSE                                         r  pcontroller/CNT_reg[16]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.105     1.552    pcontroller/CNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  pcontroller/CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pcontroller/CNT_reg[7]/Q
                         net (fo=3, routed)           0.078     1.665    pcontroller/CNT_reg_n_0_[7]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.792 r  pcontroller/CNT0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.792    pcontroller/in4[8]
    SLICE_X33Y46         FDSE                                         r  pcontroller/CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y46         FDSE                                         r  pcontroller/CNT_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDSE (Hold_fdse_C_D)         0.105     1.551    pcontroller/CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pcontroller/CNT_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcontroller/CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.447    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y47         FDSE                                         r  pcontroller/CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pcontroller/CNT_reg[11]/Q
                         net (fo=3, routed)           0.078     1.666    pcontroller/CNT_reg_n_0_[11]
    SLICE_X33Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.793 r  pcontroller/CNT0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.793    pcontroller/in4[12]
    SLICE_X33Y47         FDRE                                         r  pcontroller/CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.960    pcontroller/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  pcontroller/CNT_reg[12]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    pcontroller/CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   dcontroller/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   dcontroller/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   dcontroller/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   dcontroller/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y24   pcontroller2/CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y26   pcontroller2/CNT_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y26   pcontroller2/CNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y26   pcontroller2/CNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y27   pcontroller2/CNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   dcontroller/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   dcontroller/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   dcontroller/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   pcontroller/CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   pcontroller/CNT_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   pcontroller/CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   pcontroller/CNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   pcontroller/CNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   pcontroller/CNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   pcontroller/CNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dcontroller/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dcontroller/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   dcontroller/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   dcontroller/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   pcontroller2/CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dcontroller/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dcontroller/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dcontroller/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dcontroller/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dcontroller/count_reg[3]/C



