@W: MF499 |Found issues with constraints. Please check report file C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_scck.rpt.
@W: FA279 |Inconsistent Quartus device library version: Verilog/VHDL compiled using quartus_II101 device library, but clearbox version is quartus_II121.
@W: FA401 |Found flip-flop with unsupported asynchronous set. Implemented set functionality by creating a latch.
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_bypass inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1b inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x19 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x18 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x17 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x16 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x15 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x14 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x13 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x12 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x11 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x10 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0f inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x07 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x06 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x05 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x02 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":749:2:749:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x00 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: MT462 :|Net COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.data_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.15\.b\.c.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.14\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.13\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.12\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.11\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.10\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.9\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.8\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.7\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.6\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.5\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.4\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.3\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.2\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.1\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":70:13:70:48|Net allumage_hybride.a\.0\.d\.e.pulse_out appears to be an unidentified clock source. Assuming default frequency. 
@W: MT531 :|Found signal identified as System clock which controls 120 sequential elements including COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.data_out_2.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Found inferred clock ladder_fpga|holdin_echelle which controls 46 sequential elements including COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.ff1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Found inferred clock ladder_fpga|testin_echelle which controls 34 sequential elements including COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.ff1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":117:0:117:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":129:0:129:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":200:0:200:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DATA0~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":201:0:201:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DCLK~ / RESERVED_INPUT
@W: BN105 :"C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":210:0:210:0|Cannot apply constraint altera_chip_pin_lc to ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN
