{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745342514836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745342514836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "servant_1_3_0 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"servant_1_3_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745342514851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745342514896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745342514908 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] 4 125 0 0 " "Implementing clock multiplication of 4, clock division of 125, and phase shift of 0 degrees (0 ps) for servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] port" {  } { { "db/altpll_o6l.tdf" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf" 31 2 0 } } { "" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1745342514960 ""}  } { { "db/altpll_o6l.tdf" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf" 31 2 0 } } { "" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1745342514960 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745342515095 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745342515095 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745342515181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745342515181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745342515181 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745342515181 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745342515194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745342515194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745342515194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745342515194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745342515194 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745342515194 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745342515197 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1745342515245 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "63 " "The Timing Analyzer is analyzing 63 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1745342515921 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1745342515922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1745342515922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1745342515922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515922 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Info" "ISTA_SDC_FOUND" "src/servant_1.3.0/data/de0_nano.sdc " "Reading SDC File: 'src/servant_1.3.0/data/de0_nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_gen\|pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745342515936 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1745342515936 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Node: servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[1\] servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[1\] is being clocked by servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1745342515950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1745342515950 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND " "Node: servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|address_reg\[7\] servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND " "Latch servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|address_reg\[7\] is being clocked by servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1745342515950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1745342515950 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1745342515952 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1745342515952 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745342515952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745342515952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745342515952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745342515952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 625.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " " 625.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745342515952 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1745342515952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745342516078 ""}  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745342516078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745342516078 ""}  } { { "db/altpll_o6l.tdf" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745342516078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745342516078 ""}  } { { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745342516078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND  " "Automatically promoted node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[1\] " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[1\]" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|WideNor2 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|WideNor2" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[0\]~0 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[0\]~0" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[0\]~1 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|byte_offset\[0\]~1" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~19 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~19" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~24 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~24" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~25 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~25" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~30 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|state~30" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|wb_ack~0 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|wb_ack~0" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|spi_out_reg~29 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|spi_out_reg~29" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1745342516078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745342516078 ""}  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745342516078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk  " "Automatically promoted node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk~2 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk~2" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_delay " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_delay" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|spi_out_reg\[7\]~8 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|spi_out_reg\[7\]~8" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_negedge " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_negedge" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_sck~output " "Destination node spi_sck~output" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 2351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745342516078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745342516078 ""}  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745342516078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|WideNor2  " "Automatically promoted node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|WideNor2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745342516078 ""}  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745342516078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745342516412 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745342516412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745342516412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745342516412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745342516424 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745342516424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745342516424 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745342516424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745342516487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1745342516487 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745342516487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745342516597 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745342516612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745342517541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745342517858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745342517887 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745342518490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745342518490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745342518882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745342520280 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745342520280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745342520506 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1745342520506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745342520506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745342520506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745342520695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745342520718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745342521072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745342521072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745342521606 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745342522187 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rst_n 3.3-V LVTTL J15 " "Pin i_rst_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_rst_n } } } { "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rst_n" } } } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745342522486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk 3.3-V LVTTL R8 " "Pin i_clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745342522486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL D3 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_miso } } } { "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/serv_project/build/servant_1.3.0/fram_connect_debug/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745342522486 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1745342522486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/serv_project/build/servant_1.3.0/fram_connect_debug/servant_1_3_0.fit.smsg " "Generated suppressed messages file D:/serv_project/build/servant_1.3.0/fram_connect_debug/servant_1_3_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745342522621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5543 " "Peak virtual memory: 5543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745342523131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 13:22:03 2025 " "Processing ended: Tue Apr 22 13:22:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745342523131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745342523131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745342523131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745342523131 ""}
