Drill report for DC_DC.kicad_pcb
Created on Sun Jul 25 13:21:19 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'DC_DC.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (4 holes)
    T2  0.400mm  0.0157"  (4 holes)
    T3  1.000mm  0.0394"  (16 holes)

    Total plated holes count 24


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
