INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/opcodes.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sim_1/imports/Lab04/cpu_evaluation_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
