/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [5:0] _01_;
  reg [3:0] _02_;
  reg [9:0] _03_;
  reg [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [24:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire [25:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_58z;
  wire [4:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = celloutsig_0_4z[9] | ~(celloutsig_0_5z);
  assign celloutsig_1_9z = celloutsig_1_5z | ~(celloutsig_1_5z);
  assign celloutsig_1_12z = celloutsig_1_9z | ~(celloutsig_1_10z);
  assign celloutsig_0_8z = in_data[75] | ~(celloutsig_0_0z);
  assign celloutsig_0_10z = celloutsig_0_7z[7] | ~(celloutsig_0_9z[4]);
  assign celloutsig_0_13z = celloutsig_0_8z | ~(celloutsig_0_6z);
  assign celloutsig_1_19z = ~(in_data[124] ^ celloutsig_1_14z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_12z[2:0];
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 6'h00;
    else _01_ <= in_data[173:168];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 10'h000;
    else _03_ <= celloutsig_0_7z[11:2];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_3z[4:0], celloutsig_0_13z };
  assign celloutsig_0_20z = { _04_[5:1], celloutsig_0_9z } / { 1'h1, celloutsig_0_14z[3:1], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_3z = celloutsig_0_2z[15:7] / { 1'h1, celloutsig_0_2z[15:8] };
  assign celloutsig_0_18z = celloutsig_0_4z[15:9] == { celloutsig_0_7z[7:2], celloutsig_0_8z };
  assign celloutsig_1_18z = celloutsig_1_15z[8:4] >= celloutsig_1_8z;
  assign celloutsig_0_24z = { _04_[3:0], celloutsig_0_10z } >= celloutsig_0_2z[15:11];
  assign celloutsig_0_49z = celloutsig_0_19z[5:1] <= { celloutsig_0_9z[9:6], celloutsig_0_35z };
  assign celloutsig_0_6z = { celloutsig_0_3z[4:3], celloutsig_0_0z } < { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[176:167], celloutsig_1_1z } < { in_data[124], celloutsig_1_1z, _01_, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[143:138], celloutsig_1_3z } < { celloutsig_1_3z[8:5], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_22z = { celloutsig_0_4z[8:1], celloutsig_0_14z } < { celloutsig_0_7z[13:0], celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_7z[15:9], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_18z } < { _04_[3:0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_1z[2:1], 1'h0 };
  assign celloutsig_0_27z = { celloutsig_0_26z[11:3], celloutsig_0_13z } < { celloutsig_0_16z[10:2], celloutsig_0_18z };
  assign celloutsig_0_57z = celloutsig_0_15z[0] & ~(celloutsig_0_22z);
  assign celloutsig_0_4z = { in_data[89:81], celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[7:0], celloutsig_0_2z[16:1], in_data[0] };
  assign celloutsig_0_58z = { celloutsig_0_23z, celloutsig_0_49z, celloutsig_0_49z } % { 1'h1, _03_[5:4] };
  assign celloutsig_0_59z = { celloutsig_0_39z, celloutsig_0_57z, celloutsig_0_54z, celloutsig_0_22z, celloutsig_0_49z } % { 1'h1, in_data[54:52], celloutsig_0_27z };
  assign celloutsig_0_21z = celloutsig_0_9z[10:4] % { 1'h1, _04_ };
  assign celloutsig_1_3z = in_data[115] ? in_data[167:137] : { in_data[150:145], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, _01_, _01_, celloutsig_1_1z, celloutsig_1_2z, _01_ };
  assign celloutsig_0_7z = celloutsig_0_4z[16] ? { in_data[81:69], celloutsig_0_1z[2:1], 1'h0 } : { in_data[14:1], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_2z[0] ? celloutsig_0_3z[8:4] : in_data[76:72];
  assign celloutsig_0_14z = celloutsig_0_13z ? { celloutsig_0_5z, 1'h1, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z } : { _03_[8:4], 1'h0, celloutsig_0_10z };
  assign celloutsig_0_15z = in_data[30] ? { celloutsig_0_1z[2], celloutsig_0_6z, celloutsig_0_1z[2:1], 1'h0, celloutsig_0_5z } : { celloutsig_0_4z[21:17], celloutsig_0_13z };
  assign celloutsig_0_26z = _04_[1] ? { celloutsig_0_20z[14:4], celloutsig_0_24z } : { celloutsig_0_20z[11:2], celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_39z = celloutsig_0_25z[7:2] != { celloutsig_0_7z[9:7], _00_ };
  assign celloutsig_0_35z = { celloutsig_0_21z[3], celloutsig_0_1z[2:1], 1'h0 } !== celloutsig_0_29z[20:17];
  assign celloutsig_0_5z = in_data[24:21] !== in_data[32:29];
  assign celloutsig_1_1z = in_data[170:164] !== { in_data[96], _01_ };
  assign celloutsig_1_4z = celloutsig_1_3z[28:4] !== { celloutsig_1_3z[30:7], celloutsig_1_1z };
  assign celloutsig_0_0z = ~^ in_data[22:8];
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z[10:1], celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_3z[27:6], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_8z[2:1], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z } << _01_[4:0];
  assign celloutsig_0_16z = { celloutsig_0_3z[6:1], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_9z } << { _03_[3:2], celloutsig_0_10z, _03_, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[76:60] >>> { in_data[87:81], celloutsig_0_1z[2:1], 1'h0, celloutsig_0_0z, celloutsig_0_1z[2:1], 1'h0, celloutsig_0_1z[2:1], 1'h0 };
  assign celloutsig_0_19z = { celloutsig_0_16z[12:4], celloutsig_0_1z[2:1], 1'h0 } >>> { celloutsig_0_9z[7:0], celloutsig_0_8z, celloutsig_0_1z[2:1], 1'h0 };
  assign celloutsig_1_8z = { in_data[152:151], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z } ^ { in_data[151:148], celloutsig_1_1z };
  assign celloutsig_1_15z = { _01_[4:3], celloutsig_1_8z, celloutsig_1_8z } ^ { celloutsig_1_3z[13:8], _02_, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_9z = in_data[36:26] ^ { in_data[40], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_2z[7:0] ^ { celloutsig_0_15z[2], celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_29z = { _03_[6:1], celloutsig_0_21z, celloutsig_0_19z } ^ { _03_[7:2], celloutsig_0_16z };
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_11z[4]) | (celloutsig_1_12z & celloutsig_1_12z));
  assign celloutsig_0_1z[2:1] = in_data[1:0] ^ { in_data[71], celloutsig_0_0z };
  assign celloutsig_0_1z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
