Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\pruebaInterrupcion\hps.qsys --block-symbol-file --output-directory=D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\pruebaInterrupcion\hps --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading pruebaInterrupcion/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding entrada_0 [entrada 1.0]
Progress: Parameterizing module entrada_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\pruebaInterrupcion\hps.qsys --synthesis=VHDL --output-directory=D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\pruebaInterrupcion\hps\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading pruebaInterrupcion/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding entrada_0 [entrada 1.0]
Progress: Parameterizing module entrada_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: Generating hps "hps" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave entrada_0.avl because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: entrada_0: "hps" instantiated entrada "entrada_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "hps" instantiated altera_hps "hps_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "hps" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "hps" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: entrada_0_avl_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "entrada_0_avl_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: entrada_0_avl_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "entrada_0_avl_agent"
Info: entrada_0_avl_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "entrada_0_avl_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: entrada_0_avl_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "entrada_0_avl_burst_adapter"
Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/HPS-FPGA-SoC/pruebaInterrupcion/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/HPS-FPGA-SoC/pruebaInterrupcion/hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: entrada_0_avl_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "entrada_0_avl_rsp_width_adapter"
Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/HPS-FPGA-SoC/pruebaInterrupcion/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/HPS-FPGA-SoC/pruebaInterrupcion/hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps: Done "hps" with 24 modules, 80 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
