
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Nov 25 20:04:30 2023
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                         
********************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                  
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   148          10  {sys_clk}                                       
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5142           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        207           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        239           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)    3684           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)     224           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in                     6.734        {0 3.367}      Declared                   383           0  {pix_clk_in}                                    
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1710           1  {rgmii_rxc}                                     
 DebugCore_JCLK                 50.000       {0 25}         Declared                   729           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE              100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     183.150 MHz         20.000          5.460         14.540
 ddrphy_clkin               100.000 MHz     128.833 MHz         10.000          7.762          2.238
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     413.565 MHz         11.900          2.418          9.482
 cmos2_pclk                  84.034 MHz     390.472 MHz         11.900          2.561          9.339
 cmos1_pclk_16bit            42.017 MHz      93.162 MHz         23.800         10.734         13.066
 cmos2_pclk_16bit            42.017 MHz      98.367 MHz         23.800         10.166         13.634
 pix_clk                     78.000 MHz     158.422 MHz         12.821          6.312          6.508
 cfg_clk                     10.000 MHz     186.602 MHz        100.000          5.359         94.641
 clk_25M                     25.000 MHz     312.305 MHz         40.000          3.202         36.798
 pix_clk_in                 148.500 MHz     227.169 MHz          6.734          4.402          2.332
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     136.482 MHz       1000.000          7.327        992.673
 DebugCore_JCLK              20.000 MHz      93.110 MHz         50.000         10.740         39.260
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.540       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                 2.238       0.000              0          17754
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.482       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.339       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.083       0.000              0          11274
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.378       0.000              0            895
 pix_clk                pix_clk                      6.508       0.000              0           1012
 cfg_clk                cfg_clk                     94.641       0.000              0           1102
 clk_25M                clk_25M                     36.798       0.000              0             31
 pix_clk_in             pix_clk_in                   2.332       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   992.673       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              23.156       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              22.160       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE           45.126       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.263       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                 0.189       0.000              0          17754
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.217       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.452       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.166      -1.053             14          11274
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.399       0.000              0            895
 pix_clk                pix_clk                      0.386       0.000              0           1012
 cfg_clk                cfg_clk                      0.318       0.000              0           1102
 clk_25M                clk_25M                      0.340       0.000              0             31
 pix_clk_in             pix_clk_in                   0.172       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.313       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              21.811       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE            3.286       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.996       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.910       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             8.395       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.597       0.000              0             62
 pix_clk                pix_clk                     10.071       0.000              0             24
 cfg_clk                cfg_clk                     96.269       0.000              0              1
 pix_clk_in             pix_clk_in                   3.838       0.000              0             28
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.721       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.420       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.450       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.749       0.000              0             62
 pix_clk                pix_clk                      0.563       0.000              0             24
 cfg_clk                cfg_clk                      1.442       0.000              0              1
 pix_clk_in             pix_clk_in                   0.408       0.000              0             28
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            148
 ddrphy_clkin                                        3.100       0.000              0           5142
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   10.000       0.000              0           3684
 cmos2_pclk_16bit                                   10.762       0.000              0            224
 pix_clk                                             4.893       0.000              0            207
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.580       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            383
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1710
 DebugCore_JCLK                                     24.102       0.000              0            729
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.155       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                 4.531       0.000              0          17754
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                  10.084       0.000              0             64
 cmos2_pclk             cmos2_pclk                  10.032       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             8.281       0.000              0          11274
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.649       0.000              0            895
 pix_clk                pix_clk                      8.194       0.000              0           1012
 cfg_clk                cfg_clk                     96.200       0.000              0           1102
 clk_25M                clk_25M                     37.655       0.000              0             31
 pix_clk_in             pix_clk_in                   3.393       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   994.760       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              23.679       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              22.874       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE           46.793       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.251       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                 0.103       0.000              0          17754
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.118       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.258       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.174      -1.976             28          11274
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.254       0.000              0            895
 pix_clk                pix_clk                      0.271       0.000              0           1012
 cfg_clk                cfg_clk                      0.256       0.000              0           1102
 clk_25M                clk_25M                      0.265       0.000              0             31
 pix_clk_in             pix_clk_in                   0.101       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.252       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              23.188       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE            2.273       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.115       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.967       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             9.338       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             9.493       0.000              0             62
 pix_clk                pix_clk                     10.853       0.000              0             24
 cfg_clk                cfg_clk                     97.301       0.000              0              1
 pix_clk_in             pix_clk_in                   4.584       0.000              0             28
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.556       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.292       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.292       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.505       0.000              0             62
 pix_clk                pix_clk                      0.435       0.000              0             24
 cfg_clk                cfg_clk                      1.050       0.000              0              1
 pix_clk_in             pix_clk_in                   0.248       0.000              0             28
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            148
 ddrphy_clkin                                        3.480       0.000              0           5142
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.454       0.000              0             41
 cmos1_pclk_16bit                                   10.380       0.000              0           3684
 cmos2_pclk_16bit                                   10.990       0.000              0            224
 pix_clk                                             5.197       0.000              0            207
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.664       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            383
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           1710
 DebugCore_JCLK                                     24.282       0.000              0            729
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_62_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_217/Q2                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.070       7.786         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       7.996 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.423       9.419         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_66_216/Y1                    td                    0.212       9.631 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.413      10.044         _N23369          
                                   td                    0.474      10.518 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.518         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMS_66_217/COUT                  td                    0.058      10.576 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.576         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
                                   td                    0.058      10.634 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.634         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15809
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.634         Logic Levels: 3  
                                                                                   Logic: 1.301ns(24.986%), Route: 3.906ns(75.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_66_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_62_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_217/Q2                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.070       7.786         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       7.996 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.423       9.419         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_66_216/Y1                    td                    0.212       9.631 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.413      10.044         _N23369          
                                   td                    0.474      10.518 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.518         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMS_66_217/COUT                  td                    0.058      10.576 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.576         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
 CLMS_66_221/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.576         Logic Levels: 3  
                                                                                   Logic: 1.243ns(24.141%), Route: 3.906ns(75.859%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_66_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  10.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_62_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_217/Q2                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.070       7.786         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       7.996 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.423       9.419         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_66_216/Y1                    td                    0.212       9.631 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.413      10.044         _N23369          
                                   td                    0.458      10.502 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.502         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.502         Logic Levels: 2  
                                                                                   Logic: 1.169ns(23.034%), Route: 3.906ns(76.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_66_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.672                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.633
  Launch Clock Delay      :  2.034
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       0.831       2.034         nt_sys_clk       
 CLMS_298_193/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMS_298_193/Q0                   tco                   0.222       2.256 f       key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.215       2.471         key_ctl_gamma/u_btn_deb/cnt[0] [0]
 CLMS_298_197/B0                                                           f       key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10

 Data arrival time                                                   2.471         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.179       2.633         nt_sys_clk       
 CLMS_298_197/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.345       2.288                          
 clock uncertainty                                       0.000       2.288                          

 Hold time                                              -0.080       2.208                          

 Data required time                                                  2.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.208                          
 Data arrival time                                                   2.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_rotate/btn_deb_1d/opit_0/CLK
Endpoint    : key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.033
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.564

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.242       3.445         nt_sys_clk       
 CLMA_174_288/CLK                                                          r       key_ctl_rotate/btn_deb_1d/opit_0/CLK

 CLMA_174_288/Q2                   tco                   0.224       3.669 f       key_ctl_rotate/btn_deb_1d/opit_0/Q
                                   net (fanout=1)        0.084       3.753         key_ctl_rotate/btn_deb_1d
 CLMA_174_288/A4                                                           f       key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.753         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.579       4.033         nt_sys_clk       
 CLMA_174_288/CLK                                                          r       key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.564       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Hold time                                              -0.035       3.434                          

 Data required time                                                  3.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.434                          
 Data arrival time                                                   3.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_rotate/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_rotate/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.046
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.126       3.329         nt_sys_clk       
 CLMS_170_293/CLK                                                          r       key_ctl_rotate/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMS_170_293/Q0                   tco                   0.222       3.551 f       key_ctl_rotate/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.238       3.789         key_ctl_rotate/u_btn_deb/cnt[0] [0]
 CLMA_170_284/A0                                                           f       key_ctl_rotate/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I00

 Data arrival time                                                   3.789         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.261%), Route: 0.238ns(51.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.592       4.046         nt_sys_clk       
 CLMA_170_284/CLK                                                          r       key_ctl_rotate/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.489       3.557                          
 clock uncertainty                                       0.000       3.557                          

 Hold time                                              -0.094       3.463                          

 Data required time                                                  3.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.463                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.625      11.870         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_22_220/Y2                    td                    0.286      12.156 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.440      12.596         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMS_22_213/Y1                    td                    0.468      13.064 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.579      13.643         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_30_213/Y0                    td                    0.210      13.853 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.830      14.683         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      15.160 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.160         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15877
 CLMS_22_233/Y3                    td                    0.501      15.661 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.410      16.071         u_DDR3_50H/u_ddrphy_top/mc_rl [3]
 CLMS_18_237/Y3                    td                    0.210      16.281 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.886      17.167         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27481
 CLMA_18_236/Y1                    td                    0.212      17.379 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.561      17.940         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27723
 CLMS_22_245/A3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.940         Logic Levels: 6  
                                                                                   Logic: 2.655ns(38.005%), Route: 4.331ns(61.995%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_22_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.397      20.178                          

 Data required time                                                 20.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.178                          
 Data arrival time                                                  17.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.625      11.870         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_22_220/Y2                    td                    0.286      12.156 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.440      12.596         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMS_22_213/Y1                    td                    0.468      13.064 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.579      13.643         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_30_213/Y0                    td                    0.210      13.853 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.830      14.683         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      15.160 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.160         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15877
 CLMS_22_233/Y3                    td                    0.501      15.661 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.410      16.071         u_DDR3_50H/u_ddrphy_top/mc_rl [3]
 CLMS_18_237/Y3                    td                    0.210      16.281 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.901      17.182         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27481
 CLMS_14_241/Y2                    td                    0.210      17.392 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.408      17.800         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27717
 CLMS_18_241/C3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.800         Logic Levels: 6  
                                                                                   Logic: 2.653ns(38.753%), Route: 4.193ns(61.247%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_18_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.398      20.170                          

 Data required time                                                 20.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.170                          
 Data arrival time                                                  17.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.625      11.870         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_22_220/Y2                    td                    0.286      12.156 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.440      12.596         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMS_22_213/Y1                    td                    0.468      13.064 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.579      13.643         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_30_213/Y0                    td                    0.210      13.853 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.830      14.683         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      15.160 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.160         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15877
 CLMS_22_233/Y3                    td                    0.501      15.661 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.417      16.078         u_DDR3_50H/u_ddrphy_top/mc_rl [3]
 CLMA_18_232/Y1                    td                    0.212      16.290 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.783      17.073         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27550
 CLMA_34_232/Y3                    td                    0.315      17.388 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.403      17.791         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27720
 CLMA_30_241/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.791         Logic Levels: 6  
                                                                                   Logic: 2.760ns(40.369%), Route: 4.077ns(59.631%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.400      20.168                          

 Data required time                                                 20.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.168                          
 Data arrival time                                                  17.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMA_18_156/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_18_156/Q2                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086      10.696         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq [2]
 CLMA_18_156/D0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.696         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_18_156/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.079      10.507                          

 Data required time                                                 10.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.507                          
 Data arrival time                                                  10.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[12]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMA_58_161/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[12]/opit_0_inv/CLK

 CLMA_58_161/Y0                    tco                   0.284      10.670 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[12]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.754         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [12]
 CLMA_58_160/D3                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.754         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_58_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.222      10.393                          

 Data required time                                                 10.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.393                          
 Data arrival time                                                  10.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/init_adj_rdel/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMS_38_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/init_adj_rdel/opit_0_inv_L5Q_perm/CLK

 CLMS_38_193/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/init_adj_rdel/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       0.105      10.712         u_DDR3_50H/u_ddrphy_top/init_adj_rdel
 CLMS_38_193/C3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.712         Logic Levels: 0  
                                                                                   Logic: 0.221ns(67.791%), Route: 0.105ns(32.209%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_38_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.237      10.349                          

 Data required time                                                 10.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.349                          
 Data arrival time                                                  10.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_250_52/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_52/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.593       6.403         cmos1_href_d0    
 CLMS_254_73/Y3                    td                    0.197       6.600 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.436       7.036         cmos1_8_16bit/N11
 CLMS_254_93/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   7.036         Logic Levels: 1  
                                                                                   Logic: 0.486ns(32.079%), Route: 1.029ns(67.921%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N44             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMS_254_93/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.482                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_250_52/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_52/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.593       6.403         cmos1_href_d0    
 CLMS_254_73/Y3                    td                    0.197       6.600 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.436       7.036         cmos1_8_16bit/N11
 CLMS_254_93/CE                                                            f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.036         Logic Levels: 1  
                                                                                   Logic: 0.486ns(32.079%), Route: 1.029ns(67.921%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N44             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMS_254_93/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.482                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_250_52/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_52/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.593       6.403         cmos1_href_d0    
 CLMS_254_73/Y3                    td                    0.197       6.600 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.436       7.036         cmos1_8_16bit/N11
 CLMS_254_93/CE                                                            f       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   7.036         Logic Levels: 1  
                                                                                   Logic: 0.486ns(32.079%), Route: 1.029ns(67.921%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N44             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMS_254_93/CLK                                                           r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.482                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMS_254_77/CLK                                                           r       cmos1_d_d0[6]/opit_0/CLK

 CLMS_254_77/Y0                    tco                   0.284       5.472 f       cmos1_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.215       5.687         cmos1_d_d0[6]    
 CLMA_254_72/AD                                                            f       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/D

 Data arrival time                                                   5.687         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.914%), Route: 0.215ns(43.086%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_254_72/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                               0.053       5.470                          

 Data required time                                                  5.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.470                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_254_72/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK

 CLMA_254_72/Y0                    tco                   0.284       5.472 f       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.215       5.687         cmos1_8_16bit/pdata_i_reg [6]
 CLMA_254_76/AD                                                            f       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D

 Data arrival time                                                   5.687         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.914%), Route: 0.215ns(43.086%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_254_76/CLK                                                           r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                               0.053       5.470                          

 Data required time                                                  5.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.470                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMS_254_77/CLK                                                           r       cmos1_d_d0[4]/opit_0/CLK

 CLMS_254_77/Q2                    tco                   0.228       5.416 r       cmos1_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.227       5.643         cmos1_d_d0[4]    
 CLMA_254_72/M2                                                            r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D

 Data arrival time                                                   5.643         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.110%), Route: 0.227ns(49.890%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_254_72/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.541
  Launch Clock Delay      :  6.202
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.202         ntclkbufg_8      
 CLMS_198_21/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_198_21/Q0                    tco                   0.289       6.491 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.631       7.122         cmos2_href_d0    
 CLMA_210_24/Y3                    td                    0.197       7.319 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.541       7.860         cmos2_8_16bit/N11
 CLMS_222_25/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   7.860         Logic Levels: 1  
                                                                                   Logic: 0.486ns(29.312%), Route: 1.172ns(70.688%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.810      15.910         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.910 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.441         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.625      18.066                          
 clock uncertainty                                      -0.250      17.816                          

 Setup time                                             -0.617      17.199                          

 Data required time                                                 17.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.199                          
 Data arrival time                                                   7.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.339                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.541
  Launch Clock Delay      :  6.202
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.202         ntclkbufg_8      
 CLMS_198_21/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_198_21/Q0                    tco                   0.289       6.491 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.631       7.122         cmos2_href_d0    
 CLMA_210_24/Y3                    td                    0.197       7.319 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.541       7.860         cmos2_8_16bit/N11
 CLMS_222_25/CE                                                            f       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   7.860         Logic Levels: 1  
                                                                                   Logic: 0.486ns(29.312%), Route: 1.172ns(70.688%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.810      15.910         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.910 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.441         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.625      18.066                          
 clock uncertainty                                      -0.250      17.816                          

 Setup time                                             -0.617      17.199                          

 Data required time                                                 17.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.199                          
 Data arrival time                                                   7.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.339                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.541
  Launch Clock Delay      :  6.202
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.202         ntclkbufg_8      
 CLMS_198_21/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_198_21/Q0                    tco                   0.289       6.491 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.631       7.122         cmos2_href_d0    
 CLMA_210_24/Y3                    td                    0.197       7.319 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.541       7.860         cmos2_8_16bit/N11
 CLMS_222_25/CE                                                            f       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   7.860         Logic Levels: 1  
                                                                                   Logic: 0.486ns(29.312%), Route: 1.172ns(70.688%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.810      15.910         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.910 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.441         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.625      18.066                          
 clock uncertainty                                      -0.250      17.816                          

 Setup time                                             -0.617      17.199                          

 Data required time                                                 17.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.199                          
 Data arrival time                                                   7.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.339                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.202
  Launch Clock Delay      :  5.541
  Clock Pessimism Removal :  -0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.810       4.010         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.010 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.541         ntclkbufg_8      
 CLMA_194_28/CLK                                                           r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMA_194_28/Q2                    tco                   0.224       5.765 f       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.190       5.955         cmos2_8_16bit/de_i_r
 CLMA_194_28/A3                                                            f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.955         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.202         ntclkbufg_8      
 CLMA_194_28/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.661       5.541                          
 clock uncertainty                                       0.200       5.741                          

 Hold time                                              -0.238       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                   5.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.202
  Launch Clock Delay      :  5.541
  Clock Pessimism Removal :  -0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.810       4.010         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.010 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.541         ntclkbufg_8      
 CLMS_218_25/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMS_218_25/Y0                    tco                   0.284       5.825 f       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.461       6.286         cmos2_8_16bit/pdata_i_reg [7]
 CLMS_222_25/CD                                                            f       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   6.286         Logic Levels: 0  
                                                                                   Logic: 0.284ns(38.121%), Route: 0.461ns(61.879%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.202         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.625       5.577                          
 clock uncertainty                                       0.200       5.777                          

 Hold time                                               0.053       5.830                          

 Data required time                                                  5.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.830                          
 Data arrival time                                                   6.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.202
  Launch Clock Delay      :  5.541
  Clock Pessimism Removal :  -0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.810       4.010         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.010 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.541         ntclkbufg_8      
 CLMA_222_24/CLK                                                           r       cmos2_d_d0[0]/opit_0/CLK

 CLMA_222_24/Y2                    tco                   0.284       5.825 f       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.463       6.288         cmos2_d_d0[0]    
 CLMS_218_21/AD                                                            f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/D

 Data arrival time                                                   6.288         Logic Levels: 0  
                                                                                   Logic: 0.284ns(38.019%), Route: 0.463ns(61.981%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.202         ntclkbufg_8      
 CLMS_218_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.625       5.577                          
 clock uncertainty                                       0.200       5.777                          

 Hold time                                               0.053       5.830                          

 Data required time                                                  5.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.830                          
 Data arrival time                                                   6.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/N16/gopapm/Y[3]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N44             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMS_262_97/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_97/Q2                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_data_raw[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.266      18.620         cmos1_mix/saturation_data_raw [8]
 CLMS_262_101/Y2                   td                    0.487      19.107 r       u_CORES/u_debug_core_0/TRIG0_ff[0][38]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        1.151      20.258         cmos1_mix/rx_RGB_DATA_G [5]
 APM_206_104/Y[3]                                                          r       cmos1_mix/u_rgb_togrey/N16/gopapm/Y[3]

 Data arrival time                                                  20.258         Logic Levels: 1  
                                                                                   Logic: 0.805ns(36.229%), Route: 1.417ns(63.771%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N44             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 APM_206_104/CLK                                                           r       cmos1_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         0.509      29.873                          
 clock uncertainty                                      -0.250      29.623                          

 Setup time                                             -2.282      27.341                          

 Data required time                                                 27.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.341                          
 Data arrival time                                                  20.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.083                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/N16/gopapm/Y[5]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N44             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_100/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.482      18.836         cmos1_mix/saturation_data_raw [10]
 CLMS_262_101/Y0                   td                    0.210      19.046 r       u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        1.164      20.210         cmos1_mix/rx_RGB_DATA_G [7]
 APM_206_104/Y[5]                                                          r       cmos1_mix/u_rgb_togrey/N16/gopapm/Y[5]

 Data arrival time                                                  20.210         Logic Levels: 1  
                                                                                   Logic: 0.528ns(24.287%), Route: 1.646ns(75.713%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N44             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 APM_206_104/CLK                                                           r       cmos1_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         0.509      29.873                          
 clock uncertainty                                      -0.250      29.623                          

 Setup time                                             -2.282      27.341                          

 Data required time                                                 27.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.341                          
 Data arrival time                                                  20.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.131                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/N16/gopapm/Y[1]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N44             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMS_262_97/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_97/Q3                    tco                   0.319      18.355 r       cmos1_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.412      18.767         cmos1_mix/saturation_data_raw [6]
 CLMA_270_96/Y0                    td                    0.210      18.977 r       u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        1.166      20.143         cmos1_mix/rx_RGB_DATA_G [3]
 APM_206_104/Y[1]                                                          r       cmos1_mix/u_rgb_togrey/N16/gopapm/Y[1]

 Data arrival time                                                  20.143         Logic Levels: 1  
                                                                                   Logic: 0.529ns(25.107%), Route: 1.578ns(74.893%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N44             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 APM_206_104/CLK                                                           r       cmos1_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         0.509      29.873                          
 clock uncertainty                                      -0.250      29.623                          

 Setup time                                             -2.282      27.341                          

 Data required time                                                 27.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.341                          
 Data arrival time                                                  20.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.198                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N44             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_218_176/Q0                   tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.221       6.007         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_218_173/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4

 Data arrival time                                                   6.007         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.113%), Route: 0.221ns(49.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N44             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_218_173/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   6.007                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.166                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N44             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_218_176/Q0                   tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.221       6.007         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_218_173/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4

 Data arrival time                                                   6.007         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.113%), Route: 0.221ns(49.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N44             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_218_173/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   6.007                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.166                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_19_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N44             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_262_216/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_262_216/Q0                   tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.237       6.023         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_262_213/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_19_4/ram32x1dp/WADM4

 Data arrival time                                                   6.023         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.366%), Route: 0.237ns(51.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N44             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_262_213/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_19_4/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   6.023                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.150                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.164
  Launch Clock Delay      :  11.882
  Clock Pessimism Removal :  1.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.171      19.636         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      19.984 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      19.984         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      19.984 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.172         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.172 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.610      23.782         ntclkbufg_5      
 CLMA_242_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.318      24.100 r       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.602      24.702         cmos2_mix/saturation_data_raw [4]
 CLMS_218_41/Y2                    td                    0.210      24.912 r       cmos2_mix/N50[4]/gateop_perm/Z
                                   net (fanout=6)        0.499      25.411         cmos2_mix/rx_RGB_DATA_B [7]
 CLMA_210_33/Y2                    td                    0.487      25.898 r       cmos2_mix/u_rgb_togrey/N22_m2_m2_a1_sum3/gateop_perm/Z
                                   net (fanout=2)        0.444      26.342         cmos2_mix/u_rgb_togrey/_N7534
 CLMA_210_41/COUT                  td                    0.507      26.849 r       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.849         cmos2_mix/u_rgb_togrey/_N16592
 CLMA_210_45/Y0                    td                    0.269      27.118 r       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.397      27.515         cmos2_mix/u_rgb_togrey/_N1531
                                   td                    0.326      27.841 f       cmos2_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      27.841         cmos2_mix/u_rgb_togrey/_N17167
                                                                           f       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin

 Data arrival time                                                  27.841         Logic Levels: 4  
                                                                                   Logic: 2.117ns(52.156%), Route: 1.942ns(47.844%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032      30.032         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.281 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.281         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.281 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.433         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.433 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      33.964         ntclkbufg_5      
 CLMA_210_40/CLK                                                           r       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         1.655      35.619                          
 clock uncertainty                                      -0.250      35.369                          

 Setup time                                             -0.150      35.219                          

 Data required time                                                 35.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.219                          
 Data arrival time                                                  27.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.378                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.164
  Launch Clock Delay      :  11.882
  Clock Pessimism Removal :  1.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.171      19.636         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      19.984 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      19.984         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      19.984 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.172         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.172 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.610      23.782         ntclkbufg_5      
 CLMA_242_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.318      24.100 r       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.602      24.702         cmos2_mix/saturation_data_raw [4]
 CLMS_218_41/Y2                    td                    0.210      24.912 r       cmos2_mix/N50[4]/gateop_perm/Z
                                   net (fanout=6)        0.499      25.411         cmos2_mix/rx_RGB_DATA_B [7]
 CLMA_210_33/Y2                    td                    0.487      25.898 r       cmos2_mix/u_rgb_togrey/N22_m2_m2_a1_sum3/gateop_perm/Z
                                   net (fanout=2)        0.444      26.342         cmos2_mix/u_rgb_togrey/_N7534
 CLMA_210_41/COUT                  td                    0.507      26.849 r       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.849         cmos2_mix/u_rgb_togrey/_N16592
 CLMA_210_45/Y1                    td                    0.498      27.347 r       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.398      27.745         cmos2_mix/u_rgb_togrey/_N1532
 CLMA_210_40/C1                                                            r       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01

 Data arrival time                                                  27.745         Logic Levels: 4  
                                                                                   Logic: 2.020ns(50.971%), Route: 1.943ns(49.029%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032      30.032         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.281 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.281         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.281 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.433         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.433 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      33.964         ntclkbufg_5      
 CLMA_210_40/CLK                                                           r       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         1.655      35.619                          
 clock uncertainty                                      -0.250      35.369                          

 Setup time                                             -0.234      35.135                          

 Data required time                                                 35.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.135                          
 Data arrival time                                                  27.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.390                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.164
  Launch Clock Delay      :  11.882
  Clock Pessimism Removal :  1.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.171      19.636         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      19.984 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      19.984         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      19.984 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.172         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.172 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.610      23.782         ntclkbufg_5      
 CLMA_230_32/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_32/Q0                    tco                   0.318      24.100 r       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.310      24.410         cmos2_mix/saturation_data_raw [6]
 CLMS_222_33/Y3                    td                    0.468      24.878 r       cmos2_mix/N50[6]/gateop_perm/Z
                                   net (fanout=1)        0.593      25.471         cmos2_mix/rx_RGB_DATA_G [3]
 APM_206_28/Y[1]                                                           r       cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]

 Data arrival time                                                  25.471         Logic Levels: 1  
                                                                                   Logic: 0.786ns(46.536%), Route: 0.903ns(53.464%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032      30.032         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.281 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.281         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.281 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.433         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.433 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      33.964         ntclkbufg_5      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.655      35.619                          
 clock uncertainty                                      -0.250      35.369                          

 Setup time                                             -2.282      33.087                          

 Data required time                                                 33.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.087                          
 Data arrival time                                                  25.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.616                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[6]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[7]/opit_0_A2Q0/Cin
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.417
  Launch Clock Delay      :  10.164
  Clock Pessimism Removal :  -1.224

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032       6.232         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.481 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.481         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.481 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.633         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.633 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      10.164         ntclkbufg_5      
 CLMS_202_41/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[6]/opit_0_L5Q_perm/CLK

 CLMS_202_41/Q2                    tco                   0.224      10.388 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[6]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      10.473         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt [6]
                                   td                    0.237      10.710 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[5]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000      10.710         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/_N17353
                                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[7]/opit_0_A2Q0/Cin

 Data arrival time                                                  10.710         Logic Levels: 0  
                                                                                   Logic: 0.461ns(84.432%), Route: 0.085ns(15.568%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.842       7.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.641 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.641         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.641 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.832         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.832 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585      11.417         ntclkbufg_5      
 CLMA_202_40/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[7]/opit_0_A2Q0/CLK
 clock pessimism                                        -1.224      10.193                          
 clock uncertainty                                       0.200      10.393                          

 Hold time                                              -0.082      10.311                          

 Data required time                                                 10.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.311                          
 Data arrival time                                                  10.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4/opit_0/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.417
  Launch Clock Delay      :  10.164
  Clock Pessimism Removal :  -1.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032       6.232         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.481 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.481         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.481 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.633         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.633 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      10.164         ntclkbufg_5      
 CLMA_198_40/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4/opit_0/CLK

 CLMA_198_40/Q3                    tco                   0.226      10.390 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4/opit_0/Q
                                   net (fanout=1)        0.316      10.706         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4
 CLMA_202_44/A1                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.706         Logic Levels: 0  
                                                                                   Logic: 0.226ns(41.697%), Route: 0.316ns(58.303%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.842       7.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.641 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.641         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.641 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.832         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.832 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585      11.417         ntclkbufg_5      
 CLMA_202_44/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.217      10.200                          
 clock uncertainty                                       0.200      10.400                          

 Hold time                                              -0.113      10.287                          

 Data required time                                                 10.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.287                          
 Data arrival time                                                  10.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[0]/opit_0_L5Q/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/I10
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.417
  Launch Clock Delay      :  10.164
  Clock Pessimism Removal :  -1.224

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032       6.232         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.481 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.481         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.481 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.633         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.633 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      10.164         ntclkbufg_5      
 CLMA_150_88/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[0]/opit_0_L5Q/CLK

 CLMA_150_88/Q2                    tco                   0.224      10.388 f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[0]/opit_0_L5Q/Q
                                   net (fanout=5)        0.346      10.734         cmos2_mix/u_sobel/mat_3x3_inst/row_cnt [0]
 CLMA_150_80/B0                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/I10

 Data arrival time                                                  10.734         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.298%), Route: 0.346ns(60.702%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.842       7.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.641 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.641         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.641 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.832         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.832 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585      11.417         ntclkbufg_5      
 CLMA_150_80/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.224      10.193                          
 clock uncertainty                                       0.200      10.393                          

 Hold time                                              -0.080      10.313                          

 Data required time                                                 10.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.313                          
 Data arrival time                                                  10.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.421                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[0]                 tco                   2.307       7.391 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=2)        1.973       9.364         fram_buf/rd_buf/rd_cell2/rd_data_raw [28]
 CLMS_114_333/Y1                   td                    0.197       9.561 f       fram_buf/rd_buf/N31_5[12]/gateop_perm/Z
                                   net (fanout=1)        1.429      10.990         fram_buf/rd_buf/_N34184
 CLMA_190_324/A0                                                           f       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 2.504ns(42.398%), Route: 3.402ns(57.602%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 CLMA_190_324/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Setup time                                             -0.200      17.498                          

 Data required time                                                 17.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.498                          
 Data arrival time                                                  10.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.508                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[1]                 tco                   2.307       7.391 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=2)        1.950       9.341         fram_buf/rd_buf/rd_cell2/rd_data_raw [29]
 CLMS_114_333/Y0                   td                    0.196       9.537 f       fram_buf/rd_buf/N31_5[13]/gateop_perm/Z
                                   net (fanout=1)        1.309      10.846         fram_buf/rd_buf/_N34185
 CLMA_190_324/C0                                                           f       fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.846         Logic Levels: 1  
                                                                                   Logic: 2.503ns(43.440%), Route: 3.259ns(56.560%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 CLMA_190_324/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Setup time                                             -0.200      17.498                          

 Data required time                                                 17.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.498                          
 Data arrival time                                                  10.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.652                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[14]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMA_210_296/CLK                                                          r       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_210_296/Q0                   tco                   0.289       5.373 r       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.475       5.848         fram_buf/rd_buf/x_cnt [1]
 CLMS_202_297/Y1                   td                    0.304       6.152 r       fram_buf/rd_buf/N25_mux2_3/gateop_perm/Z
                                   net (fanout=3)        0.408       6.560         fram_buf/rd_buf/_N4884
 CLMA_202_300/Y0                   td                    0.210       6.770 r       fram_buf/rd_buf/N29_mux6/gateop_perm/Z
                                   net (fanout=1)        0.257       7.027         fram_buf/rd_buf/_N4918
 CLMA_202_300/Y2                   td                    0.196       7.223 f       fram_buf/rd_buf/N29_mux12_2/gateop_perm/Z
                                   net (fanout=33)       1.834       9.057         fram_buf/rd_buf/N29
 CLMS_114_333/Y2                   td                    0.341       9.398 f       fram_buf/rd_buf/N31_5[14]/gateop_perm/Z
                                   net (fanout=1)        1.405      10.803         fram_buf/rd_buf/_N34186
 CLMA_190_324/B0                                                           f       fram_buf/rd_buf/genblk1.read_data[14]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.803         Logic Levels: 4  
                                                                                   Logic: 1.340ns(23.431%), Route: 4.379ns(76.569%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 CLMA_190_324/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[14]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.310      17.868                          
 clock uncertainty                                      -0.150      17.718                          

 Setup time                                             -0.194      17.524                          

 Data required time                                                 17.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.524                          
 Data arrival time                                                  10.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.721                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_230_341/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_230_341/Q1                   tco                   0.224       4.962 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.359       5.321         fram_buf/rd_buf/u_osd_display/osd_ram_addr [9]
 DRM_234_336/ADA0[9]                                                       f       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.321         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.422%), Route: 0.359ns(61.578%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_234_336/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.161       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/I01
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_230_332/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_230_332/Q0                   tco                   0.222       4.960 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.045         fram_buf/rd_buf/u_osd_display/osd_ram_addr [0]
 CLMA_230_333/A1                                                           f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/I01

 Data arrival time                                                   5.045         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMA_230_333/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                              -0.121       4.646                          

 Data required time                                                  4.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.646                          
 Data arrival time                                                   5.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/num_en/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/num_en/opit_0_L5Q_perm/L0
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMS_202_301/CLK                                                          r       fram_buf/rd_buf/num_en/opit_0_L5Q_perm/CLK

 CLMS_202_301/Q0                   tco                   0.222       4.960 f       fram_buf/rd_buf/num_en/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.085       5.045         fram_buf/rd_buf/num_en
 CLMS_202_301/A0                                                           f       fram_buf/rd_buf/num_en/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.045         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMS_202_301/CLK                                                          r       fram_buf/rd_buf/num_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.094       4.644                          

 Data required time                                                  4.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.644                          
 Data arrival time                                                   5.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMA_270_240/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_240/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.552       5.798         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_237/Y1                   td                    0.304       6.102 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=2)        0.403       6.505         ms72xx_ctl/ms7200_ctl/_N88270
 CLMS_266_237/Y0                   td                    0.210       6.715 r       ms72xx_ctl/ms7200_ctl/N1341_2/gateop_perm/Z
                                   net (fanout=6)        0.546       7.261         ms72xx_ctl/ms7200_ctl/_N88363
 CLMS_266_241/Y0                   td                    0.210       7.471 r       ms72xx_ctl/ms7200_ctl/N1877/gateop_perm/Z
                                   net (fanout=5)        0.415       7.886         ms72xx_ctl/ms7200_ctl/N1321
 CLMS_266_233/Y3                   td                    0.459       8.345 r       ms72xx_ctl/ms7200_ctl/N1844_7_or[1]_4/gateop_perm/Z
                                   net (fanout=5)        0.272       8.617         ms72xx_ctl/ms7200_ctl/_N88403
 CLMA_270_232/Y1                   td                    0.460       9.077 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.127       9.204         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_270_232/Y3                   td                    0.303       9.507 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.408       9.915         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_274_228/B1                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.915         Logic Levels: 6  
                                                                                   Logic: 2.237ns(45.101%), Route: 2.723ns(54.899%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMA_274_228/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.213     104.556                          

 Data required time                                                104.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.556                          
 Data arrival time                                                   9.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.641                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMA_270_240/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_240/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.552       5.798         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_237/Y1                   td                    0.304       6.102 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=2)        0.404       6.506         ms72xx_ctl/ms7200_ctl/_N88270
 CLMS_266_237/Y1                   td                    0.212       6.718 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.642       7.360         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_229/Y1                   td                    0.288       7.648 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.411       8.059         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_233/Y3                   td                    0.210       8.269 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.566       8.835         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_232/Y1                   td                    0.316       9.151 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.099       9.250         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_232/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.250         Logic Levels: 5  
                                                                                   Logic: 1.621ns(37.742%), Route: 2.674ns(62.258%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMA_274_232/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.902                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMA_270_240/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_240/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.552       5.798         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_237/Y1                   td                    0.304       6.102 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=2)        0.404       6.506         ms72xx_ctl/ms7200_ctl/_N88270
 CLMS_266_237/Y1                   td                    0.212       6.718 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.642       7.360         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_229/Y1                   td                    0.288       7.648 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.411       8.059         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_233/Y3                   td                    0.210       8.269 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.566       8.835         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_232/Y1                   td                    0.316       9.151 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.099       9.250         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_232/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.250         Logic Levels: 5  
                                                                                   Logic: 1.621ns(37.742%), Route: 2.674ns(62.258%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMA_274_232/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.902                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/busy_1d/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/state_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.652       4.734         ntclkbufg_4      
 CLMA_274_268/CLK                                                          r       ms72xx_ctl/ms7210_ctl/busy_1d/opit_0/CLK

 CLMA_274_268/Q1                   tco                   0.224       4.958 f       ms72xx_ctl/ms7210_ctl/busy_1d/opit_0/Q
                                   net (fanout=10)       0.089       5.047         ms72xx_ctl/ms7210_ctl/busy_1d
 CLMS_274_269/C4                                                           f       ms72xx_ctl/ms7210_ctl/state_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.047         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.708       5.078         ntclkbufg_4      
 CLMS_274_269/CLK                                                          r       ms72xx_ctl/ms7210_ctl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.763                          
 clock uncertainty                                       0.000       4.763                          

 Hold time                                              -0.034       4.729                          

 Data required time                                                  4.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.729                          
 Data arrival time                                                   5.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/state_reg[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_4      
 CLMA_274_244/CLK                                                          r       ms72xx_ctl/ms7200_ctl/state_reg[0]/opit_0_L5Q_perm/CLK

 CLMA_274_244/Q0                   tco                   0.222       4.835 f       ms72xx_ctl/ms7200_ctl/state_reg[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.095       4.930         ms72xx_ctl/ms7200_ctl/state [0]
 CLMS_274_245/B4                                                           f       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.032%), Route: 0.095ns(29.968%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMS_274_245/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                              -0.035       4.607                          

 Data required time                                                  4.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.607                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[6]/opit_0/D
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.652       4.734         ntclkbufg_4      
 CLMS_282_269/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK

 CLMS_282_269/Q1                   tco                   0.224       4.958 f       ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/Q
                                   net (fanout=2)        0.199       5.157         ms72xx_ctl/iic_dri_tx/receiv_data [6]
 CLMA_282_268/AD                                                           f       ms72xx_ctl/iic_dri_tx/data_out[6]/opit_0/D

 Data arrival time                                                   5.157         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.955%), Route: 0.199ns(47.045%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.708       5.078         ntclkbufg_4      
 CLMA_282_268/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[6]/opit_0/CLK
 clock pessimism                                        -0.315       4.763                          
 clock uncertainty                                       0.000       4.763                          

 Hold time                                               0.053       4.816                          

 Data required time                                                  4.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.816                          
 Data arrival time                                                   5.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_24/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.500       5.745         coms1_reg_config/clock_20k_cnt [0]
 CLMA_262_12/Y0                    td                    0.285       6.030 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.263       6.293         coms1_reg_config/_N1849
 CLMS_262_17/Y0                    td                    0.285       6.578 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.613       7.191         coms1_reg_config/N8
                                   td                    0.474       7.665 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.665         coms1_reg_config/_N14719
 CLMA_262_16/COUT                  td                    0.058       7.723 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.723         coms1_reg_config/_N14721
                                   td                    0.058       7.781 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.781         coms1_reg_config/_N14723
 CLMA_262_20/COUT                  td                    0.058       7.839 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.839         coms1_reg_config/_N14725
 CLMA_262_24/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.839         Logic Levels: 4  
                                                                                   Logic: 1.506ns(52.255%), Route: 1.376ns(47.745%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N46             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
 Data arrival time                                                   7.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.798                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_24/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.500       5.745         coms1_reg_config/clock_20k_cnt [0]
 CLMA_262_12/Y0                    td                    0.285       6.030 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.263       6.293         coms1_reg_config/_N1849
 CLMS_262_17/Y0                    td                    0.285       6.578 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.613       7.191         coms1_reg_config/N8
                                   td                    0.474       7.665 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.665         coms1_reg_config/_N14719
 CLMA_262_16/COUT                  td                    0.058       7.723 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.723         coms1_reg_config/_N14721
                                   td                    0.058       7.781 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.781         coms1_reg_config/_N14723
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.781         Logic Levels: 3  
                                                                                   Logic: 1.448ns(51.275%), Route: 1.376ns(48.725%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N46             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   7.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.830                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_24/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.500       5.745         coms1_reg_config/clock_20k_cnt [0]
 CLMA_262_12/Y0                    td                    0.285       6.030 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.263       6.293         coms1_reg_config/_N1849
 CLMS_262_17/Y0                    td                    0.285       6.578 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.613       7.191         coms1_reg_config/N8
                                   td                    0.474       7.665 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.665         coms1_reg_config/_N14719
 CLMA_262_16/COUT                  td                    0.058       7.723 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.723         coms1_reg_config/_N14721
 CLMA_262_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.723         Logic Levels: 3  
                                                                                   Logic: 1.390ns(50.253%), Route: 1.376ns(49.747%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N46             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.885                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_24/Q3                    tco                   0.221       4.836 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.085       4.921         coms1_reg_config/clock_20k_cnt [0]
 CLMA_262_24/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.034       4.581                          

 Data required time                                                  4.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.581                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_262_20/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_262_20/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_262_24/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_262_24/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_142_44/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_44/QB0[2]                 tco                   2.307       8.742 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        1.049       9.791         hdmi_in/u_image_scaler/ram0_rd_data [2]
                                   td                    0.477      10.268 f       hdmi_in/u_image_scaler/N1281_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.268         hdmi_in/u_image_scaler/_N15249
 CLMA_110_20/COUT                  td                    0.058      10.326 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.326         hdmi_in/u_image_scaler/_N15251
                                   td                    0.058      10.384 r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.384         hdmi_in/u_image_scaler/_N15253
                                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.384         Logic Levels: 1  
                                                                                   Logic: 2.900ns(73.436%), Route: 1.049ns(26.564%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N43             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 CLMA_110_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.167      12.716                          

 Data required time                                                 12.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.716                          
 Data arrival time                                                  10.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.332                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_142_44/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_44/QB0[2]                 tco                   2.307       8.742 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        1.049       9.791         hdmi_in/u_image_scaler/ram0_rd_data [2]
                                   td                    0.477      10.268 f       hdmi_in/u_image_scaler/N1281_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.268         hdmi_in/u_image_scaler/_N15249
 CLMA_110_20/COUT                  td                    0.058      10.326 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.326         hdmi_in/u_image_scaler/_N15251
 CLMA_110_24/CIN                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.326         Logic Levels: 1  
                                                                                   Logic: 2.842ns(73.040%), Route: 1.049ns(26.960%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N43             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 CLMA_110_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.170      12.713                          

 Data required time                                                 12.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.713                          
 Data arrival time                                                  10.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.387                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_142_68/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_68/QB0[4]                 tco                   2.307       8.742 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        1.012       9.754         hdmi_in/u_image_scaler/ram0_rd_data [12]
 CLMA_138_25/COUT                  td                    0.507      10.261 r       hdmi_in/u_image_scaler/pix[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.261         hdmi_in/u_image_scaler/_N15242
                                   td                    0.058      10.319 r       hdmi_in/u_image_scaler/pix[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.319         hdmi_in/u_image_scaler/_N15244
                                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.319         Logic Levels: 1  
                                                                                   Logic: 2.872ns(73.944%), Route: 1.012ns(26.056%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N43             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 CLMA_138_29/CLK                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.167      12.716                          

 Data required time                                                 12.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.716                          
 Data arrival time                                                  10.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.397                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMA_90_132/CLK                                                           r       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK

 CLMA_90_132/Q0                    tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       6.258         fram_buf/wr_buf/wr_cell2/x_cnt [9]
 CLMA_90_133/A0                                                            f       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.258         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMA_90_133/CLK                                                           r       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.094       6.086                          

 Data required time                                                  6.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.086                          
 Data arrival time                                                   6.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/i_data_scaler[14]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_image_scaler/pixel_data0[14]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMA_118_36/CLK                                                           r       hdmi_in/i_data_scaler[14]/opit_0_inv/CLK

 CLMA_118_36/Y0                    tco                   0.284       6.235 f       hdmi_in/i_data_scaler[14]/opit_0_inv/Q
                                   net (fanout=4)        0.190       6.425         hdmi_in/i_data_scaler [14]
 CLMS_118_37/AD                                                            f       hdmi_in/u_image_scaler/pixel_data0[14]/opit_0/D

 Data arrival time                                                   6.425         Logic Levels: 0  
                                                                                   Logic: 0.284ns(59.916%), Route: 0.190ns(40.084%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_118_37/CLK                                                           r       hdmi_in/u_image_scaler/pixel_data0[14]/opit_0/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                               0.053       6.233                          

 Data required time                                                  6.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.233                          
 Data arrival time                                                   6.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/first_interpolation_done34/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/first_interpolation_done34/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMS_98_37/CLK                                                            r       hdmi_in/u_image_scaler/first_interpolation_done34/opit_0_L5Q_perm/CLK

 CLMS_98_37/Q0                     tco                   0.222       6.173 f       hdmi_in/u_image_scaler/first_interpolation_done34/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.090       6.263         hdmi_in/u_image_scaler/first_interpolation_done34
 CLMS_98_37/A0                                                             f       hdmi_in/u_image_scaler/first_interpolation_done34/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.263         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_98_37/CLK                                                            r       hdmi_in/u_image_scaler/first_interpolation_done34/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.094       6.057                          

 Data required time                                                  6.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.057                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/CLK

 CLMA_270_252/Q2                   tco                   0.290      10.443 r       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.548      10.991         ethernet_test/eth_udp_test/wait_cnt [7]
 CLMA_266_260/Y2                   td                    0.487      11.478 r       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.305      11.783         ethernet_test/eth_udp_test/_N100068
 CLMA_266_268/Y0                   td                    0.210      11.993 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.256      12.249         ethernet_test/eth_udp_test/_N100088
 CLMA_266_268/Y2                   td                    0.210      12.459 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.495      12.954         ethernet_test/eth_udp_test/N710 [5]
 CLMS_254_265/Y2                   td                    0.487      13.441 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.438      13.879         ethernet_test/eth_udp_test/_N34061
                                   td                    0.477      14.356 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.356         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_262_264/COUT                 td                    0.058      14.414 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.414         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_262_268/Y0                   td                    0.269      14.683 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.402      15.085         ethernet_test/eth_udp_test/N94
 CLMA_266_272/Y0                   td                    0.196      15.281 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.697      15.978         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_270_248/RSCO                 td                    0.147      16.125 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.125         ntR175           
 CLMA_270_252/RSCO                 td                    0.147      16.272 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.272         ntR174           
 CLMA_270_256/RSCO                 td                    0.147      16.419 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.419         ntR173           
 CLMA_270_260/RSCO                 td                    0.147      16.566 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.566         ntR172           
 CLMA_270_264/RSCO                 td                    0.147      16.713 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.713         ntR171           
 CLMA_270_268/RSCO                 td                    0.147      16.860 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.860         ntR170           
 CLMA_270_272/RSCO                 td                    0.147      17.007 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.007         ntR169           
 CLMA_270_276/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  17.007         Logic Levels: 14 
                                                                                   Logic: 3.713ns(54.173%), Route: 3.141ns(45.827%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_270_276/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  17.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.673                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/CLK

 CLMA_270_252/Q2                   tco                   0.290      10.443 r       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.548      10.991         ethernet_test/eth_udp_test/wait_cnt [7]
 CLMA_266_260/Y2                   td                    0.487      11.478 r       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.305      11.783         ethernet_test/eth_udp_test/_N100068
 CLMA_266_268/Y0                   td                    0.210      11.993 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.256      12.249         ethernet_test/eth_udp_test/_N100088
 CLMA_266_268/Y2                   td                    0.210      12.459 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.495      12.954         ethernet_test/eth_udp_test/N710 [5]
 CLMS_254_265/Y2                   td                    0.487      13.441 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.438      13.879         ethernet_test/eth_udp_test/_N34061
                                   td                    0.477      14.356 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.356         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_262_264/COUT                 td                    0.058      14.414 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.414         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_262_268/Y0                   td                    0.269      14.683 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.402      15.085         ethernet_test/eth_udp_test/N94
 CLMA_266_272/Y0                   td                    0.196      15.281 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.697      15.978         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_270_248/RSCO                 td                    0.147      16.125 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.125         ntR175           
 CLMA_270_252/RSCO                 td                    0.147      16.272 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.272         ntR174           
 CLMA_270_256/RSCO                 td                    0.147      16.419 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.419         ntR173           
 CLMA_270_260/RSCO                 td                    0.147      16.566 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.566         ntR172           
 CLMA_270_264/RSCO                 td                    0.147      16.713 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.713         ntR171           
 CLMA_270_268/RSCO                 td                    0.147      16.860 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.860         ntR170           
 CLMA_270_272/RSCO                 td                    0.147      17.007 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.007         ntR169           
 CLMA_270_276/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  17.007         Logic Levels: 14 
                                                                                   Logic: 3.713ns(54.173%), Route: 3.141ns(45.827%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_270_276/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  17.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.673                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/CLK

 CLMA_270_252/Q2                   tco                   0.290      10.443 r       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.548      10.991         ethernet_test/eth_udp_test/wait_cnt [7]
 CLMA_266_260/Y2                   td                    0.487      11.478 r       ethernet_test/eth_udp_test/N172_8/gateop_perm/Z
                                   net (fanout=1)        0.305      11.783         ethernet_test/eth_udp_test/_N100068
 CLMA_266_268/Y0                   td                    0.210      11.993 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.256      12.249         ethernet_test/eth_udp_test/_N100088
 CLMA_266_268/Y2                   td                    0.210      12.459 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.495      12.954         ethernet_test/eth_udp_test/N710 [5]
 CLMS_254_265/Y2                   td                    0.487      13.441 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.438      13.879         ethernet_test/eth_udp_test/_N34061
                                   td                    0.477      14.356 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.356         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_262_264/COUT                 td                    0.058      14.414 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.414         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_262_268/Y0                   td                    0.269      14.683 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.402      15.085         ethernet_test/eth_udp_test/N94
 CLMA_266_272/Y0                   td                    0.196      15.281 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.697      15.978         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_270_248/RSCO                 td                    0.147      16.125 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.125         ntR175           
 CLMA_270_252/RSCO                 td                    0.147      16.272 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.272         ntR174           
 CLMA_270_256/RSCO                 td                    0.147      16.419 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.419         ntR173           
 CLMA_270_260/RSCO                 td                    0.147      16.566 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.566         ntR172           
 CLMA_270_264/RSCO                 td                    0.147      16.713 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.713         ntR171           
 CLMA_270_268/RSCO                 td                    0.147      16.860 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.860         ntR170           
 CLMA_270_272/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  16.860         Logic Levels: 13 
                                                                                   Logic: 3.566ns(53.168%), Route: 3.141ns(46.832%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_270_272/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  16.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.820                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[13]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[13]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_210_284/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[13]/opit_0_inv/CLK

 CLMA_210_284/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[13]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.874         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [13]
 CLMA_210_285/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.874         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_210_285/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf[2]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_tmp[3]/opit_0_A2Q21/I04
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531       8.446         ethernet_test/rgmii_clk
 CLMA_210_217/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf[2]/opit_0_inv/CLK

 CLMA_210_217/Q1                   tco                   0.224       8.670 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf[2]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.755         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf [2]
 CLMA_210_216/C4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_tmp[3]/opit_0_A2Q21/I04

 Data arrival time                                                   8.755         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_210_216/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_tmp[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.034       8.441                          

 Data required time                                                  8.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.441                          
 Data arrival time                                                   8.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[1]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[1]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_210_280/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[1]/opit_0_inv/CLK

 CLMA_210_280/Q2                   tco                   0.224       8.791 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[1]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.876         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [1]
 CLMA_210_281/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.876         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_210_281/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMS_310_89/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_310_89/Q0                    tco                   0.287       5.616 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.101       6.717         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_129/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.717         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.677%), Route: 1.101ns(79.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552      30.016         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.296                          
 clock uncertainty                                      -0.050      30.246                          

 Setup time                                             -0.373      29.873                          

 Data required time                                                 29.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.873                          
 Data arrival time                                                   6.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMS_310_89/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_310_89/Q0                    tco                   0.287       5.616 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.101       6.717         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_129/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.717         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.677%), Route: 1.101ns(79.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552      30.016         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.296                          
 clock uncertainty                                      -0.050      30.246                          

 Setup time                                             -0.344      29.902                          

 Data required time                                                 29.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.902                          
 Data arrival time                                                   6.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMS_310_89/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_310_89/Q0                    tco                   0.287       5.616 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.211       6.827         u_CORES/u_jtag_hub/data_ctrl
 CLMA_298_128/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.827         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.159%), Route: 1.211ns(80.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552      30.016         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.296                          
 clock uncertainty                                      -0.050      30.246                          

 Setup time                                             -0.222      30.024                          

 Data required time                                                 30.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.024                          
 Data arrival time                                                   6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.306 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531       4.837         ntclkbufg_2      
 CLMA_282_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_88/Q0                    tco                   0.222       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47]
 CLMS_282_89/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMS_282_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.866                          
 clock uncertainty                                       0.000       4.866                          

 Hold time                                              -0.035       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.306 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531       4.837         ntclkbufg_2      
 CLMA_274_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_92/Q0                    tco                   0.222       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56]
 CLMS_274_93/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMS_274_93/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.866                          
 clock uncertainty                                       0.000       4.866                          

 Hold time                                              -0.035       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[188]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.306 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531       4.837         ntclkbufg_2      
 CLMS_282_109/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[188]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_109/Q0                   tco                   0.222       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[188]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [188]
 CLMA_282_108/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMA_282_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.866                          
 clock uncertainty                                       0.000       4.866                          

 Hold time                                              -0.035       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.750  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  2.087
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.087      27.087         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_294_128/Y0                   tco                   0.375      27.462 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.867      28.329         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_282_140/Y1                   td                    0.304      28.633 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=6)        0.632      29.265         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_270_145/Y3                   td                    0.210      29.475 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.127      29.602         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_270_144/Y3                   td                    0.210      29.812 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N673/gateop_perm/Z
                                   net (fanout=2)        0.845      30.657         u_CORES/u_debug_core_0/u_rd_addr_gen/N673
 CLMA_270_152/Y3                   td                    0.210      30.867 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_5/gateop_perm/Z
                                   net (fanout=1)        0.554      31.421         u_CORES/u_debug_core_0/u_rd_addr_gen/_N109
 CLMA_266_144/Y1                   td                    0.212      31.633 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.257      31.890         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_266_145/Y1                   td                    0.212      32.102 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.405      32.507         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2241
 CLMA_266_148/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.507         Logic Levels: 6  
                                                                                   Logic: 1.733ns(31.974%), Route: 3.687ns(68.026%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.306 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531      54.837         ntclkbufg_2      
 CLMA_266_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.120      54.667                          

 Data required time                                                 54.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.667                          
 Data arrival time                                                  32.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.750  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  2.087
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.087      27.087         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_294_128/Y0                   tco                   0.375      27.462 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.867      28.329         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_282_140/Y1                   td                    0.304      28.633 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=6)        0.632      29.265         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_270_145/Y3                   td                    0.210      29.475 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.127      29.602         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_270_144/Y3                   td                    0.210      29.812 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N673/gateop_perm/Z
                                   net (fanout=2)        0.845      30.657         u_CORES/u_debug_core_0/u_rd_addr_gen/N673
 CLMA_270_152/Y3                   td                    0.210      30.867 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_5/gateop_perm/Z
                                   net (fanout=1)        0.554      31.421         u_CORES/u_debug_core_0/u_rd_addr_gen/_N109
 CLMA_266_144/Y1                   td                    0.212      31.633 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.429      32.062         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMA_266_148/C2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  32.062         Logic Levels: 5  
                                                                                   Logic: 1.521ns(30.573%), Route: 3.454ns(69.427%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.306 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531      54.837         ntclkbufg_2      
 CLMA_266_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.391      54.396                          

 Data required time                                                 54.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.396                          
 Data arrival time                                                  32.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.750  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  2.087
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.087      27.087         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_294_128/Y0                   tco                   0.375      27.462 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.867      28.329         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_282_140/Y1                   td                    0.304      28.633 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=6)        0.632      29.265         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_270_145/Y3                   td                    0.210      29.475 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.127      29.602         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_270_144/Y3                   td                    0.210      29.812 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N673/gateop_perm/Z
                                   net (fanout=2)        0.845      30.657         u_CORES/u_debug_core_0/u_rd_addr_gen/N673
 CLMA_270_152/Y3                   td                    0.210      30.867 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_5/gateop_perm/Z
                                   net (fanout=1)        0.554      31.421         u_CORES/u_debug_core_0/u_rd_addr_gen/_N109
 CLMA_266_144/Y1                   td                    0.212      31.633 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.558      32.191         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMA_274_148/C1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.191         Logic Levels: 5  
                                                                                   Logic: 1.521ns(29.800%), Route: 3.583ns(70.200%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.306 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531      54.837         ntclkbufg_2      
 CLMA_274_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.234      54.553                          

 Data required time                                                 54.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.553                          
 Data arrival time                                                  32.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  1.727
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.727      26.727         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_294_128/Q2                   tco                   0.228      26.955 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.221      27.176         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_290_128/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.176         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.780%), Route: 0.221ns(49.220%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMA_290_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.014       5.365                          

 Data required time                                                  5.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.365                          
 Data arrival time                                                  27.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  1.727
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.727      26.727         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_128/Q3                   tco                   0.226      26.953 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.225      27.178         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_290_128/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.178         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.111%), Route: 0.225ns(49.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMA_290_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.014       5.365                          

 Data required time                                                  5.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.365                          
 Data arrival time                                                  27.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.813                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  1.727
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.727      26.727         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_294_128/Q1                   tco                   0.224      26.951 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.325      27.276         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_294_132/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.276         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.801%), Route: 0.325ns(59.199%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_2      
 CLMA_294_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                               0.053       5.432                          

 Data required time                                                  5.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.432                          
 Data arrival time                                                  27.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.727
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.832 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.610      80.442         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q0                   tco                   0.318      80.760 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.712      81.472         u_CORES/id_o [1] 
 CLMA_294_128/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  81.472         Logic Levels: 0  
                                                                                   Logic: 0.318ns(30.874%), Route: 0.712ns(69.126%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.727     126.727         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.727                          
 clock uncertainty                                      -0.050     126.677                          

 Setup time                                             -0.079     126.598                          

 Data required time                                                126.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.598                          
 Data arrival time                                                  81.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.727
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.832 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.610      80.442         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q2                   tco                   0.318      80.760 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.709      81.469         u_CORES/id_o [3] 
 CLMA_294_128/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  81.469         Logic Levels: 0  
                                                                                   Logic: 0.318ns(30.964%), Route: 0.709ns(69.036%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.727     126.727         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.727                          
 clock uncertainty                                      -0.050     126.677                          

 Setup time                                             -0.079     126.598                          

 Data required time                                                126.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.598                          
 Data arrival time                                                  81.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.727
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.832 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.610      80.442         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_129/Q1                   tco                   0.289      80.731 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.103      80.834         u_CORES/conf_sel [0]
 CLMA_294_128/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.834         Logic Levels: 0  
                                                                                   Logic: 0.289ns(73.724%), Route: 0.103ns(26.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.727     126.727         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.727                          
 clock uncertainty                                      -0.050     126.677                          

 Setup time                                             -0.617     126.060                          

 Data required time                                                126.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.060                          
 Data arrival time                                                  80.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.833  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.183
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552     130.016         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q2                   tco                   0.224     130.240 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255     130.495         u_CORES/id_o [3] 
 CLMS_290_129/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.495         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.764%), Route: 0.255ns(53.236%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.183     127.183         u_CORES/capt_o   
 CLMS_290_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.183                          
 clock uncertainty                                       0.050     127.233                          

 Hold time                                              -0.024     127.209                          

 Data required time                                                127.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.209                          
 Data arrival time                                                 130.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.833  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.183
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552     130.016         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q1                   tco                   0.224     130.240 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.340     130.580         u_CORES/id_o [2] 
 CLMS_290_129/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.580         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.183     127.183         u_CORES/capt_o   
 CLMS_290_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.183                          
 clock uncertainty                                       0.050     127.233                          

 Hold time                                               0.053     127.286                          

 Data required time                                                127.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.286                          
 Data arrival time                                                 130.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.833  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.183
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552     130.016         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q0                   tco                   0.222     130.238 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.346     130.584         u_CORES/id_o [1] 
 CLMS_290_129/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 130.584         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.085%), Route: 0.346ns(60.915%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.183     127.183         u_CORES/capt_o   
 CLMS_290_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.183                          
 clock uncertainty                                       0.050     127.233                          

 Hold time                                               0.053     127.286                          

 Data required time                                                127.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.286                          
 Data arrival time                                                 130.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_222_181/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_181/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=746)      2.994       8.710         u_DDR3_50H/ddr_rstn
 CLMA_14_184/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.710         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.803%), Route: 2.994ns(91.197%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_14_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_222_181/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_181/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=746)      2.844       8.560         u_DDR3_50H/ddr_rstn
 CLMS_62_237/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.560         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.224%), Route: 2.844ns(90.776%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_62_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_222_181/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_181/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=746)      2.844       8.560         u_DDR3_50H/ddr_rstn
 CLMS_62_237/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.560         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.224%), Route: 2.844ns(90.776%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_62_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_62_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_62_216/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.313       5.632         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_212/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.632         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_58_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_62_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_62_216/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.313       5.632         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_212/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.632         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_58_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_62_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_62_216/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.313       5.632         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_212/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.632         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_58_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      1.945      13.188         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.147      13.335 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.335         ntR1312          
 CLMS_22_157/RSCO                  td                    0.147      13.482 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.482         ntR1311          
 CLMS_22_161/RSCO                  td                    0.147      13.629 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.629         ntR1310          
 CLMS_22_165/RSCO                  td                    0.147      13.776 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.776         ntR1309          
 CLMS_22_169/RSCO                  td                    0.147      13.923 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.923         ntR1308          
 CLMS_22_173/RSCO                  td                    0.147      14.070 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.070         ntR1307          
 CLMS_22_177/RSCO                  td                    0.147      14.217 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.217         ntR1306          
 CLMS_22_181/RSCO                  td                    0.147      14.364 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.364         ntR1305          
 CLMS_22_185/RSCO                  td                    0.147      14.511 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.511         ntR1304          
 CLMS_22_193/RSCO                  td                    0.147      14.658 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.658         ntR1303          
 CLMS_22_197/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.658         Logic Levels: 10 
                                                                                   Logic: 1.759ns(47.489%), Route: 1.945ns(52.511%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_22_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      1.945      13.188         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.147      13.335 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.335         ntR1312          
 CLMS_22_157/RSCO                  td                    0.147      13.482 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.482         ntR1311          
 CLMS_22_161/RSCO                  td                    0.147      13.629 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.629         ntR1310          
 CLMS_22_165/RSCO                  td                    0.147      13.776 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.776         ntR1309          
 CLMS_22_169/RSCO                  td                    0.147      13.923 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.923         ntR1308          
 CLMS_22_173/RSCO                  td                    0.147      14.070 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.070         ntR1307          
 CLMS_22_177/RSCO                  td                    0.147      14.217 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.217         ntR1306          
 CLMS_22_181/RSCO                  td                    0.147      14.364 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.364         ntR1305          
 CLMS_22_185/RSCO                  td                    0.147      14.511 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.511         ntR1304          
 CLMS_22_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.511         Logic Levels: 9  
                                                                                   Logic: 1.612ns(45.319%), Route: 1.945ns(54.681%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      1.945      13.188         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.147      13.335 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.335         ntR1312          
 CLMS_22_157/RSCO                  td                    0.147      13.482 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.482         ntR1311          
 CLMS_22_161/RSCO                  td                    0.147      13.629 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.629         ntR1310          
 CLMS_22_165/RSCO                  td                    0.147      13.776 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.776         ntR1309          
 CLMS_22_169/RSCO                  td                    0.147      13.923 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.923         ntR1308          
 CLMS_22_173/RSCO                  td                    0.147      14.070 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.070         ntR1307          
 CLMS_22_177/RSCO                  td                    0.147      14.217 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.217         ntR1306          
 CLMS_22_181/RSCO                  td                    0.147      14.364 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.364         ntR1305          
 CLMS_22_185/RSCO                  td                    0.147      14.511 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.511         ntR1304          
 CLMS_22_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.511         Logic Levels: 9  
                                                                                   Logic: 1.612ns(45.319%), Route: 1.945ns(54.681%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      0.207      10.815         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.815         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.748%), Route: 0.207ns(48.252%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_62_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                           -0.220      10.395                          

 Data required time                                                 10.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.395                          
 Data arrival time                                                  10.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      0.207      10.815         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/RS

 Data arrival time                                                  10.815         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.748%), Route: 0.207ns(48.252%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_62_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                           -0.220      10.395                          

 Data required time                                                 10.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.395                          
 Data arrival time                                                  10.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      0.207      10.815         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS

 Data arrival time                                                  10.815         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.748%), Route: 0.207ns(48.252%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_62_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                           -0.220      10.395                          

 Data required time                                                 10.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.395                          
 Data arrival time                                                  10.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/o_de/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N44             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_254_100/Q3                   tco                   0.319      18.355 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.403      18.758         cmos1_mix/saturation_vs
 CLMA_254_104/Y3                   td                    0.197      18.955 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.640      20.595         cmos1_mix/median_filter_rst
 CLMA_190_152/RS                                                           f       cmos1_mix/u_sobel/o_de/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.595         Logic Levels: 1  
                                                                                   Logic: 0.516ns(20.164%), Route: 2.043ns(79.836%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N44             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_190_152/CLK                                                          r       cmos1_mix/u_sobel/o_de/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  20.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.395                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N44             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_254_100/Q3                   tco                   0.319      18.355 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.403      18.758         cmos1_mix/saturation_vs
 CLMA_254_104/Y3                   td                    0.197      18.955 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.595      20.550         cmos1_mix/median_filter_rst
 CLMA_198_128/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  20.550         Logic Levels: 1  
                                                                                   Logic: 0.516ns(20.525%), Route: 1.998ns(79.475%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N44             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_198_128/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  20.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.440                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N44             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_254_100/Q3                   tco                   0.319      18.355 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.403      18.758         cmos1_mix/saturation_vs
 CLMA_254_104/Y3                   td                    0.197      18.955 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.595      20.550         cmos1_mix/median_filter_rst
 CLMA_198_128/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  20.550         Logic Levels: 1  
                                                                                   Logic: 0.516ns(20.525%), Route: 1.998ns(79.475%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N44             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_198_128/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  20.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N44             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_274_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_274_152/Q3                   tco                   0.221       5.785 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=769)      0.360       6.145         u_CORES/u_debug_core_0/resetn
 CLMS_282_153/RSCO                 td                    0.105       6.250 r       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.250         ntR907           
 CLMS_282_157/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.250         Logic Levels: 1  
                                                                                   Logic: 0.326ns(47.522%), Route: 0.360ns(52.478%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N44             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_282_157/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N44             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_274_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_274_152/Q3                   tco                   0.221       5.785 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=769)      0.360       6.145         u_CORES/u_debug_core_0/resetn
 CLMS_282_153/RSCO                 td                    0.105       6.250 r       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.250         ntR907           
 CLMS_282_157/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.250         Logic Levels: 1  
                                                                                   Logic: 0.326ns(47.522%), Route: 0.360ns(52.478%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N44             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_282_157/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N44             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_274_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_274_152/Q3                   tco                   0.221       5.785 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=769)      0.356       6.141         u_CORES/u_debug_core_0/resetn
 CLMA_274_160/RSCO                 td                    0.105       6.246 r       u_CORES/u_debug_core_0/TRIG1_ff[0][65]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.246         ntR984           
 CLMA_274_164/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.246         Logic Levels: 1  
                                                                                   Logic: 0.326ns(47.801%), Route: 0.356ns(52.199%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N44             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMA_274_164/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Removal time                                            0.000       5.793                          

 Data required time                                                  5.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.793                          
 Data arrival time                                                   6.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/o_de/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.164
  Launch Clock Delay      :  11.882
  Clock Pessimism Removal :  1.639

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.171      19.636         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      19.984 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      19.984         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      19.984 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.172         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.172 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.610      23.782         ntclkbufg_5      
 CLMA_194_45/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_194_45/Q0                    tco                   0.318      24.100 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.395      24.495         cmos2_mix/saturation_vs
 CLMA_194_49/Y0                    td                    0.196      24.691 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       1.448      26.139         cmos2_mix/median_filter_rst
 CLMA_146_84/RS                                                            f       cmos2_mix/u_sobel/o_de/opit_0_L5Q_perm/RS

 Data arrival time                                                  26.139         Logic Levels: 1  
                                                                                   Logic: 0.514ns(21.807%), Route: 1.843ns(78.193%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032      30.032         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.281 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.281         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.281 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.433         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.433 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      33.964         ntclkbufg_5      
 CLMA_146_84/CLK                                                           r       cmos2_mix/u_sobel/o_de/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.639      35.603                          
 clock uncertainty                                      -0.250      35.353                          

 Recovery time                                          -0.617      34.736                          

 Data required time                                                 34.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.736                          
 Data arrival time                                                  26.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.597                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.164
  Launch Clock Delay      :  11.882
  Clock Pessimism Removal :  1.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.171      19.636         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      19.984 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      19.984         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      19.984 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.172         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.172 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.610      23.782         ntclkbufg_5      
 CLMA_194_45/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_194_45/Q0                    tco                   0.318      24.100 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.395      24.495         cmos2_mix/saturation_vs
 CLMA_194_49/Y0                    td                    0.210      24.705 r       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       0.751      25.456         cmos2_mix/median_filter_rst
 APM_206_28/RST_M                                                          r       cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M

 Data arrival time                                                  25.456         Logic Levels: 1  
                                                                                   Logic: 0.528ns(31.541%), Route: 1.146ns(68.459%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032      30.032         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.281 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.281         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.281 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.433         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.433 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      33.964         ntclkbufg_5      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.655      35.619                          
 clock uncertainty                                      -0.250      35.369                          

 Recovery time                                          -1.211      34.158                          

 Data required time                                                 34.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.158                          
 Data arrival time                                                  25.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.702                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.164
  Launch Clock Delay      :  11.882
  Clock Pessimism Removal :  1.639

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.171      19.636         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      19.984 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      19.984         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      19.984 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.172         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.172 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.610      23.782         ntclkbufg_5      
 CLMA_194_45/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_194_45/Q0                    tco                   0.318      24.100 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.395      24.495         cmos2_mix/saturation_vs
 CLMA_194_49/Y0                    td                    0.196      24.691 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       1.288      25.979         cmos2_mix/median_filter_rst
 CLMA_150_80/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/RS

 Data arrival time                                                  25.979         Logic Levels: 1  
                                                                                   Logic: 0.514ns(23.396%), Route: 1.683ns(76.604%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032      30.032         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.281 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.281         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.281 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.433         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.433 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      33.964         ntclkbufg_5      
 CLMA_150_80/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                         1.639      35.603                          
 clock uncertainty                                      -0.250      35.353                          

 Recovery time                                          -0.617      34.736                          

 Data required time                                                 34.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.736                          
 Data arrival time                                                  25.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.757                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.417
  Launch Clock Delay      :  10.164
  Clock Pessimism Removal :  -1.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032       6.232         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.481 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.481         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.481 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.633         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.633 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      10.164         ntclkbufg_5      
 CLMS_134_145/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_134_145/Q3                   tco                   0.221      10.385 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.782      11.167         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_178_148/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.167         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.034%), Route: 0.782ns(77.966%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.842       7.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.641 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.641         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.641 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.832         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.832 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585      11.417         ntclkbufg_5      
 DRM_178_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.199      10.218                          
 clock uncertainty                                       0.200      10.418                          

 Removal time                                            0.000      10.418                          

 Data required time                                                 10.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.418                          
 Data arrival time                                                  11.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.749                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/add_16b[12]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.417
  Launch Clock Delay      :  10.164
  Clock Pessimism Removal :  -1.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032       6.232         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.481 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.481         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.481 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.633         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.633 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      10.164         ntclkbufg_5      
 CLMA_194_49/CLK                                                           r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_194_49/Q0                    tco                   0.222      10.386 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.471         cmos2_mix/saturation_vs_1d
 CLMA_194_49/Y0                    td                    0.229      10.700 r       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       0.376      11.076         cmos2_mix/median_filter_rst
 CLMA_210_48/RSCO                  td                    0.105      11.181 r       cmos2_mix/u_rgb_togrey/add_16b[10]/opit_0_A2Q1/RSOUT
                                   net (fanout=2)        0.000      11.181         ntR86            
 CLMA_210_52/RSCI                                                          r       cmos2_mix/u_rgb_togrey/add_16b[12]/opit_0_A2Q21/RS

 Data arrival time                                                  11.181         Logic Levels: 2  
                                                                                   Logic: 0.556ns(54.671%), Route: 0.461ns(45.329%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.842       7.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.641 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.641         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.641 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.832         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.832 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585      11.417         ntclkbufg_5      
 CLMA_210_52/CLK                                                           r       cmos2_mix/u_rgb_togrey/add_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.217      10.200                          
 clock uncertainty                                       0.200      10.400                          

 Removal time                                            0.000      10.400                          

 Data required time                                                 10.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.400                          
 Data arrival time                                                  11.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/add_16b[14]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.417
  Launch Clock Delay      :  10.164
  Clock Pessimism Removal :  -1.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.032       6.232         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.481 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.481         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.481 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.633         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.633 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531      10.164         ntclkbufg_5      
 CLMA_194_49/CLK                                                           r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_194_49/Q0                    tco                   0.222      10.386 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.471         cmos2_mix/saturation_vs_1d
 CLMA_194_49/Y0                    td                    0.229      10.700 r       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       0.376      11.076         cmos2_mix/median_filter_rst
 CLMA_210_48/RSCO                  td                    0.105      11.181 r       cmos2_mix/u_rgb_togrey/add_16b[10]/opit_0_A2Q1/RSOUT
                                   net (fanout=2)        0.000      11.181         ntR86            
 CLMA_210_52/RSCI                                                          r       cmos2_mix/u_rgb_togrey/add_16b[14]/opit_0_A2Q21/RS

 Data arrival time                                                  11.181         Logic Levels: 2  
                                                                                   Logic: 0.556ns(54.671%), Route: 0.461ns(45.329%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.842       7.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.641 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.641         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.641 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.832         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.832 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585      11.417         ntclkbufg_5      
 CLMA_210_52/CLK                                                           r       cmos2_mix/u_rgb_togrey/add_16b[14]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.217      10.200                          
 clock uncertainty                                       0.200      10.400                          

 Removal time                                            0.000      10.400                          

 Data required time                                                 10.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.400                          
 Data arrival time                                                  11.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.291       5.375 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.156       7.531         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_292/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.531         Logic Levels: 0  
                                                                                   Logic: 0.291ns(11.892%), Route: 2.156ns(88.108%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 DRM_234_292/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.096      17.602                          

 Data required time                                                 17.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.602                          
 Data arrival time                                                   7.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.071                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.291       5.375 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.020       7.395         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_232/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.395         Logic Levels: 0  
                                                                                   Logic: 0.291ns(12.592%), Route: 2.020ns(87.408%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.531      17.437         ntclkbufg_6      
 DRM_234_232/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Recovery time                                          -0.096      17.481                          

 Data required time                                                 17.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.481                          
 Data arrival time                                                   7.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.086                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.289       5.373 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.130       7.503         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.503         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.947%), Route: 2.130ns(88.053%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 DRM_54_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.310      17.868                          
 clock uncertainty                                      -0.150      17.718                          

 Recovery time                                          -0.042      17.676                          

 Data required time                                                 17.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.676                          
 Data arrival time                                                   7.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.173                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.224       4.962 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.387       5.349         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_252/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.349         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.661%), Route: 0.387ns(63.339%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_82_252/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                            0.012       4.786                          

 Data required time                                                  4.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.786                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.224       4.962 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.681       5.643         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_272/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.643         Logic Levels: 0  
                                                                                   Logic: 0.224ns(24.751%), Route: 0.681ns(75.249%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_82_272/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                            0.012       4.786                          

 Data required time                                                  4.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.786                          
 Data arrival time                                                   5.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.857                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.224       4.962 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.684       5.646         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_232/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.646         Logic Levels: 0  
                                                                                   Logic: 0.224ns(24.670%), Route: 0.684ns(75.330%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.585       4.961         ntclkbufg_6      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.963                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMA_222_176/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_176/Q0                   tco                   0.289       5.244 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.410       5.654         rstn_1ms[5]      
 CLMS_222_169/Y3                   td                    0.459       6.113 r       N154_9/gateop_perm/Z
                                   net (fanout=2)        0.904       7.017         _N96813          
 CLMA_226_172/Y1                   td                    0.468       7.485 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.398       7.883         ms72xx_ctl/N0_rnmt
 CLMA_226_180/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.883         Logic Levels: 2  
                                                                                   Logic: 1.216ns(41.530%), Route: 1.712ns(58.470%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMA_226_180/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   7.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.269                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N46             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_4      
 CLMA_226_172/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_172/Q0                   tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.469       5.304         rstn_1ms[0]      
 CLMA_226_172/Y1                   td                    0.221       5.525 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.339       5.864         ms72xx_ctl/N0_rnmt
 CLMA_226_180/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.864         Logic Levels: 1  
                                                                                   Logic: 0.443ns(35.412%), Route: 0.808ns(64.588%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N46             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMA_226_180/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                           -0.220       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   5.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.442                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.248       8.972         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_88/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.972         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.391%), Route: 2.248ns(88.609%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N43             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.055      12.810                          

 Data required time                                                 12.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.810                          
 Data arrival time                                                   8.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.838                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.119       8.843         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_212/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.843         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.002%), Route: 2.119ns(87.998%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N43             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 DRM_26_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.055      12.810                          

 Data required time                                                 12.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.810                          
 Data arrival time                                                   8.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.967                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.036       8.760         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.760         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.430%), Route: 2.036ns(87.570%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N43             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_3      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.055      12.810                          

 Data required time                                                 12.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.810                          
 Data arrival time                                                   8.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.050                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.438       6.613         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.613         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.837%), Route: 0.438ns(66.163%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.005                          
 clock uncertainty                                       0.200       6.205                          

 Removal time                                            0.000       6.205                          

 Data required time                                                  6.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.205                          
 Data arrival time                                                   6.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.408                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.475       6.650         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.650         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.046%), Route: 0.475ns(67.954%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_82_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
 Data arrival time                                                   6.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.229       6.180 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.633       6.813         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.813         Logic Levels: 0  
                                                                                   Logic: 0.229ns(26.566%), Route: 0.633ns(73.434%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_3      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.005                          
 clock uncertainty                                       0.200       6.205                          

 Removal time                                           -0.028       6.177                          

 Data required time                                                  6.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.177                          
 Data arrival time                                                   6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_118_249/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_118_249/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.776      13.017         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_58_217/Y2                    td                    0.196      13.213 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.083      15.296         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.435 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.435         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.338 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.434         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.434         Logic Levels: 3  
                                                                                   Logic: 4.525ns(53.361%), Route: 3.955ns(46.639%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_114_212/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_114_212/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=167)      2.598      13.839         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.978 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.978         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.831 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      17.918         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  17.918         Logic Levels: 2  
                                                                                   Logic: 4.279ns(61.445%), Route: 2.685ns(38.555%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 CLMA_66_356/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_356/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.411      11.775         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.914 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.914         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      15.767 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      15.864         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  15.864         Logic Levels: 2  
                                                                                   Logic: 4.279ns(89.388%), Route: 0.508ns(10.612%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_246_73/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_246_73/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_298_193/CLK        key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_66_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_254_73/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_254_73/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_254_73/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_218_25/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_218_25/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_218_25/CLK         cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_214_125/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_214_125/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_214_125/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.762      11.900          1.138           Low Pulse Width   APM_206_28/CLK          cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 10.762      11.900          1.138           High Pulse Width  APM_206_28/CLK          cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 11.002      11.900          0.898           Low Pulse Width   DRM_234_68/CLKA[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_232/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_232/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_232/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_262_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_262_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_262_24/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width  DRM_54_4/CLKA[0]        fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_54_4/CLKA[0]        fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_54_168/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_262_257/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_262_257/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_262_249/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_278_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_278_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_278_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_290_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_290_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_290_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_62_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_217/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.460       5.050         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.201 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.954       6.155         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_66_216/Y1                    td                    0.162       6.317 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.245       6.562         _N23369          
                                   td                    0.365       6.927 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.927         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMS_66_217/COUT                  td                    0.044       6.971 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.971         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
                                   td                    0.044       7.015 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.015         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15809
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.015         Logic Levels: 3  
                                                                                   Logic: 0.989ns(27.111%), Route: 2.659ns(72.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_66_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_62_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_217/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.460       5.050         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.201 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.954       6.155         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_66_216/Y1                    td                    0.162       6.317 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.245       6.562         _N23369          
                                   td                    0.365       6.927 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.927         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMS_66_217/COUT                  td                    0.044       6.971 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.971         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
 CLMS_66_221/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.971         Logic Levels: 3  
                                                                                   Logic: 0.945ns(26.221%), Route: 2.659ns(73.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_66_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   6.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_62_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_217/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.460       5.050         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.201 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.954       6.155         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_66_216/Y1                    td                    0.162       6.317 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.245       6.562         _N23369          
                                   td                    0.353       6.915 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.915         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.915         Logic Levels: 2  
                                                                                   Logic: 0.889ns(25.056%), Route: 2.659ns(74.944%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_66_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.255                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.727
  Launch Clock Delay      :  1.388
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       0.513       1.388         nt_sys_clk       
 CLMS_298_193/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMS_298_193/Q0                   tco                   0.182       1.570 r       key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.136       1.706         key_ctl_gamma/u_btn_deb/cnt[0] [0]
 CLMS_298_197/B0                                                           r       key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10

 Data arrival time                                                   1.706         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       0.696       1.727         nt_sys_clk       
 CLMS_298_197/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.203       1.524                          
 clock uncertainty                                       0.000       1.524                          

 Hold time                                              -0.069       1.455                          

 Data required time                                                  1.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.455                          
 Data arrival time                                                   1.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_rotate/btn_deb_1d/opit_0/CLK
Endpoint    : key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.666
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.488       2.363         nt_sys_clk       
 CLMA_174_288/CLK                                                          r       key_ctl_rotate/btn_deb_1d/opit_0/CLK

 CLMA_174_288/Q2                   tco                   0.180       2.543 f       key_ctl_rotate/btn_deb_1d/opit_0/Q
                                   net (fanout=1)        0.058       2.601         key_ctl_rotate/btn_deb_1d
 CLMA_174_288/A4                                                           f       key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.601         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.635       2.666         nt_sys_clk       
 CLMA_174_288/CLK                                                          r       key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.297       2.369                          
 clock uncertainty                                       0.000       2.369                          

 Hold time                                              -0.029       2.340                          

 Data required time                                                  2.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.340                          
 Data arrival time                                                   2.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_58_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_216/Q3                    tco                   0.178       3.343 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.402         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [7]
 CLMA_58_216/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.402         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_22_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_212/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.274       7.231         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_22_220/Y2                    td                    0.381       7.612 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.268       7.880         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.248 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.248         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_213/Y3                    td                    0.387       8.635 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.162       8.797         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_18_213/Y0                    td                    0.150       8.947 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.401       9.348         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_22_233/COUT                  td                    0.391       9.739 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.739         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15879
 CLMS_22_237/Y0                    td                    0.206       9.945 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.269      10.214         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_18_237/Y3                    td                    0.222      10.436 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.585      11.021         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27481
 CLMA_18_236/Y1                    td                    0.151      11.172 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.360      11.532         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27723
 CLMS_22_245/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.532         Logic Levels: 7  
                                                                                   Logic: 2.477ns(51.647%), Route: 2.319ns(48.353%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_22_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.308      16.063                          

 Data required time                                                 16.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.063                          
 Data arrival time                                                  11.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_22_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_212/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.274       7.231         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_22_220/Y2                    td                    0.381       7.612 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.268       7.880         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMS_22_213/Y1                    td                    0.360       8.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.372       8.612         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_30_213/Y0                    td                    0.162       8.774 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.509       9.283         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.368       9.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.651         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15877
 CLMS_22_233/Y3                    td                    0.365      10.016 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.269      10.285         u_DDR3_50H/u_ddrphy_top/mc_rl [3]
 CLMA_18_232/Y1                    td                    0.151      10.436 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.533      10.969         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27550
 CLMA_34_232/Y3                    td                    0.243      11.212 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.270      11.482         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27720
 CLMA_30_241/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.482         Logic Levels: 6  
                                                                                   Logic: 2.251ns(47.429%), Route: 2.495ns(52.571%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.308      16.059                          

 Data required time                                                 16.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.059                          
 Data arrival time                                                  11.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_22_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_212/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.274       7.231         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_22_220/Y2                    td                    0.381       7.612 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.268       7.880         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMS_22_213/Y1                    td                    0.360       8.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.372       8.612         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_30_213/Y0                    td                    0.162       8.774 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.509       9.283         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.368       9.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.651         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15877
 CLMS_22_233/Y3                    td                    0.365      10.016 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.269      10.285         u_DDR3_50H/u_ddrphy_top/mc_rl [3]
 CLMA_18_232/Y1                    td                    0.151      10.436 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.375      10.811         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27550
 CLMS_18_233/Y3                    td                    0.358      11.169 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.281      11.450         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27715
 CLMS_18_245/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.450         Logic Levels: 6  
                                                                                   Logic: 2.366ns(50.191%), Route: 2.348ns(49.809%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_18_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.308      16.059                          

 Data required time                                                 16.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.059                          
 Data arrival time                                                  11.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMA_18_156/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_18_156/Q2                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       6.626         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq [2]
 CLMA_18_156/D0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.626         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_18_156/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                              -0.065       6.523                          

 Data required time                                                  6.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.523                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/init_adj_rdel/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_38_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/init_adj_rdel/opit_0_inv_L5Q_perm/CLK

 CLMS_38_193/Q3                    tco                   0.178       6.565 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/init_adj_rdel/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       0.074       6.639         u_DDR3_50H/u_ddrphy_top/init_adj_rdel
 CLMS_38_193/C3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.639         Logic Levels: 0  
                                                                                   Logic: 0.178ns(70.635%), Route: 0.074ns(29.365%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_38_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                              -0.196       6.392                          

 Data required time                                                  6.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.392                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[85]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_62_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[85]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_225/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[85]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.273       6.842         u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d [85]
 CLMA_62_220/M1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/D

 Data arrival time                                                   6.842         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.000%), Route: 0.273ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_62_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.011       6.591                          

 Data required time                                                  6.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.591                          
 Data arrival time                                                   6.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_250_52/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_52/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.398       3.994         cmos1_href_d0    
 CLMS_254_73/Y3                    td                    0.151       4.145 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.301       4.446         cmos1_8_16bit/N11
 CLMS_254_93/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   4.446         Logic Levels: 1  
                                                                                   Logic: 0.372ns(34.734%), Route: 0.699ns(65.266%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N44             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMS_254_93/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.084                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_250_52/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_52/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.398       3.994         cmos1_href_d0    
 CLMS_254_73/Y3                    td                    0.151       4.145 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.301       4.446         cmos1_8_16bit/N11
 CLMS_254_93/CE                                                            f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   4.446         Logic Levels: 1  
                                                                                   Logic: 0.372ns(34.734%), Route: 0.699ns(65.266%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N44             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMS_254_93/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.084                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_250_52/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_52/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.398       3.994         cmos1_href_d0    
 CLMS_254_73/Y3                    td                    0.151       4.145 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.301       4.446         cmos1_8_16bit/N11
 CLMS_254_93/CE                                                            f       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   4.446         Logic Levels: 1  
                                                                                   Logic: 0.372ns(34.734%), Route: 0.699ns(65.266%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N44             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMS_254_93/CLK                                                           r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.084                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMS_254_77/CLK                                                           r       cmos1_d_d0[4]/opit_0/CLK

 CLMS_254_77/Q2                    tco                   0.183       3.355 r       cmos1_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.139       3.494         cmos1_d_d0[4]    
 CLMA_254_72/M2                                                            r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_254_72/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMS_254_77/CLK                                                           r       cmos1_d_d0[7]/opit_0/CLK

 CLMS_254_77/Q0                    tco                   0.182       3.354 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.140       3.494         cmos1_d_d0[7]    
 CLMA_254_72/M0                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_254_72/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMS_254_77/CLK                                                           r       cmos1_d_d0[5]/opit_0/CLK

 CLMS_254_77/Q3                    tco                   0.182       3.354 r       cmos1_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.142       3.496         cmos1_d_d0[5]    
 CLMA_254_72/M1                                                            r       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D

 Data arrival time                                                   3.496         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.173%), Route: 0.142ns(43.827%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N44             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_254_72/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.914       2.942         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.942 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.867         ntclkbufg_8      
 CLMS_198_21/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_198_21/Q0                    tco                   0.221       4.088 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.392       4.480         cmos2_href_d0    
 CLMA_210_24/Y3                    td                    0.151       4.631 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.359       4.990         cmos2_8_16bit/N11
 CLMS_222_25/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   4.990         Logic Levels: 1  
                                                                                   Logic: 0.372ns(33.126%), Route: 0.751ns(66.874%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.744      14.516         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.516 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.411         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.748                          
 clock uncertainty                                      -0.250      15.498                          

 Setup time                                             -0.476      15.022                          

 Data required time                                                 15.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.022                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.032                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.914       2.942         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.942 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.867         ntclkbufg_8      
 CLMS_198_21/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_198_21/Q0                    tco                   0.221       4.088 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.392       4.480         cmos2_href_d0    
 CLMA_210_24/Y3                    td                    0.151       4.631 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.359       4.990         cmos2_8_16bit/N11
 CLMS_222_25/CE                                                            f       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   4.990         Logic Levels: 1  
                                                                                   Logic: 0.372ns(33.126%), Route: 0.751ns(66.874%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.744      14.516         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.516 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.411         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.748                          
 clock uncertainty                                      -0.250      15.498                          

 Setup time                                             -0.476      15.022                          

 Data required time                                                 15.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.022                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.032                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.914       2.942         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.942 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.867         ntclkbufg_8      
 CLMS_198_21/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_198_21/Q0                    tco                   0.221       4.088 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.392       4.480         cmos2_href_d0    
 CLMA_210_24/Y3                    td                    0.151       4.631 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.359       4.990         cmos2_8_16bit/N11
 CLMS_222_25/CE                                                            f       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   4.990         Logic Levels: 1  
                                                                                   Logic: 0.372ns(33.126%), Route: 0.751ns(66.874%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.744      14.516         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.516 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.411         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.748                          
 clock uncertainty                                      -0.250      15.498                          

 Setup time                                             -0.476      15.022                          

 Data required time                                                 15.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.022                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.032                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.744       2.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.511         ntclkbufg_8      
 CLMS_218_25/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK

 CLMS_218_25/Q1                    tco                   0.184       3.695 r       cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.278       3.973         cmos2_8_16bit/pdata_i_reg [2]
 CLMS_218_21/M1                                                            r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/D

 Data arrival time                                                   3.973         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.827%), Route: 0.278ns(60.173%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.914       2.942         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.942 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.867         ntclkbufg_8      
 CLMS_218_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.526                          
 clock uncertainty                                       0.200       3.726                          

 Hold time                                              -0.011       3.715                          

 Data required time                                                  3.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.715                          
 Data arrival time                                                   3.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[14]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.744       2.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.511         ntclkbufg_8      
 CLMS_222_29/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK

 CLMS_222_29/Q1                    tco                   0.184       3.695 r       cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.278       3.973         cmos2_8_16bit/pdata_i_reg [6]
 CLMS_222_25/M1                                                            r       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/D

 Data arrival time                                                   3.973         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.827%), Route: 0.278ns(60.173%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.914       2.942         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.942 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.867         ntclkbufg_8      
 CLMS_222_25/CLK                                                           r       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.526                          
 clock uncertainty                                       0.200       3.726                          

 Hold time                                              -0.011       3.715                          

 Data required time                                                  3.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.715                          
 Data arrival time                                                   3.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.744       2.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.511         ntclkbufg_8      
 CLMS_218_25/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMS_218_25/Q3                    tco                   0.182       3.693 r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.285       3.978         cmos2_8_16bit/pdata_i_reg [4]
 CLMA_218_20/M3                                                            r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   3.978         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.972%), Route: 0.285ns(61.028%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.914       2.942         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.942 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.867         ntclkbufg_8      
 CLMA_218_20/CLK                                                           r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.526                          
 clock uncertainty                                       0.200       3.726                          

 Hold time                                              -0.011       3.715                          

 Data required time                                                  3.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.715                          
 Data arrival time                                                   3.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/N16/gopapm/Y[3]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N44             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMS_262_97/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_97/Q2                    tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_data_raw[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.160      16.075         cmos1_mix/saturation_data_raw [8]
 CLMS_262_101/Y2                   td                    0.381      16.456 f       u_CORES/u_debug_core_0/TRIG0_ff[0][38]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.779      17.235         cmos1_mix/rx_RGB_DATA_G [5]
 APM_206_104/Y[3]                                                          f       cmos1_mix/u_rgb_togrey/N16/gopapm/Y[3]

 Data arrival time                                                  17.235         Logic Levels: 1  
                                                                                   Logic: 0.626ns(40.000%), Route: 0.939ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N44             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 APM_206_104/CLK                                                           r       cmos1_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         0.298      27.527                          
 clock uncertainty                                      -0.250      27.277                          

 Setup time                                             -1.761      25.516                          

 Data required time                                                 25.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.516                          
 Data arrival time                                                  17.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.281                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/N16/gopapm/Y[5]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N44             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_100/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.295      16.210         cmos1_mix/saturation_data_raw [10]
 CLMS_262_101/Y0                   td                    0.150      16.360 f       u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.789      17.149         cmos1_mix/rx_RGB_DATA_G [7]
 APM_206_104/Y[5]                                                          f       cmos1_mix/u_rgb_togrey/N16/gopapm/Y[5]

 Data arrival time                                                  17.149         Logic Levels: 1  
                                                                                   Logic: 0.395ns(26.707%), Route: 1.084ns(73.293%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N44             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 APM_206_104/CLK                                                           r       cmos1_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         0.298      27.527                          
 clock uncertainty                                      -0.250      27.277                          

 Setup time                                             -1.761      25.516                          

 Data required time                                                 25.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.516                          
 Data arrival time                                                  17.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.367                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/N16/gopapm/Y[1]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N44             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMS_262_97/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_97/Q3                    tco                   0.246      15.916 r       cmos1_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.248      16.164         cmos1_mix/saturation_data_raw [6]
 CLMA_270_96/Y0                    td                    0.150      16.314 f       u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.817      17.131         cmos1_mix/rx_RGB_DATA_G [3]
 APM_206_104/Y[1]                                                          f       cmos1_mix/u_rgb_togrey/N16/gopapm/Y[1]

 Data arrival time                                                  17.131         Logic Levels: 1  
                                                                                   Logic: 0.396ns(27.105%), Route: 1.065ns(72.895%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N44             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 APM_206_104/CLK                                                           r       cmos1_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         0.298      27.527                          
 clock uncertainty                                      -0.250      27.277                          

 Setup time                                             -1.761      25.516                          

 Data required time                                                 25.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.516                          
 Data arrival time                                                  17.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.385                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N44             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_218_176/Q0                   tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.155       3.763         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_218_173/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4

 Data arrival time                                                   3.763         Logic Levels: 0  
                                                                                   Logic: 0.179ns(53.593%), Route: 0.155ns(46.407%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N44             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_218_173/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.763                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.174                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N44             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_218_176/Q0                   tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.155       3.763         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_218_173/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4

 Data arrival time                                                   3.763         Logic Levels: 0  
                                                                                   Logic: 0.179ns(53.593%), Route: 0.155ns(46.407%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N44             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_218_173/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.763                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.174                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_19_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N44             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_262_216/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_262_216/Q0                   tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.167       3.775         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_262_213/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_19_4/ram32x1dp/WADM4

 Data arrival time                                                   3.775         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.734%), Route: 0.167ns(48.266%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N44             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_262_213/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_19_4/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.775                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.162                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.562
  Launch Clock Delay      :  7.898
  Clock Pessimism Removal :  1.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.302      17.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.556 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.556         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.556 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.848         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.848 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.950      19.798         ntclkbufg_5      
 CLMA_242_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.221      20.019 f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.405      20.424         cmos2_mix/saturation_data_raw [4]
 CLMS_218_41/Y2                    td                    0.162      20.586 r       cmos2_mix/N50[4]/gateop_perm/Z
                                   net (fanout=6)        0.305      20.891         cmos2_mix/rx_RGB_DATA_B [7]
 CLMA_210_33/Y2                    td                    0.381      21.272 f       cmos2_mix/u_rgb_togrey/N22_m2_m2_a1_sum3/gateop_perm/Z
                                   net (fanout=2)        0.271      21.543         cmos2_mix/u_rgb_togrey/_N7534
 CLMA_210_41/COUT                  td                    0.391      21.934 r       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.934         cmos2_mix/u_rgb_togrey/_N16592
 CLMA_210_45/Y0                    td                    0.206      22.140 f       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.251      22.391         cmos2_mix/u_rgb_togrey/_N1531
                                   td                    0.250      22.641 f       cmos2_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      22.641         cmos2_mix/u_rgb_togrey/_N17167
                                                                           f       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin

 Data arrival time                                                  22.641         Logic Levels: 4  
                                                                                   Logic: 1.611ns(56.665%), Route: 1.232ns(43.335%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312      27.984         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.184 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.184         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.184 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.467         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.467 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895      30.362         ntclkbufg_5      
 CLMA_210_40/CLK                                                           r       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         1.293      31.655                          
 clock uncertainty                                      -0.250      31.405                          

 Setup time                                             -0.115      31.290                          

 Data required time                                                 31.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.290                          
 Data arrival time                                                  22.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.649                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.562
  Launch Clock Delay      :  7.898
  Clock Pessimism Removal :  1.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.302      17.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.556 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.556         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.556 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.848         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.848 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.950      19.798         ntclkbufg_5      
 CLMA_230_32/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_32/Q0                    tco                   0.245      20.043 r       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.189      20.232         cmos2_mix/saturation_data_raw [6]
 CLMS_222_33/Y3                    td                    0.360      20.592 f       cmos2_mix/N50[6]/gateop_perm/Z
                                   net (fanout=1)        0.397      20.989         cmos2_mix/rx_RGB_DATA_G [3]
 APM_206_28/Y[1]                                                           f       cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]

 Data arrival time                                                  20.989         Logic Levels: 1  
                                                                                   Logic: 0.605ns(50.798%), Route: 0.586ns(49.202%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312      27.984         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.184 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.184         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.184 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.467         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.467 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895      30.362         ntclkbufg_5      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.293      31.655                          
 clock uncertainty                                      -0.250      31.405                          

 Setup time                                             -1.761      29.644                          

 Data required time                                                 29.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.644                          
 Data arrival time                                                  20.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.655                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.562
  Launch Clock Delay      :  7.898
  Clock Pessimism Removal :  1.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.302      17.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.556 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.556         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.556 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.848         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.848 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.950      19.798         ntclkbufg_5      
 CLMA_242_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.221      20.019 f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.405      20.424         cmos2_mix/saturation_data_raw [4]
 CLMS_218_41/Y2                    td                    0.162      20.586 r       cmos2_mix/N50[4]/gateop_perm/Z
                                   net (fanout=6)        0.305      20.891         cmos2_mix/rx_RGB_DATA_B [7]
 CLMA_210_33/Y2                    td                    0.381      21.272 f       cmos2_mix/u_rgb_togrey/N22_m2_m2_a1_sum3/gateop_perm/Z
                                   net (fanout=2)        0.271      21.543         cmos2_mix/u_rgb_togrey/_N7534
 CLMA_210_41/COUT                  td                    0.391      21.934 r       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.934         cmos2_mix/u_rgb_togrey/_N16592
 CLMA_210_45/Y1                    td                    0.366      22.300 f       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.251      22.551         cmos2_mix/u_rgb_togrey/_N1532
 CLMA_210_40/C1                                                            f       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01

 Data arrival time                                                  22.551         Logic Levels: 4  
                                                                                   Logic: 1.521ns(55.249%), Route: 1.232ns(44.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312      27.984         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.184 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.184         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.184 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.467         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.467 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895      30.362         ntclkbufg_5      
 CLMA_210_40/CLK                                                           r       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         1.293      31.655                          
 clock uncertainty                                      -0.250      31.405                          

 Setup time                                             -0.190      31.215                          

 Data required time                                                 31.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.215                          
 Data arrival time                                                  22.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.664                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_o[0]/opit_0/CLK
Endpoint    : cmos2_mix/u_gamma/gamma_data_raw[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.213
  Launch Clock Delay      :  6.562
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312       4.184         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.384 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.384         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.384 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.667         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.667 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       6.562         ntclkbufg_5      
 CLMA_226_24/CLK                                                           r       cmos2_8_16bit/pdata_o[0]/opit_0/CLK

 CLMA_226_24/Q0                    tco                   0.182       6.744 r       cmos2_8_16bit/pdata_o[0]/opit_0/Q
                                   net (fanout=9)        0.280       7.024         pdata_2[0]       
 CLMA_230_37/M2                                                            r       cmos2_mix/u_gamma/gamma_data_raw[0]/opit_0/D

 Data arrival time                                                   7.024         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.394%), Route: 0.280ns(60.606%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.686       4.714         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.982 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.982         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.982 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.288         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.288 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       7.213         ntclkbufg_5      
 CLMA_230_37/CLK                                                           r       cmos2_mix/u_gamma/gamma_data_raw[0]/opit_0/CLK
 clock pessimism                                        -0.632       6.581                          
 clock uncertainty                                       0.200       6.781                          

 Hold time                                              -0.011       6.770                          

 Data required time                                                  6.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.770                          
 Data arrival time                                                   7.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[11]/opit_0_AQ_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.213
  Launch Clock Delay      :  6.562
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312       4.184         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.384 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.384         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.384 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.667         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.667 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       6.562         ntclkbufg_5      
 CLMA_126_144/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[11]/opit_0_AQ_perm/CLK

 CLMA_126_144/Q2                   tco                   0.183       6.745 r       fram_buf/wr_buf/wr_cell3/x_cnt[11]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.197       6.942         fram_buf/wr_buf/wr_cell3/x_cnt [11]
 CLMS_122_141/A1                                                           r       fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.942         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.158%), Route: 0.197ns(51.842%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.686       4.714         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.982 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.982         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.982 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.288         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.288 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       7.213         ntclkbufg_5      
 CLMS_122_141/CLK                                                          r       fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.632       6.581                          
 clock uncertainty                                       0.200       6.781                          

 Hold time                                              -0.093       6.688                          

 Data required time                                                  6.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.688                          
 Data arrival time                                                   6.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4/opit_0/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.213
  Launch Clock Delay      :  6.562
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312       4.184         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.384 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.384         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.384 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.667         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.667 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       6.562         ntclkbufg_5      
 CLMA_198_40/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4/opit_0/CLK

 CLMA_198_40/Q3                    tco                   0.182       6.744 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4/opit_0/Q
                                   net (fanout=1)        0.199       6.943         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4
 CLMA_202_44/A1                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.943         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.686       4.714         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.982 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.982         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.982 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.288         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.288 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       7.213         ntclkbufg_5      
 CLMA_202_44/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/po_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.632       6.581                          
 clock uncertainty                                       0.200       6.781                          

 Hold time                                              -0.093       6.688                          

 Data required time                                                  6.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.688                          
 Data arrival time                                                   6.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[0]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=2)        1.355       6.340         fram_buf/rd_buf/rd_cell2/rd_data_raw [28]
 CLMS_114_333/Y1                   td                    0.151       6.491 f       fram_buf/rd_buf/N31_5[12]/gateop_perm/Z
                                   net (fanout=1)        1.004       7.495         fram_buf/rd_buf/_N34184
 CLMA_190_324/A0                                                           f       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.495         Logic Levels: 1  
                                                                                   Logic: 1.931ns(45.012%), Route: 2.359ns(54.988%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 CLMA_190_324/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.154      15.689                          

 Data required time                                                 15.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.689                          
 Data arrival time                                                   7.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.194                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[1]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=2)        1.346       6.331         fram_buf/rd_buf/rd_cell2/rd_data_raw [29]
 CLMS_114_333/Y0                   td                    0.150       6.481 f       fram_buf/rd_buf/N31_5[13]/gateop_perm/Z
                                   net (fanout=1)        0.922       7.403         fram_buf/rd_buf/_N34185
 CLMA_190_324/C0                                                           f       fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.403         Logic Levels: 1  
                                                                                   Logic: 1.930ns(45.974%), Route: 2.268ns(54.026%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 CLMA_190_324/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.154      15.689                          

 Data required time                                                 15.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.689                          
 Data arrival time                                                   7.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.286                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[14]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[2]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        1.189       6.174         fram_buf/rd_buf/rd_cell2/rd_data_raw [30]
 CLMS_114_333/Y2                   td                    0.150       6.324 f       fram_buf/rd_buf/N31_5[14]/gateop_perm/Z
                                   net (fanout=1)        0.983       7.307         fram_buf/rd_buf/_N34186
 CLMA_190_324/B0                                                           f       fram_buf/rd_buf/genblk1.read_data[14]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.307         Logic Levels: 1  
                                                                                   Logic: 1.930ns(47.050%), Route: 2.172ns(52.950%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 CLMA_190_324/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[14]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.149      15.694                          

 Data required time                                                 15.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.694                          
 Data arrival time                                                   7.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.387                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_230_341/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_230_341/Q1                   tco                   0.184       3.180 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.233       3.413         fram_buf/rd_buf/u_osd_display/osd_ram_addr [9]
 DRM_234_336/ADA0[9]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.125%), Route: 0.233ns(55.875%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_234_336/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA_CAS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_230_345/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMA_230_345/Q1                   tco                   0.184       3.180 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.204       3.384         fram_buf/rd_buf/u_osd_display/osd_ram_addr [13]
 DRM_234_336/ADA_CAS                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA_CAS

 Data arrival time                                                   3.384         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_234_336/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.069       3.084                          

 Data required time                                                  3.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.084                          
 Data arrival time                                                   3.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[12]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_230_345/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMA_230_345/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.199       3.377         fram_buf/rd_buf/u_osd_display/osd_ram_addr [12]
 DRM_234_336/ADB0[12]                                                      r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[12]

 Data arrival time                                                   3.377         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_234_336/CLKB[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.061       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMA_270_240/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_240/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.355       3.667         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_237/Y1                   td                    0.244       3.911 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=2)        0.256       4.167         ms72xx_ctl/ms7200_ctl/_N88270
 CLMS_266_237/Y0                   td                    0.150       4.317 f       ms72xx_ctl/ms7200_ctl/N1341_2/gateop_perm/Z
                                   net (fanout=6)        0.346       4.663         ms72xx_ctl/ms7200_ctl/_N88363
 CLMS_266_241/Y0                   td                    0.150       4.813 f       ms72xx_ctl/ms7200_ctl/N1877/gateop_perm/Z
                                   net (fanout=5)        0.271       5.084         ms72xx_ctl/ms7200_ctl/N1321
 CLMS_266_233/Y3                   td                    0.358       5.442 f       ms72xx_ctl/ms7200_ctl/N1844_7_or[1]_4/gateop_perm/Z
                                   net (fanout=5)        0.174       5.616         ms72xx_ctl/ms7200_ctl/_N88403
 CLMA_270_232/Y1                   td                    0.355       5.971 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.077       6.048         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_270_232/Y3                   td                    0.243       6.291 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.259       6.550         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_274_228/B1                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.550         Logic Levels: 6  
                                                                                   Logic: 1.723ns(49.783%), Route: 1.738ns(50.217%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMA_274_228/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.170     102.750                          

 Data required time                                                102.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.750                          
 Data arrival time                                                   6.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.200                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMA_270_240/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_240/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.355       3.667         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_237/Y1                   td                    0.244       3.911 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=2)        0.258       4.169         ms72xx_ctl/ms7200_ctl/_N88270
 CLMS_266_237/Y1                   td                    0.162       4.331 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.391       4.722         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_229/Y1                   td                    0.224       4.946 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.265       5.211         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_233/Y3                   td                    0.151       5.362 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.372       5.734         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_232/Y1                   td                    0.244       5.978 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.067       6.045         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_232/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.045         Logic Levels: 5  
                                                                                   Logic: 1.248ns(42.219%), Route: 1.708ns(57.781%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMA_274_232/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.399                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMA_270_240/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_270_240/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.355       3.667         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_237/Y1                   td                    0.244       3.911 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop_perm/Z
                                   net (fanout=2)        0.258       4.169         ms72xx_ctl/ms7200_ctl/_N88270
 CLMS_266_237/Y1                   td                    0.162       4.331 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.391       4.722         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_229/Y1                   td                    0.224       4.946 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.265       5.211         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_233/Y3                   td                    0.151       5.362 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.372       5.734         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_232/Y1                   td                    0.244       5.978 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.067       6.045         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_232/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.045         Logic Levels: 5  
                                                                                   Logic: 1.248ns(42.219%), Route: 1.708ns(57.781%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMA_274_232/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.399                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/busy_1d/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/state_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.005       2.992         ntclkbufg_4      
 CLMA_274_268/CLK                                                          r       ms72xx_ctl/ms7210_ctl/busy_1d/opit_0/CLK

 CLMA_274_268/Q1                   tco                   0.180       3.172 f       ms72xx_ctl/ms7210_ctl/busy_1d/opit_0/Q
                                   net (fanout=10)       0.063       3.235         ms72xx_ctl/ms7210_ctl/busy_1d
 CLMS_274_269/C4                                                           f       ms72xx_ctl/ms7210_ctl/state_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.235         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.037       3.201         ntclkbufg_4      
 CLMS_274_269/CLK                                                          r       ms72xx_ctl/ms7210_ctl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194       3.007                          
 clock uncertainty                                       0.000       3.007                          

 Hold time                                              -0.028       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   3.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/state_reg[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_4      
 CLMA_274_244/CLK                                                          r       ms72xx_ctl/ms7200_ctl/state_reg[0]/opit_0_L5Q_perm/CLK

 CLMA_274_244/Q0                   tco                   0.179       3.061 f       ms72xx_ctl/ms7200_ctl/state_reg[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.066       3.127         ms72xx_ctl/ms7200_ctl/state [0]
 CLMS_274_245/B4                                                           f       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMS_274_245/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                              -0.029       2.868                          

 Data required time                                                  2.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.868                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[10]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.005       2.992         ntclkbufg_4      
 CLMA_274_264/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_274_264/Q1                   tco                   0.184       3.176 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.201       3.377         ms72xx_ctl/ms7210_ctl/cmd_index [5]
 DRM_278_252/ADB1[10]                                                      r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[10]

 Data arrival time                                                   3.377         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.037       3.201         ntclkbufg_4      
 DRM_278_252/CLKB[1]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                               0.107       3.118                          

 Data required time                                                  3.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.118                          
 Data arrival time                                                   3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_262_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_262_16/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.490         coms1_reg_config/clock_20k_cnt [3]
 CLMA_262_12/Y0                    td                    0.378       3.868 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.035         coms1_reg_config/_N1849
 CLMS_262_17/Y0                    td                    0.226       4.261 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.389       4.650         coms1_reg_config/N8
                                   td                    0.365       5.015 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.015         coms1_reg_config/_N14719
 CLMA_262_16/COUT                  td                    0.044       5.059 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.059         coms1_reg_config/_N14721
                                   td                    0.044       5.103 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.103         coms1_reg_config/_N14723
 CLMA_262_20/COUT                  td                    0.044       5.147 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.147         coms1_reg_config/_N14725
 CLMA_262_24/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.147         Logic Levels: 4  
                                                                                   Logic: 1.324ns(64.648%), Route: 0.724ns(35.352%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N46             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.655                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_262_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_262_16/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.490         coms1_reg_config/clock_20k_cnt [3]
 CLMA_262_12/Y0                    td                    0.378       3.868 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.035         coms1_reg_config/_N1849
 CLMS_262_17/Y0                    td                    0.226       4.261 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.389       4.650         coms1_reg_config/N8
                                   td                    0.365       5.015 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.015         coms1_reg_config/_N14719
 CLMA_262_16/COUT                  td                    0.044       5.059 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.059         coms1_reg_config/_N14721
                                   td                    0.044       5.103 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.103         coms1_reg_config/_N14723
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.103         Logic Levels: 3  
                                                                                   Logic: 1.280ns(63.872%), Route: 0.724ns(36.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N46             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.703                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_262_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_262_16/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.490         coms1_reg_config/clock_20k_cnt [3]
 CLMA_262_12/Y0                    td                    0.378       3.868 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.035         coms1_reg_config/_N1849
 CLMS_262_17/Y0                    td                    0.226       4.261 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.389       4.650         coms1_reg_config/N8
                                   td                    0.365       5.015 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.015         coms1_reg_config/_N14719
 CLMA_262_16/COUT                  td                    0.044       5.059 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.059         coms1_reg_config/_N14721
 CLMA_262_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.059         Logic Levels: 3  
                                                                                   Logic: 1.236ns(63.061%), Route: 0.724ns(36.939%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N46             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.743                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_24/Q3                    tco                   0.178       3.070 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.129         coms1_reg_config/clock_20k_cnt [0]
 CLMA_262_24/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.028       2.864                          

 Data required time                                                  2.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.864                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_262_20/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMA_262_20/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_262_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_262_24/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [9]
 CLMA_262_24/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_262_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_142_44/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_44/QB0[2]                 tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        0.708       6.508         hdmi_in/u_image_scaler/ram0_rd_data [2]
                                   td                    0.368       6.876 f       hdmi_in/u_image_scaler/N1281_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.876         hdmi_in/u_image_scaler/_N15249
 CLMA_110_20/COUT                  td                    0.044       6.920 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.920         hdmi_in/u_image_scaler/_N15251
                                   td                    0.044       6.964 r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.964         hdmi_in/u_image_scaler/_N15253
                                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.964         Logic Levels: 1  
                                                                                   Logic: 2.236ns(75.951%), Route: 0.708ns(24.049%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 CLMA_110_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.128      10.357                          

 Data required time                                                 10.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.357                          
 Data arrival time                                                   6.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.393                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_142_44/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_44/QB0[2]                 tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        0.708       6.508         hdmi_in/u_image_scaler/ram0_rd_data [2]
                                   td                    0.368       6.876 f       hdmi_in/u_image_scaler/N1281_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.876         hdmi_in/u_image_scaler/_N15249
 CLMA_110_20/COUT                  td                    0.044       6.920 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.920         hdmi_in/u_image_scaler/_N15251
 CLMA_110_24/CIN                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.920         Logic Levels: 1  
                                                                                   Logic: 2.192ns(75.586%), Route: 0.708ns(24.414%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 CLMA_110_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.132      10.353                          

 Data required time                                                 10.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.353                          
 Data arrival time                                                   6.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.433                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_142_68/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_68/QB0[4]                 tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        0.682       6.482         hdmi_in/u_image_scaler/ram0_rd_data [12]
 CLMA_138_25/COUT                  td                    0.391       6.873 r       hdmi_in/u_image_scaler/pix[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.873         hdmi_in/u_image_scaler/_N15242
                                   td                    0.044       6.917 r       hdmi_in/u_image_scaler/pix[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.917         hdmi_in/u_image_scaler/_N15244
                                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.917         Logic Levels: 1  
                                                                                   Logic: 2.215ns(76.458%), Route: 0.682ns(23.542%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 CLMA_138_29/CLK                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.128      10.357                          

 Data required time                                                 10.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.357                          
 Data arrival time                                                   6.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.440                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMA_90_132/CLK                                                           r       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK

 CLMA_90_132/Q0                    tco                   0.179       3.903 f       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       3.962         fram_buf/wr_buf/wr_cell2/x_cnt [9]
 CLMA_90_133/A0                                                            f       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.962         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMA_90_133/CLK                                                           r       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.078       3.861                          

 Data required time                                                  3.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.861                          
 Data arrival time                                                   3.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  3.740
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.911       3.740         ntclkbufg_3      
 CLMA_58_84/CLK                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/CLK

 CLMA_58_84/Q0                     tco                   0.182       3.922 r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[19]/opit_0/Q
                                   net (fanout=1)        0.245       4.167         fram_buf/wr_buf/wr_cell2/write_data [19]
 DRM_54_68/DA0[1]                                                          r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   4.167         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.623%), Route: 0.245ns(57.377%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.944       4.039         ntclkbufg_3      
 DRM_54_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.762                          
 clock uncertainty                                       0.200       3.962                          

 Hold time                                               0.102       4.064                          

 Data required time                                                  4.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.064                          
 Data arrival time                                                   4.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0_wr_addr[1]/opit_0/CLK
Endpoint    : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.067
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMA_94_36/CLK                                                            r       hdmi_in/u_image_scaler/ram0_wr_addr[1]/opit_0/CLK

 CLMA_94_36/Y2                     tco                   0.228       3.952 f       hdmi_in/u_image_scaler/ram0_wr_addr[1]/opit_0/Q
                                   net (fanout=3)        0.266       4.218         hdmi_in/u_image_scaler/ram0_wr_addr [1]
 DRM_82_24/ADA0[4]                                                         f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   4.218         Logic Levels: 0  
                                                                                   Logic: 0.228ns(46.154%), Route: 0.266ns(53.846%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.972       4.067         ntclkbufg_3      
 DRM_82_24/CLKA[0]                                                         r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.277       3.790                          
 clock uncertainty                                       0.200       3.990                          

 Hold time                                               0.124       4.114                          

 Data required time                                                  4.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.114                          
 Data arrival time                                                   4.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/CLK

 CLMA_270_252/Q1                   tco                   0.223       7.069 f       ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.408       7.477         ethernet_test/eth_udp_test/wait_cnt [6]
 CLMA_266_276/Y0                   td                    0.378       7.855 f       ethernet_test/eth_udp_test/N172_16/gateop_perm/Z
                                   net (fanout=1)        0.264       8.119         ethernet_test/eth_udp_test/_N100076
 CLMA_266_268/Y2                   td                    0.381       8.500 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.303       8.803         ethernet_test/eth_udp_test/N710 [5]
 CLMS_254_265/Y2                   td                    0.381       9.184 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.281       9.465         ethernet_test/eth_udp_test/_N34061
                                   td                    0.368       9.833 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.833         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_262_264/COUT                 td                    0.044       9.877 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.877         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_262_268/Y0                   td                    0.206      10.083 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.254      10.337         ethernet_test/eth_udp_test/N94
 CLMA_266_272/Y0                   td                    0.150      10.487 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.474      10.961         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_270_248/RSCO                 td                    0.113      11.074 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.074         ntR175           
 CLMA_270_252/RSCO                 td                    0.113      11.187 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.187         ntR174           
 CLMA_270_256/RSCO                 td                    0.113      11.300 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.300         ntR173           
 CLMA_270_260/RSCO                 td                    0.113      11.413 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.413         ntR172           
 CLMA_270_264/RSCO                 td                    0.113      11.526 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.526         ntR171           
 CLMA_270_268/RSCO                 td                    0.113      11.639 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.639         ntR170           
 CLMA_270_272/RSCO                 td                    0.113      11.752 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.752         ntR169           
 CLMA_270_276/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  11.752         Logic Levels: 13 
                                                                                   Logic: 2.922ns(59.560%), Route: 1.984ns(40.440%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_270_276/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  11.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.760                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/CLK

 CLMA_270_252/Q1                   tco                   0.223       7.069 f       ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.408       7.477         ethernet_test/eth_udp_test/wait_cnt [6]
 CLMA_266_276/Y0                   td                    0.378       7.855 f       ethernet_test/eth_udp_test/N172_16/gateop_perm/Z
                                   net (fanout=1)        0.264       8.119         ethernet_test/eth_udp_test/_N100076
 CLMA_266_268/Y2                   td                    0.381       8.500 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.303       8.803         ethernet_test/eth_udp_test/N710 [5]
 CLMS_254_265/Y2                   td                    0.381       9.184 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.281       9.465         ethernet_test/eth_udp_test/_N34061
                                   td                    0.368       9.833 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.833         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_262_264/COUT                 td                    0.044       9.877 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.877         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_262_268/Y0                   td                    0.206      10.083 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.254      10.337         ethernet_test/eth_udp_test/N94
 CLMA_266_272/Y0                   td                    0.150      10.487 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.474      10.961         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_270_248/RSCO                 td                    0.113      11.074 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.074         ntR175           
 CLMA_270_252/RSCO                 td                    0.113      11.187 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.187         ntR174           
 CLMA_270_256/RSCO                 td                    0.113      11.300 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.300         ntR173           
 CLMA_270_260/RSCO                 td                    0.113      11.413 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.413         ntR172           
 CLMA_270_264/RSCO                 td                    0.113      11.526 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.526         ntR171           
 CLMA_270_268/RSCO                 td                    0.113      11.639 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.639         ntR170           
 CLMA_270_272/RSCO                 td                    0.113      11.752 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.752         ntR169           
 CLMA_270_276/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  11.752         Logic Levels: 13 
                                                                                   Logic: 2.922ns(59.560%), Route: 1.984ns(40.440%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_270_276/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  11.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.760                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_270_252/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/CLK

 CLMA_270_252/Q1                   tco                   0.223       7.069 f       ethernet_test/eth_udp_test/wait_cnt[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.408       7.477         ethernet_test/eth_udp_test/wait_cnt [6]
 CLMA_266_276/Y0                   td                    0.378       7.855 f       ethernet_test/eth_udp_test/N172_16/gateop_perm/Z
                                   net (fanout=1)        0.264       8.119         ethernet_test/eth_udp_test/_N100076
 CLMA_266_268/Y2                   td                    0.381       8.500 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.303       8.803         ethernet_test/eth_udp_test/N710 [5]
 CLMS_254_265/Y2                   td                    0.381       9.184 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.281       9.465         ethernet_test/eth_udp_test/_N34061
                                   td                    0.368       9.833 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.833         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_262_264/COUT                 td                    0.044       9.877 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.877         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_262_268/Y0                   td                    0.206      10.083 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.254      10.337         ethernet_test/eth_udp_test/N94
 CLMA_266_272/Y0                   td                    0.150      10.487 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.474      10.961         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_270_248/RSCO                 td                    0.113      11.074 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.074         ntR175           
 CLMA_270_252/RSCO                 td                    0.113      11.187 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.187         ntR174           
 CLMA_270_256/RSCO                 td                    0.113      11.300 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.300         ntR173           
 CLMA_270_260/RSCO                 td                    0.113      11.413 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.413         ntR172           
 CLMA_270_264/RSCO                 td                    0.113      11.526 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.526         ntR171           
 CLMA_270_268/RSCO                 td                    0.113      11.639 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.639         ntR170           
 CLMA_270_272/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  11.639         Logic Levels: 12 
                                                                                   Logic: 2.809ns(58.606%), Route: 1.984ns(41.394%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_270_272/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  11.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.873                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[13]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[13]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_210_284/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[13]/opit_0_inv/CLK

 CLMA_210_284/Q0                   tco                   0.179       5.939 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[13]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.998         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [13]
 CLMA_210_285/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.998         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_210_285/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf[2]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_tmp[3]/opit_0_A2Q21/I04
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895       5.650         ethernet_test/rgmii_clk
 CLMA_210_217/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf[2]/opit_0_inv/CLK

 CLMA_210_217/Q1                   tco                   0.180       5.830 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf[2]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.889         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_buf [2]
 CLMA_210_216/C4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_tmp[3]/opit_0_A2Q21/I04

 Data arrival time                                                   5.889         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_210_216/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_tmp[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.028       5.637                          

 Data required time                                                  5.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.637                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[1]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[1]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_210_280/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[1]/opit_0_inv/CLK

 CLMA_210_280/Q2                   tco                   0.180       5.940 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[1]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.999         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [1]
 CLMA_210_281/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.999         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_210_281/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   5.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMS_310_89/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_310_89/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.755       4.181         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_129/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.181         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.643%), Route: 0.755ns(77.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918      28.275         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.288      27.860                          

 Data required time                                                 27.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.860                          
 Data arrival time                                                   4.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMS_310_89/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_310_89/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.755       4.181         u_CORES/u_jtag_hub/data_ctrl
 CLMS_294_129/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.181         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.643%), Route: 0.755ns(77.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918      28.275         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.265      27.883                          

 Data required time                                                 27.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.883                          
 Data arrival time                                                   4.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMS_310_89/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_310_89/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.829       4.255         u_CORES/u_jtag_hub/data_ctrl
 CLMA_298_128/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.255         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.048%), Route: 0.829ns(78.952%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918      28.275         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.171      27.977                          

 Data required time                                                 27.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.977                          
 Data arrival time                                                   4.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.070 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895       2.965         ntclkbufg_2      
 CLMA_254_156/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_156/Q1                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [148]
 CLMS_254_157/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMS_254_157/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.028       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[257]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[256]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.070 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895       2.965         ntclkbufg_2      
 CLMA_242_108/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[257]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_108/Q1                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[257]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [257]
 CLMS_242_109/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[256]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMS_242_109/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[256]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.028       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[266]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[265]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.070 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895       2.965         ntclkbufg_2      
 CLMA_230_105/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[266]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_105/Q1                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[266]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [266]
 CLMA_230_104/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[265]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMA_230_104/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[265]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.028       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.277      26.277         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_128/Q3                   tco                   0.220      26.497 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.547      27.044         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_270_141/Y1                   td                    0.359      27.403 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.173      27.576         u_CORES/u_debug_core_0/_N4877
 CLMS_270_145/Y3                   td                    0.360      27.936 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.078      28.014         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_270_144/Y3                   td                    0.151      28.165 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N673/gateop_perm/Z
                                   net (fanout=2)        0.555      28.720         u_CORES/u_debug_core_0/u_rd_addr_gen/N673
 CLMA_270_152/Y3                   td                    0.151      28.871 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_5/gateop_perm/Z
                                   net (fanout=1)        0.360      29.231         u_CORES/u_debug_core_0/u_rd_addr_gen/_N109
 CLMA_266_144/Y1                   td                    0.162      29.393 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.152      29.545         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_266_145/Y1                   td                    0.162      29.707 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.242      29.949         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2241
 CLMA_266_148/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.949         Logic Levels: 6  
                                                                                   Logic: 1.565ns(42.620%), Route: 2.107ns(57.380%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.070 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895      52.965         ntclkbufg_2      
 CLMA_266_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.092      52.823                          

 Data required time                                                 52.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.823                          
 Data arrival time                                                  29.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.277      26.277         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_128/Q3                   tco                   0.220      26.497 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.547      27.044         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_270_141/Y1                   td                    0.359      27.403 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.173      27.576         u_CORES/u_debug_core_0/_N4877
 CLMS_270_145/Y3                   td                    0.360      27.936 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.160      28.096         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_270_144/Y1                   td                    0.162      28.258 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.163      28.421         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMS_270_141/Y3                   td                    0.360      28.781 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.360      29.141         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMA_266_144/Y1                   td                    0.244      29.385 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.265      29.650         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMA_266_148/C2                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  29.650         Logic Levels: 5  
                                                                                   Logic: 1.705ns(50.548%), Route: 1.668ns(49.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.070 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895      52.965         ntclkbufg_2      
 CLMA_266_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.305      52.610                          

 Data required time                                                 52.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.610                          
 Data arrival time                                                  29.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.277      26.277         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_128/Q3                   tco                   0.220      26.497 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.547      27.044         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_270_141/Y1                   td                    0.359      27.403 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.173      27.576         u_CORES/u_debug_core_0/_N4877
 CLMS_270_145/Y3                   td                    0.360      27.936 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.160      28.096         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_270_144/Y1                   td                    0.162      28.258 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.163      28.421         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMS_270_141/Y3                   td                    0.360      28.781 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.360      29.141         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMA_266_144/Y1                   td                    0.244      29.385 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.358      29.743         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMA_274_148/C1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.743         Logic Levels: 5  
                                                                                   Logic: 1.705ns(49.192%), Route: 1.761ns(50.808%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.070 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895      52.965         ntclkbufg_2      
 CLMA_274_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.190      52.725                          

 Data required time                                                 52.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.725                          
 Data arrival time                                                  29.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.107
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.107      26.107         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_294_128/Q2                   tco                   0.183      26.290 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.142      26.432         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_290_128/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.432         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMA_290_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.011       3.244                          

 Data required time                                                  3.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.244                          
 Data arrival time                                                  26.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.107
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.107      26.107         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_294_128/Q3                   tco                   0.182      26.289 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.145      26.434         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_290_128/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  26.434         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.657%), Route: 0.145ns(44.343%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMA_290_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.011       3.244                          

 Data required time                                                  3.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.244                          
 Data arrival time                                                  26.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.107
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.107      26.107         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_294_128/Q1                   tco                   0.184      26.291 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.207      26.498         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_294_132/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.498         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.059%), Route: 0.207ns(52.941%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.205         ntclkbufg_2      
 CLMA_294_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                               0.034       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                  26.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.107
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.544 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.950      78.494         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_129/Q1                   tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.071      78.788         u_CORES/conf_sel [0]
 CLMA_294_128/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.788         Logic Levels: 0  
                                                                                   Logic: 0.223ns(75.850%), Route: 0.071ns(24.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.107     126.107         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.107                          
 clock uncertainty                                      -0.050     126.057                          

 Setup time                                             -0.476     125.581                          

 Data required time                                                125.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.581                          
 Data arrival time                                                  78.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.107
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.544 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.950      78.494         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_129/Q1                   tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.071      78.788         u_CORES/conf_sel [0]
 CLMA_294_128/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.788         Logic Levels: 0  
                                                                                   Logic: 0.223ns(75.850%), Route: 0.071ns(24.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.107     126.107         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.107                          
 clock uncertainty                                      -0.050     126.057                          

 Setup time                                             -0.476     125.581                          

 Data required time                                                125.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.581                          
 Data arrival time                                                  78.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.107
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.544 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.950      78.494         ntclkbufg_2      
 CLMS_294_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_129/Q1                   tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.071      78.788         u_CORES/conf_sel [0]
 CLMA_294_128/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.788         Logic Levels: 0  
                                                                                   Logic: 0.223ns(75.850%), Route: 0.071ns(24.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.107     126.107         u_CORES/capt_o   
 CLMA_294_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.107                          
 clock uncertainty                                      -0.050     126.057                          

 Setup time                                             -0.476     125.581                          

 Data required time                                                125.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.581                          
 Data arrival time                                                  78.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.323
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918     128.275         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q2                   tco                   0.180     128.455 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.171     128.626         u_CORES/id_o [3] 
 CLMS_290_129/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.626         Logic Levels: 0  
                                                                                   Logic: 0.180ns(51.282%), Route: 0.171ns(48.718%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.323     126.323         u_CORES/capt_o   
 CLMS_290_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.323                          
 clock uncertainty                                       0.050     126.373                          

 Hold time                                              -0.020     126.353                          

 Data required time                                                126.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.353                          
 Data arrival time                                                 128.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.323
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918     128.275         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q0                   tco                   0.179     128.454 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236     128.690         u_CORES/id_o [1] 
 CLMS_290_129/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.690         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.133%), Route: 0.236ns(56.867%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.323     126.323         u_CORES/capt_o   
 CLMS_290_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.323                          
 clock uncertainty                                       0.050     126.373                          

 Hold time                                               0.040     126.413                          

 Data required time                                                126.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.413                          
 Data arrival time                                                 128.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.323
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918     128.275         ntclkbufg_2      
 CLMA_298_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_128/Q1                   tco                   0.180     128.455 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235     128.690         u_CORES/id_o [2] 
 CLMS_290_129/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.690         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.373%), Route: 0.235ns(56.627%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.323     126.323         u_CORES/capt_o   
 CLMS_290_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.323                          
 clock uncertainty                                       0.050     126.373                          

 Hold time                                               0.040     126.413                          

 Data required time                                                126.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.413                          
 Data arrival time                                                 128.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_222_181/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_181/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=746)      2.106       5.696         u_DDR3_50H/ddr_rstn
 CLMA_14_184/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.696         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.575%), Route: 2.106ns(90.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_14_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_222_181/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_181/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=746)      2.001       5.591         u_DDR3_50H/ddr_rstn
 CLMS_62_237/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.591         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.027%), Route: 2.001ns(89.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_62_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_222_181/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_222_181/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=746)      2.001       5.591         u_DDR3_50H/ddr_rstn
 CLMS_62_237/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.591         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.027%), Route: 2.001ns(89.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_62_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_62_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_62_216/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.204       3.553         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_212/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   3.553         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_62_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_62_216/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.204       3.553         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_212/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.553         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_62_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_62_216/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.204       3.553         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_212/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.553         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      1.393       8.350         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.105       8.455 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.455         ntR1312          
 CLMS_22_157/RSCO                  td                    0.105       8.560 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.560         ntR1311          
 CLMS_22_161/RSCO                  td                    0.105       8.665 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.665         ntR1310          
 CLMS_22_165/RSCO                  td                    0.105       8.770 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.770         ntR1309          
 CLMS_22_169/RSCO                  td                    0.105       8.875 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.875         ntR1308          
 CLMS_22_173/RSCO                  td                    0.105       8.980 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.980         ntR1307          
 CLMS_22_177/RSCO                  td                    0.105       9.085 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.085         ntR1306          
 CLMS_22_181/RSCO                  td                    0.105       9.190 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.190         ntR1305          
 CLMS_22_185/RSCO                  td                    0.105       9.295 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.295         ntR1304          
 CLMS_22_193/RSCO                  td                    0.105       9.400 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.400         ntR1303          
 CLMS_22_197/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.400         Logic Levels: 10 
                                                                                   Logic: 1.271ns(47.710%), Route: 1.393ns(52.290%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_22_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.967                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      1.393       8.350         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.105       8.455 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.455         ntR1312          
 CLMS_22_157/RSCO                  td                    0.105       8.560 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.560         ntR1311          
 CLMS_22_161/RSCO                  td                    0.105       8.665 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.665         ntR1310          
 CLMS_22_165/RSCO                  td                    0.105       8.770 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.770         ntR1309          
 CLMS_22_169/RSCO                  td                    0.105       8.875 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.875         ntR1308          
 CLMS_22_173/RSCO                  td                    0.105       8.980 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.980         ntR1307          
 CLMS_22_177/RSCO                  td                    0.105       9.085 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.085         ntR1306          
 CLMS_22_181/RSCO                  td                    0.105       9.190 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.190         ntR1305          
 CLMS_22_185/RSCO                  td                    0.105       9.295 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.295         ntR1304          
 CLMS_22_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.295         Logic Levels: 9  
                                                                                   Logic: 1.166ns(45.565%), Route: 1.393ns(54.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      1.393       8.350         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_153/RSCO                  td                    0.105       8.455 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.455         ntR1312          
 CLMS_22_157/RSCO                  td                    0.105       8.560 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.560         ntR1311          
 CLMS_22_161/RSCO                  td                    0.105       8.665 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.665         ntR1310          
 CLMS_22_165/RSCO                  td                    0.105       8.770 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.770         ntR1309          
 CLMS_22_169/RSCO                  td                    0.105       8.875 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.875         ntR1308          
 CLMS_22_173/RSCO                  td                    0.105       8.980 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.980         ntR1307          
 CLMS_22_177/RSCO                  td                    0.105       9.085 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.085         ntR1306          
 CLMS_22_181/RSCO                  td                    0.105       9.190 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.190         ntR1305          
 CLMS_22_185/RSCO                  td                    0.105       9.295 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.295         ntR1304          
 CLMS_22_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.295         Logic Levels: 9  
                                                                                   Logic: 1.166ns(45.565%), Route: 1.393ns(54.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      0.147       6.713         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.713         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.908%), Route: 0.147ns(45.092%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_62_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                           -0.181       6.421                          

 Data required time                                                  6.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.421                          
 Data arrival time                                                   6.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      0.147       6.713         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/RS

 Data arrival time                                                   6.713         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.908%), Route: 0.147ns(45.092%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_62_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                           -0.181       6.421                          

 Data required time                                                  6.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.421                          
 Data arrival time                                                   6.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_62_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_221/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=937)      0.147       6.713         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_220/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS

 Data arrival time                                                   6.713         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.908%), Route: 0.147ns(45.092%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_62_220/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                           -0.181       6.421                          

 Data required time                                                  6.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.421                          
 Data arrival time                                                   6.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/o_de/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N44             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_254_100/Q3                   tco                   0.246      15.916 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.242      16.158         cmos1_mix/saturation_vs
 CLMA_254_104/Y3                   td                    0.151      16.309 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.142      17.451         cmos1_mix/median_filter_rst
 CLMA_190_152/RS                                                           f       cmos1_mix/u_sobel/o_de/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.451         Logic Levels: 1  
                                                                                   Logic: 0.397ns(22.291%), Route: 1.384ns(77.709%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N44             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 CLMA_190_152/CLK                                                          r       cmos1_mix/u_sobel/o_de/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  17.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.338                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/N16/gopapm/RST_M
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N44             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_254_100/Q3                   tco                   0.246      15.916 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.242      16.158         cmos1_mix/saturation_vs
 CLMA_254_104/Y3                   td                    0.151      16.309 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       0.659      16.968         cmos1_mix/median_filter_rst
 APM_206_104/RST_M                                                         f       cmos1_mix/u_rgb_togrey/N16/gopapm/RST_M

 Data arrival time                                                  16.968         Logic Levels: 1  
                                                                                   Logic: 0.397ns(30.586%), Route: 0.901ns(69.414%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N44             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 APM_206_104/CLK                                                           r       cmos1_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         0.298      27.527                          
 clock uncertainty                                      -0.250      27.277                          

 Recovery time                                          -0.935      26.342                          

 Data required time                                                 26.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.342                          
 Data arrival time                                                  16.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.374                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N44             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_254_100/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_254_100/Q3                   tco                   0.246      15.916 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.242      16.158         cmos1_mix/saturation_vs
 CLMA_254_104/Y3                   td                    0.151      16.309 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.090      17.399         cmos1_mix/median_filter_rst
 CLMA_198_128/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  17.399         Logic Levels: 1  
                                                                                   Logic: 0.397ns(22.961%), Route: 1.332ns(77.039%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N44             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 CLMA_198_128/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  17.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N44             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_274_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_274_152/Q3                   tco                   0.178       3.607 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=769)      0.244       3.851         u_CORES/u_debug_core_0/resetn
 CLMA_274_160/RSCO                 td                    0.085       3.936 r       u_CORES/u_debug_core_0/TRIG1_ff[0][65]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.936         ntR984           
 CLMA_274_164/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.936         Logic Levels: 1  
                                                                                   Logic: 0.263ns(51.874%), Route: 0.244ns(48.126%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N44             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMA_274_164/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Removal time                                            0.000       3.644                          

 Data required time                                                  3.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.644                          
 Data arrival time                                                   3.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N44             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_274_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_274_152/Q3                   tco                   0.178       3.607 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=769)      0.244       3.851         u_CORES/u_debug_core_0/resetn
 CLMA_274_160/RSCO                 td                    0.085       3.936 r       u_CORES/u_debug_core_0/TRIG1_ff[0][65]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.936         ntR984           
 CLMA_274_164/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.936         Logic Levels: 1  
                                                                                   Logic: 0.263ns(51.874%), Route: 0.244ns(48.126%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N44             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMA_274_164/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Removal time                                            0.000       3.644                          

 Data required time                                                  3.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.644                          
 Data arrival time                                                   3.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N44             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_274_152/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_274_152/Q3                   tco                   0.182       3.611 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=769)      0.240       3.851         u_CORES/u_debug_core_0/resetn
 CLMS_282_153/RSCO                 td                    0.092       3.943 f       u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.943         ntR907           
 CLMS_282_157/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.943         Logic Levels: 1  
                                                                                   Logic: 0.274ns(53.307%), Route: 0.240ns(46.693%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N44             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_282_157/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                            0.000       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/o_de/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.562
  Launch Clock Delay      :  7.898
  Clock Pessimism Removal :  1.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.302      17.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.556 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.556         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.556 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.848         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.848 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.950      19.798         ntclkbufg_5      
 CLMA_194_45/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_194_45/Q0                    tco                   0.245      20.043 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.233      20.276         cmos2_mix/saturation_vs
 CLMA_194_49/Y0                    td                    0.150      20.426 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       0.998      21.424         cmos2_mix/median_filter_rst
 CLMA_146_84/RS                                                            f       cmos2_mix/u_sobel/o_de/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.424         Logic Levels: 1  
                                                                                   Logic: 0.395ns(24.293%), Route: 1.231ns(75.707%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312      27.984         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.184 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.184         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.184 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.467         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.467 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895      30.362         ntclkbufg_5      
 CLMA_146_84/CLK                                                           r       cmos2_mix/u_sobel/o_de/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.281      31.643                          
 clock uncertainty                                      -0.250      31.393                          

 Recovery time                                          -0.476      30.917                          

 Data required time                                                 30.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.917                          
 Data arrival time                                                  21.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.493                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.562
  Launch Clock Delay      :  7.898
  Clock Pessimism Removal :  1.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.302      17.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.556 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.556         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.556 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.848         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.848 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.950      19.798         ntclkbufg_5      
 CLMA_194_45/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_194_45/Q0                    tco                   0.245      20.043 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.233      20.276         cmos2_mix/saturation_vs
 CLMA_194_49/Y0                    td                    0.150      20.426 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       0.487      20.913         cmos2_mix/median_filter_rst
 APM_206_28/RST_M                                                          f       cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M

 Data arrival time                                                  20.913         Logic Levels: 1  
                                                                                   Logic: 0.395ns(35.426%), Route: 0.720ns(64.574%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312      27.984         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.184 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.184         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.184 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.467         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.467 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895      30.362         ntclkbufg_5      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.293      31.655                          
 clock uncertainty                                      -0.250      31.405                          

 Recovery time                                          -0.935      30.470                          

 Data required time                                                 30.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.470                          
 Data arrival time                                                  20.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.557                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.562
  Launch Clock Delay      :  7.898
  Clock Pessimism Removal :  1.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.302      17.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.556 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.556         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.556 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.848         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.848 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.950      19.798         ntclkbufg_5      
 CLMA_194_45/CLK                                                           f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_194_45/Q0                    tco                   0.245      20.043 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.233      20.276         cmos2_mix/saturation_vs
 CLMA_194_49/Y0                    td                    0.150      20.426 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       0.890      21.316         cmos2_mix/median_filter_rst
 CLMA_150_80/RS                                                            f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/RS

 Data arrival time                                                  21.316         Logic Levels: 1  
                                                                                   Logic: 0.395ns(26.021%), Route: 1.123ns(73.979%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312      27.984         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.184 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.184         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.184 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.467         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.467 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895      30.362         ntclkbufg_5      
 CLMA_150_80/CLK                                                           r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                         1.281      31.643                          
 clock uncertainty                                      -0.250      31.393                          

 Recovery time                                          -0.476      30.917                          

 Data required time                                                 30.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.917                          
 Data arrival time                                                  21.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.601                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.213
  Launch Clock Delay      :  6.562
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312       4.184         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.384 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.384         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.384 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.667         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.667 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       6.562         ntclkbufg_5      
 CLMS_134_145/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_134_145/Q3                   tco                   0.182       6.744 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.531       7.275         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_178_148/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.275         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.526%), Route: 0.531ns(74.474%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.686       4.714         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.982 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.982         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.982 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.288         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.288 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       7.213         ntclkbufg_5      
 DRM_178_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.621       6.592                          
 clock uncertainty                                       0.200       6.792                          

 Removal time                                           -0.022       6.770                          

 Data required time                                                  6.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.770                          
 Data arrival time                                                   7.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.505                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.213
  Launch Clock Delay      :  6.562
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312       4.184         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.384 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.384         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.384 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.667         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.667 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       6.562         ntclkbufg_5      
 CLMS_134_145/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_134_145/Q3                   tco                   0.182       6.744 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.549       7.293         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_88/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.293         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.897%), Route: 0.549ns(75.103%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.686       4.714         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.982 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.982         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.982 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.288         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.288 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       7.213         ntclkbufg_5      
 DRM_142_88/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.621       6.592                          
 clock uncertainty                                       0.200       6.792                          

 Removal time                                           -0.022       6.770                          

 Data required time                                                  6.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.770                          
 Data arrival time                                                   7.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.523                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/add_16b[12]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.213
  Launch Clock Delay      :  6.562
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.312       4.184         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.384 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.384         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.384 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.667         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.667 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       6.562         ntclkbufg_5      
 CLMA_194_49/CLK                                                           r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_194_49/Q0                    tco                   0.179       6.741 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.059       6.800         cmos2_mix/saturation_vs_1d
 CLMA_194_49/Y0                    td                    0.184       6.984 r       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=25)       0.242       7.226         cmos2_mix/median_filter_rst
 CLMA_210_48/RSCO                  td                    0.085       7.311 r       cmos2_mix/u_rgb_togrey/add_16b[10]/opit_0_A2Q1/RSOUT
                                   net (fanout=2)        0.000       7.311         ntR86            
 CLMA_210_52/RSCI                                                          r       cmos2_mix/u_rgb_togrey/add_16b[12]/opit_0_A2Q21/RS

 Data arrival time                                                   7.311         Logic Levels: 2  
                                                                                   Logic: 0.448ns(59.813%), Route: 0.301ns(40.187%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.686       4.714         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.982 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.982         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.982 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.288         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.288 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       7.213         ntclkbufg_5      
 CLMA_210_52/CLK                                                           r       cmos2_mix/u_rgb_togrey/add_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.632       6.581                          
 clock uncertainty                                       0.200       6.781                          

 Removal time                                            0.000       6.781                          

 Data required time                                                  6.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.781                          
 Data arrival time                                                   7.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.530                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.223       3.428 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.531       4.959         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_292/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.714%), Route: 1.531ns(87.286%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 DRM_234_292/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.853                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.223       3.428 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.415       4.843         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_232/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.843         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.614%), Route: 1.415ns(86.386%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      0.895      15.706         ntclkbufg_6      
 DRM_234_232/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Recovery time                                          -0.031      15.702                          

 Data required time                                                 15.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.702                          
 Data arrival time                                                   4.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.859                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.223       3.428 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.471       4.899         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.899         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.164%), Route: 1.471ns(86.836%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 DRM_54_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.190      16.006                          
 clock uncertainty                                      -0.150      15.856                          

 Recovery time                                          -0.031      15.825                          

 Data required time                                                 15.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.825                          
 Data arrival time                                                   4.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.926                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.180       3.176 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.282       3.458         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_252/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.458         Logic Levels: 0  
                                                                                   Logic: 0.180ns(38.961%), Route: 0.282ns(61.039%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_82_252/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                            0.008       3.023                          

 Data required time                                                  3.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.023                          
 Data arrival time                                                   3.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.184       3.180 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.423       3.603         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_272/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.603         Logic Levels: 0  
                                                                                   Logic: 0.184ns(30.313%), Route: 0.423ns(69.687%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_82_272/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.036       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   3.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMS_102_257/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_257/Q1                   tco                   0.184       3.180 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.429       3.609         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_232/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.609         Logic Levels: 0  
                                                                                   Logic: 0.184ns(30.016%), Route: 0.429ns(69.984%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      0.925       3.093         ntclkbufg_6      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.036       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.729                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMA_222_176/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_176/Q0                   tco                   0.221       3.310 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.267       3.577         rstn_1ms[5]      
 CLMS_222_169/Y3                   td                    0.358       3.935 f       N154_9/gateop_perm/Z
                                   net (fanout=2)        0.586       4.521         _N96813          
 CLMA_226_172/Y1                   td                    0.360       4.881 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.262       5.143         ms72xx_ctl/N0_rnmt
 CLMA_226_180/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.143         Logic Levels: 2  
                                                                                   Logic: 0.939ns(45.716%), Route: 1.115ns(54.284%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMA_226_180/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.301                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N46             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_4      
 CLMA_226_172/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_172/Q0                   tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.295       3.359         rstn_1ms[0]      
 CLMA_226_172/Y1                   td                    0.177       3.536 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.224       3.760         ms72xx_ctl/N0_rnmt
 CLMA_226_180/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.760         Logic Levels: 1  
                                                                                   Logic: 0.359ns(40.888%), Route: 0.519ns(59.112%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N46             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMA_226_180/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                           -0.187       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
 Data arrival time                                                   3.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.050                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.605       5.848         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_88/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.848         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.199%), Route: 1.605ns(87.801%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.584                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.490       5.733         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_212/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.733         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.018%), Route: 1.490ns(86.982%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 DRM_26_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.699                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.428       5.671         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.671         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.507%), Route: 1.428ns(86.493%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_3      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.761                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.184       3.908 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.272       4.180         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.180         Logic Levels: 0  
                                                                                   Logic: 0.184ns(40.351%), Route: 0.272ns(59.649%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.754                          
 clock uncertainty                                       0.200       3.954                          

 Removal time                                           -0.022       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.184       3.908 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.288       4.196         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.196         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.983%), Route: 0.288ns(61.017%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_82_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_3      
 CLMS_78_125/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_78_125/Q1                    tco                   0.184       3.908 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.400       4.308         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.308         Logic Levels: 0  
                                                                                   Logic: 0.184ns(31.507%), Route: 0.400ns(68.493%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N43             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_3      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.754                          
 clock uncertainty                                       0.200       3.954                          

 Removal time                                           -0.022       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_118_249/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_118_249/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.240       8.197         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_58_217/Y2                    td                    0.150       8.347 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.446       9.793         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.899 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.899         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.128 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.224         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.224         Logic Levels: 3  
                                                                                   Logic: 3.706ns(57.121%), Route: 2.782ns(42.879%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N46             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_114_212/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_114_212/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=167)      1.808       8.765         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.871 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.871         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      12.109 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      12.196         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.196         Logic Levels: 2  
                                                                                   Logic: 3.565ns(65.293%), Route: 1.895ns(34.707%)
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N45             
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.863 f       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.053       6.916         ethernet_test/rgmii_clk
 IOL_323_374/CLK_SYS                                                       f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_246_73/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_246_73/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_298_193/CLK        key_ctl_gamma/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_66_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_254_73/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_254_73/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_254_73/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_218_25/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_218_25/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_218_25/CLK         cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_214_125/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_214_125/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_214_125/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.990      11.900          0.910           Low Pulse Width   APM_206_28/CLK          cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 10.990      11.900          0.910           High Pulse Width  APM_206_28/CLK          cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 11.182      11.900          0.718           Low Pulse Width   DRM_234_68/CLKA[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_232/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_232/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_232/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_262_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_262_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_262_24/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           High Pulse Width  DRM_54_4/CLKA[0]        fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_54_4/CLKA[0]        fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_54_168/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_262_257/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_262_257/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_262_249/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_278_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_278_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_278_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_290_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_290_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_290_129/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                    
+------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/report_timing/rtr.db                          
+------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,248 MB
Total CPU time to report_timing completion : 0h:0m:20s
Process Total CPU time to report_timing completion : 0h:0m:24s
Total real time to report_timing completion : 0h:0m:21s
