<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/work/abundance/abundance/target/debug/build/ab-riscv-primitives-faf5bb6494f29b71/out/Rv64Zve64xInstruction_definition.rs`."><title>Rv64Zve64xInstruction_definition.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../../../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../../../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../../../../../../../../static.files/rustdoc-b7b9f40b.css"><meta name="rustdoc-vars" data-root-path="../../../../../../../../../../../../" data-static-root-path="../../../../../../../../../../../../static.files/" data-current-crate="ab_riscv_primitives" data-themes="" data-resource-suffix="" data-rustdoc-version="1.95.0-nightly (9e79395f9 2026-02-10)" data-channel="nightly" data-search-js="search-fb33671b.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../../../../../../../../../../static.files/storage-f9617a14.js"></script><script defer src="../../../../../../../../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../../../../../../../../src-files.js"></script><script defer src="../../../../../../../../../../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../../../../../../../../../../static.files/noscript-f7c3ffd8.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../../../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../../../../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><h1><div class="sub-heading">ab_riscv_primitives/home/runner/work/abundance/abundance/target/debug/build/ab-riscv-primitives-faf5bb6494f29b71/out/</div>Rv64Zve64xInstruction_definition.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[derive(Debug, Clone, Copy, PartialEq, Eq)]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">pub enum </span>Rv64Zve64xInstruction&lt;Reg&gt; {
<a href=#3 id=3 data-nosnippet>3</a>    <span class="doccomment">/// Set vector length and type from GPR
<a href=#4 id=4 data-nosnippet>4</a>    ///
<a href=#5 id=5 data-nosnippet>5</a>    /// `vsetvli rd, rs1, vtypei`
<a href=#6 id=6 data-nosnippet>6</a>    /// rd = new vl, rs1 = AVL, vtypei = new vtype setting (11-bit immediate)
<a href=#7 id=7 data-nosnippet>7</a>    </span>Vsetvli { rd: Reg, rs1: Reg, vtypei: u16 },
<a href=#8 id=8 data-nosnippet>8</a>    <span class="doccomment">/// Set vector length and type from immediate AVL
<a href=#9 id=9 data-nosnippet>9</a>    ///
<a href=#10 id=10 data-nosnippet>10</a>    /// `vsetivli rd, uimm, vtypei`
<a href=#11 id=11 data-nosnippet>11</a>    /// rd = new vl, uimm\[4:0] = AVL, vtypei = new vtype setting (10-bit immediate)
<a href=#12 id=12 data-nosnippet>12</a>    </span>Vsetivli { rd: Reg, uimm: u8, vtypei: u16 },
<a href=#13 id=13 data-nosnippet>13</a>    <span class="doccomment">/// Set vector length and type from GPRs
<a href=#14 id=14 data-nosnippet>14</a>    ///
<a href=#15 id=15 data-nosnippet>15</a>    /// `vsetvl rd, rs1, rs2`
<a href=#16 id=16 data-nosnippet>16</a>    /// rd = new vl, rs1 = AVL, rs2 = new vtype value
<a href=#17 id=17 data-nosnippet>17</a>    </span>Vsetvl { rd: Reg, rs1: Reg, rs2: Reg },
<a href=#18 id=18 data-nosnippet>18</a>    <span class="doccomment">/// Unit-stride load: `vle{eew}.v vd, (rs1), vm`
<a href=#19 id=19 data-nosnippet>19</a>    ///
<a href=#20 id=20 data-nosnippet>20</a>    /// mop=00, lumop=00000, nf=000
<a href=#21 id=21 data-nosnippet>21</a>    </span>Vle { vd: VReg, rs1: Reg, vm: bool, eew: Eew },
<a href=#22 id=22 data-nosnippet>22</a>    <span class="doccomment">/// Unit-stride fault-only-first load: `vle{eew}ff.v vd, (rs1), vm`
<a href=#23 id=23 data-nosnippet>23</a>    ///
<a href=#24 id=24 data-nosnippet>24</a>    /// mop=00, lumop=10000, nf=000
<a href=#25 id=25 data-nosnippet>25</a>    </span>Vleff { vd: VReg, rs1: Reg, vm: bool, eew: Eew },
<a href=#26 id=26 data-nosnippet>26</a>    <span class="doccomment">/// Unit-stride mask load: `vlm.v vd, (rs1)`
<a href=#27 id=27 data-nosnippet>27</a>    ///
<a href=#28 id=28 data-nosnippet>28</a>    /// mop=00, lumop=01011, nf=000, eew=e8, vm=1
<a href=#29 id=29 data-nosnippet>29</a>    </span>Vlm { vd: VReg, rs1: Reg },
<a href=#30 id=30 data-nosnippet>30</a>    <span class="doccomment">/// Strided load: `vlse{eew}.v vd, (rs1), rs2, vm`
<a href=#31 id=31 data-nosnippet>31</a>    ///
<a href=#32 id=32 data-nosnippet>32</a>    /// mop=10, nf=000
<a href=#33 id=33 data-nosnippet>33</a>    </span>Vlse { vd: VReg, rs1: Reg, rs2: Reg, vm: bool, eew: Eew },
<a href=#34 id=34 data-nosnippet>34</a>    <span class="doccomment">/// Indexed-unordered load: `vluxei{eew}.v vd, (rs1), vs2, vm`
<a href=#35 id=35 data-nosnippet>35</a>    ///
<a href=#36 id=36 data-nosnippet>36</a>    /// mop=01, nf=000. eew is the index element width.
<a href=#37 id=37 data-nosnippet>37</a>    </span>Vluxei { vd: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew },
<a href=#38 id=38 data-nosnippet>38</a>    <span class="doccomment">/// Indexed-ordered load: `vloxei{eew}.v vd, (rs1), vs2, vm`
<a href=#39 id=39 data-nosnippet>39</a>    ///
<a href=#40 id=40 data-nosnippet>40</a>    /// mop=11, nf=000. eew is the index element width.
<a href=#41 id=41 data-nosnippet>41</a>    </span>Vloxei { vd: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew },
<a href=#42 id=42 data-nosnippet>42</a>    <span class="doccomment">/// Whole-register load: `vl{nreg}re{eew}.v vd, (rs1)`
<a href=#43 id=43 data-nosnippet>43</a>    ///
<a href=#44 id=44 data-nosnippet>44</a>    /// mop=00, lumop=01000, vm=1. nreg must be 1, 2, 4, or 8.
<a href=#45 id=45 data-nosnippet>45</a>    </span>Vlr { vd: VReg, rs1: Reg, nreg: u8, eew: Eew },
<a href=#46 id=46 data-nosnippet>46</a>    <span class="doccomment">/// Unit-stride segment load: `vlseg{nf}e{eew}.v vd, (rs1), vm`
<a href=#47 id=47 data-nosnippet>47</a>    ///
<a href=#48 id=48 data-nosnippet>48</a>    /// mop=00, lumop=00000, nf&gt;0
<a href=#49 id=49 data-nosnippet>49</a>    </span>Vlseg { vd: VReg, rs1: Reg, vm: bool, eew: Eew, nf: u8 },
<a href=#50 id=50 data-nosnippet>50</a>    <span class="doccomment">/// Unit-stride fault-only-first segment load: `vlseg{nf}e{eew}ff.v vd, (rs1), vm`
<a href=#51 id=51 data-nosnippet>51</a>    ///
<a href=#52 id=52 data-nosnippet>52</a>    /// mop=00, lumop=10000, nf&gt;0
<a href=#53 id=53 data-nosnippet>53</a>    </span>Vlsegff { vd: VReg, rs1: Reg, vm: bool, eew: Eew, nf: u8 },
<a href=#54 id=54 data-nosnippet>54</a>    <span class="doccomment">/// Strided segment load: `vlsseg{nf}e{eew}.v vd, (rs1), rs2, vm`
<a href=#55 id=55 data-nosnippet>55</a>    ///
<a href=#56 id=56 data-nosnippet>56</a>    /// mop=10, nf&gt;0
<a href=#57 id=57 data-nosnippet>57</a>    </span>Vlsseg { vd: VReg, rs1: Reg, rs2: Reg, vm: bool, eew: Eew, nf: u8 },
<a href=#58 id=58 data-nosnippet>58</a>    <span class="doccomment">/// Indexed-unordered segment load: `vluxseg{nf}ei{eew}.v vd, (rs1), vs2, vm`
<a href=#59 id=59 data-nosnippet>59</a>    ///
<a href=#60 id=60 data-nosnippet>60</a>    /// mop=01, nf&gt;0
<a href=#61 id=61 data-nosnippet>61</a>    </span>Vluxseg { vd: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew, nf: u8 },
<a href=#62 id=62 data-nosnippet>62</a>    <span class="doccomment">/// Indexed-ordered segment load: `vloxseg{nf}ei{eew}.v vd, (rs1), vs2, vm`
<a href=#63 id=63 data-nosnippet>63</a>    ///
<a href=#64 id=64 data-nosnippet>64</a>    /// mop=11, nf&gt;0
<a href=#65 id=65 data-nosnippet>65</a>    </span>Vloxseg { vd: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew, nf: u8 },
<a href=#66 id=66 data-nosnippet>66</a>    <span class="doccomment">/// Unit-stride store: `vse{eew}.v vs3, (rs1), vm`
<a href=#67 id=67 data-nosnippet>67</a>    ///
<a href=#68 id=68 data-nosnippet>68</a>    /// mop=00, sumop=00000, nf=000
<a href=#69 id=69 data-nosnippet>69</a>    </span>Vse { vs3: VReg, rs1: Reg, vm: bool, eew: Eew },
<a href=#70 id=70 data-nosnippet>70</a>    <span class="doccomment">/// Unit-stride mask store: `vsm.v vs3, (rs1)`
<a href=#71 id=71 data-nosnippet>71</a>    ///
<a href=#72 id=72 data-nosnippet>72</a>    /// mop=00, sumop=01011, nf=000, eew=e8, vm=1
<a href=#73 id=73 data-nosnippet>73</a>    </span>Vsm { vs3: VReg, rs1: Reg },
<a href=#74 id=74 data-nosnippet>74</a>    <span class="doccomment">/// Strided store: `vsse{eew}.v vs3, (rs1), rs2, vm`
<a href=#75 id=75 data-nosnippet>75</a>    ///
<a href=#76 id=76 data-nosnippet>76</a>    /// mop=10, nf=000
<a href=#77 id=77 data-nosnippet>77</a>    </span>Vsse { vs3: VReg, rs1: Reg, rs2: Reg, vm: bool, eew: Eew },
<a href=#78 id=78 data-nosnippet>78</a>    <span class="doccomment">/// Indexed-unordered store: `vsuxei{eew}.v vs3, (rs1), vs2, vm`
<a href=#79 id=79 data-nosnippet>79</a>    ///
<a href=#80 id=80 data-nosnippet>80</a>    /// mop=01, nf=000. eew is the index element width.
<a href=#81 id=81 data-nosnippet>81</a>    </span>Vsuxei { vs3: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew },
<a href=#82 id=82 data-nosnippet>82</a>    <span class="doccomment">/// Indexed-ordered store: `vsoxei{eew}.v vs3, (rs1), vs2, vm`
<a href=#83 id=83 data-nosnippet>83</a>    ///
<a href=#84 id=84 data-nosnippet>84</a>    /// mop=11, nf=000. eew is the index element width.
<a href=#85 id=85 data-nosnippet>85</a>    </span>Vsoxei { vs3: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew },
<a href=#86 id=86 data-nosnippet>86</a>    <span class="doccomment">/// Whole-register store: `vs{nreg}r.v vs3, (rs1)`
<a href=#87 id=87 data-nosnippet>87</a>    ///
<a href=#88 id=88 data-nosnippet>88</a>    /// mop=00, sumop=01000, vm=1. nreg must be 1, 2, 4, or 8.
<a href=#89 id=89 data-nosnippet>89</a>    </span>Vsr { vs3: VReg, rs1: Reg, nreg: u8 },
<a href=#90 id=90 data-nosnippet>90</a>    <span class="doccomment">/// Unit-stride segment store: `vsseg{nf}e{eew}.v vs3, (rs1), vm`
<a href=#91 id=91 data-nosnippet>91</a>    ///
<a href=#92 id=92 data-nosnippet>92</a>    /// mop=00, sumop=00000, nf&gt;0
<a href=#93 id=93 data-nosnippet>93</a>    </span>Vsseg { vs3: VReg, rs1: Reg, vm: bool, eew: Eew, nf: u8 },
<a href=#94 id=94 data-nosnippet>94</a>    <span class="doccomment">/// Strided segment store: `vssseg{nf}e{eew}.v vs3, (rs1), rs2, vm`
<a href=#95 id=95 data-nosnippet>95</a>    ///
<a href=#96 id=96 data-nosnippet>96</a>    /// mop=10, nf&gt;0
<a href=#97 id=97 data-nosnippet>97</a>    </span>Vssseg { vs3: VReg, rs1: Reg, rs2: Reg, vm: bool, eew: Eew, nf: u8 },
<a href=#98 id=98 data-nosnippet>98</a>    <span class="doccomment">/// Indexed-unordered segment store: `vsuxseg{nf}ei{eew}.v vs3, (rs1), vs2, vm`
<a href=#99 id=99 data-nosnippet>99</a>    ///
<a href=#100 id=100 data-nosnippet>100</a>    /// mop=01, nf&gt;0
<a href=#101 id=101 data-nosnippet>101</a>    </span>Vsuxseg { vs3: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew, nf: u8 },
<a href=#102 id=102 data-nosnippet>102</a>    <span class="doccomment">/// Indexed-ordered segment store: `vsoxseg{nf}ei{eew}.v vs3, (rs1), vs2, vm`
<a href=#103 id=103 data-nosnippet>103</a>    ///
<a href=#104 id=104 data-nosnippet>104</a>    /// mop=11, nf&gt;0
<a href=#105 id=105 data-nosnippet>105</a>    </span>Vsoxseg { vs3: VReg, rs1: Reg, vs2: VReg, vm: bool, eew: Eew, nf: u8 },
<a href=#106 id=106 data-nosnippet>106</a>    <span class="doccomment">/// `vadd.vv vd, vs2, vs1, vm`
<a href=#107 id=107 data-nosnippet>107</a>    </span>VaddVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#108 id=108 data-nosnippet>108</a>    <span class="doccomment">/// `vadd.vx vd, vs2, rs1, vm`
<a href=#109 id=109 data-nosnippet>109</a>    </span>VaddVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#110 id=110 data-nosnippet>110</a>    <span class="doccomment">/// `vadd.vi vd, vs2, imm, vm`
<a href=#111 id=111 data-nosnippet>111</a>    </span>VaddVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#112 id=112 data-nosnippet>112</a>    <span class="doccomment">/// `vsub.vv vd, vs2, vs1, vm`
<a href=#113 id=113 data-nosnippet>113</a>    </span>VsubVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#114 id=114 data-nosnippet>114</a>    <span class="doccomment">/// `vsub.vx vd, vs2, rs1, vm`
<a href=#115 id=115 data-nosnippet>115</a>    </span>VsubVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#116 id=116 data-nosnippet>116</a>    <span class="doccomment">/// `vrsub.vx vd, vs2, rs1, vm`
<a href=#117 id=117 data-nosnippet>117</a>    </span>VrsubVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#118 id=118 data-nosnippet>118</a>    <span class="doccomment">/// `vrsub.vi vd, vs2, imm, vm`
<a href=#119 id=119 data-nosnippet>119</a>    </span>VrsubVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#120 id=120 data-nosnippet>120</a>    <span class="doccomment">/// `vand.vv vd, vs2, vs1, vm`
<a href=#121 id=121 data-nosnippet>121</a>    </span>VandVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#122 id=122 data-nosnippet>122</a>    <span class="doccomment">/// `vand.vx vd, vs2, rs1, vm`
<a href=#123 id=123 data-nosnippet>123</a>    </span>VandVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#124 id=124 data-nosnippet>124</a>    <span class="doccomment">/// `vand.vi vd, vs2, imm, vm`
<a href=#125 id=125 data-nosnippet>125</a>    </span>VandVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#126 id=126 data-nosnippet>126</a>    <span class="doccomment">/// `vor.vv vd, vs2, vs1, vm`
<a href=#127 id=127 data-nosnippet>127</a>    </span>VorVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#128 id=128 data-nosnippet>128</a>    <span class="doccomment">/// `vor.vx vd, vs2, rs1, vm`
<a href=#129 id=129 data-nosnippet>129</a>    </span>VorVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#130 id=130 data-nosnippet>130</a>    <span class="doccomment">/// `vor.vi vd, vs2, imm, vm`
<a href=#131 id=131 data-nosnippet>131</a>    </span>VorVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#132 id=132 data-nosnippet>132</a>    <span class="doccomment">/// `vxor.vv vd, vs2, vs1, vm`
<a href=#133 id=133 data-nosnippet>133</a>    </span>VxorVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#134 id=134 data-nosnippet>134</a>    <span class="doccomment">/// `vxor.vx vd, vs2, rs1, vm`
<a href=#135 id=135 data-nosnippet>135</a>    </span>VxorVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#136 id=136 data-nosnippet>136</a>    <span class="doccomment">/// `vxor.vi vd, vs2, imm, vm`
<a href=#137 id=137 data-nosnippet>137</a>    </span>VxorVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#138 id=138 data-nosnippet>138</a>    <span class="doccomment">/// `vsll.vv vd, vs2, vs1, vm`
<a href=#139 id=139 data-nosnippet>139</a>    </span>VsllVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#140 id=140 data-nosnippet>140</a>    <span class="doccomment">/// `vsll.vx vd, vs2, rs1, vm`
<a href=#141 id=141 data-nosnippet>141</a>    </span>VsllVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#142 id=142 data-nosnippet>142</a>    <span class="doccomment">/// `vsll.vi vd, vs2, uimm, vm`
<a href=#143 id=143 data-nosnippet>143</a>    </span>VsllVi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#144 id=144 data-nosnippet>144</a>    <span class="doccomment">/// `vsrl.vv vd, vs2, vs1, vm`
<a href=#145 id=145 data-nosnippet>145</a>    </span>VsrlVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#146 id=146 data-nosnippet>146</a>    <span class="doccomment">/// `vsrl.vx vd, vs2, rs1, vm`
<a href=#147 id=147 data-nosnippet>147</a>    </span>VsrlVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#148 id=148 data-nosnippet>148</a>    <span class="doccomment">/// `vsrl.vi vd, vs2, uimm, vm`
<a href=#149 id=149 data-nosnippet>149</a>    </span>VsrlVi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#150 id=150 data-nosnippet>150</a>    <span class="doccomment">/// `vsra.vv vd, vs2, vs1, vm`
<a href=#151 id=151 data-nosnippet>151</a>    </span>VsraVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#152 id=152 data-nosnippet>152</a>    <span class="doccomment">/// `vsra.vx vd, vs2, rs1, vm`
<a href=#153 id=153 data-nosnippet>153</a>    </span>VsraVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#154 id=154 data-nosnippet>154</a>    <span class="doccomment">/// `vsra.vi vd, vs2, uimm, vm`
<a href=#155 id=155 data-nosnippet>155</a>    </span>VsraVi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#156 id=156 data-nosnippet>156</a>    <span class="doccomment">/// `vminu.vv vd, vs2, vs1, vm`
<a href=#157 id=157 data-nosnippet>157</a>    </span>VminuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#158 id=158 data-nosnippet>158</a>    <span class="doccomment">/// `vminu.vx vd, vs2, rs1, vm`
<a href=#159 id=159 data-nosnippet>159</a>    </span>VminuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#160 id=160 data-nosnippet>160</a>    <span class="doccomment">/// `vmin.vv vd, vs2, vs1, vm`
<a href=#161 id=161 data-nosnippet>161</a>    </span>VminVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#162 id=162 data-nosnippet>162</a>    <span class="doccomment">/// `vmin.vx vd, vs2, rs1, vm`
<a href=#163 id=163 data-nosnippet>163</a>    </span>VminVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#164 id=164 data-nosnippet>164</a>    <span class="doccomment">/// `vmaxu.vv vd, vs2, vs1, vm`
<a href=#165 id=165 data-nosnippet>165</a>    </span>VmaxuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#166 id=166 data-nosnippet>166</a>    <span class="doccomment">/// `vmaxu.vx vd, vs2, rs1, vm`
<a href=#167 id=167 data-nosnippet>167</a>    </span>VmaxuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#168 id=168 data-nosnippet>168</a>    <span class="doccomment">/// `vmax.vv vd, vs2, vs1, vm`
<a href=#169 id=169 data-nosnippet>169</a>    </span>VmaxVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#170 id=170 data-nosnippet>170</a>    <span class="doccomment">/// `vmax.vx vd, vs2, rs1, vm`
<a href=#171 id=171 data-nosnippet>171</a>    </span>VmaxVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#172 id=172 data-nosnippet>172</a>    <span class="doccomment">/// `vmseq.vv vd, vs2, vs1, vm`
<a href=#173 id=173 data-nosnippet>173</a>    </span>VmseqVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#174 id=174 data-nosnippet>174</a>    <span class="doccomment">/// `vmseq.vx vd, vs2, rs1, vm`
<a href=#175 id=175 data-nosnippet>175</a>    </span>VmseqVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#176 id=176 data-nosnippet>176</a>    <span class="doccomment">/// `vmseq.vi vd, vs2, imm, vm`
<a href=#177 id=177 data-nosnippet>177</a>    </span>VmseqVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#178 id=178 data-nosnippet>178</a>    <span class="doccomment">/// `vmsne.vv vd, vs2, vs1, vm`
<a href=#179 id=179 data-nosnippet>179</a>    </span>VmsneVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#180 id=180 data-nosnippet>180</a>    <span class="doccomment">/// `vmsne.vx vd, vs2, rs1, vm`
<a href=#181 id=181 data-nosnippet>181</a>    </span>VmsneVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#182 id=182 data-nosnippet>182</a>    <span class="doccomment">/// `vmsne.vi vd, vs2, imm, vm`
<a href=#183 id=183 data-nosnippet>183</a>    </span>VmsneVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#184 id=184 data-nosnippet>184</a>    <span class="doccomment">/// `vmsltu.vv vd, vs2, vs1, vm`
<a href=#185 id=185 data-nosnippet>185</a>    </span>VmsltuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#186 id=186 data-nosnippet>186</a>    <span class="doccomment">/// `vmsltu.vx vd, vs2, rs1, vm`
<a href=#187 id=187 data-nosnippet>187</a>    </span>VmsltuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#188 id=188 data-nosnippet>188</a>    <span class="doccomment">/// `vmslt.vv vd, vs2, vs1, vm`
<a href=#189 id=189 data-nosnippet>189</a>    </span>VmsltVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#190 id=190 data-nosnippet>190</a>    <span class="doccomment">/// `vmslt.vx vd, vs2, rs1, vm`
<a href=#191 id=191 data-nosnippet>191</a>    </span>VmsltVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#192 id=192 data-nosnippet>192</a>    <span class="doccomment">/// `vmsleu.vv vd, vs2, vs1, vm`
<a href=#193 id=193 data-nosnippet>193</a>    </span>VmsleuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#194 id=194 data-nosnippet>194</a>    <span class="doccomment">/// `vmsleu.vx vd, vs2, rs1, vm`
<a href=#195 id=195 data-nosnippet>195</a>    </span>VmsleuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#196 id=196 data-nosnippet>196</a>    <span class="doccomment">/// `vmsleu.vi vd, vs2, imm, vm`
<a href=#197 id=197 data-nosnippet>197</a>    </span>VmsleuVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#198 id=198 data-nosnippet>198</a>    <span class="doccomment">/// `vmsle.vv vd, vs2, vs1, vm`
<a href=#199 id=199 data-nosnippet>199</a>    </span>VmsleVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#200 id=200 data-nosnippet>200</a>    <span class="doccomment">/// `vmsle.vx vd, vs2, rs1, vm`
<a href=#201 id=201 data-nosnippet>201</a>    </span>VmsleVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#202 id=202 data-nosnippet>202</a>    <span class="doccomment">/// `vmsle.vi vd, vs2, imm, vm`
<a href=#203 id=203 data-nosnippet>203</a>    </span>VmsleVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#204 id=204 data-nosnippet>204</a>    <span class="doccomment">/// `vmsgtu.vx vd, vs2, rs1, vm`
<a href=#205 id=205 data-nosnippet>205</a>    </span>VmsgtuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#206 id=206 data-nosnippet>206</a>    <span class="doccomment">/// `vmsgtu.vi vd, vs2, imm, vm`
<a href=#207 id=207 data-nosnippet>207</a>    </span>VmsgtuVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#208 id=208 data-nosnippet>208</a>    <span class="doccomment">/// `vmsgt.vx vd, vs2, rs1, vm`
<a href=#209 id=209 data-nosnippet>209</a>    </span>VmsgtVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#210 id=210 data-nosnippet>210</a>    <span class="doccomment">/// `vmsgt.vi vd, vs2, imm, vm`
<a href=#211 id=211 data-nosnippet>211</a>    </span>VmsgtVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#212 id=212 data-nosnippet>212</a>    <span class="doccomment">/// `vmul.vv vd, vs2, vs1, vm` - signed multiply, low bits
<a href=#213 id=213 data-nosnippet>213</a>    </span>VmulVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#214 id=214 data-nosnippet>214</a>    <span class="doccomment">/// `vmul.vx vd, vs2, rs1, vm` - signed multiply, low bits
<a href=#215 id=215 data-nosnippet>215</a>    </span>VmulVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#216 id=216 data-nosnippet>216</a>    <span class="doccomment">/// `vmulh.vv vd, vs2, vs1, vm` - signed×signed multiply, high bits
<a href=#217 id=217 data-nosnippet>217</a>    </span>VmulhVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#218 id=218 data-nosnippet>218</a>    <span class="doccomment">/// `vmulh.vx vd, vs2, rs1, vm` - signed×signed multiply, high bits
<a href=#219 id=219 data-nosnippet>219</a>    </span>VmulhVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#220 id=220 data-nosnippet>220</a>    <span class="doccomment">/// `vmulhu.vv vd, vs2, vs1, vm` - unsigned×unsigned multiply, high bits
<a href=#221 id=221 data-nosnippet>221</a>    </span>VmulhuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#222 id=222 data-nosnippet>222</a>    <span class="doccomment">/// `vmulhu.vx vd, vs2, rs1, vm` - unsigned×unsigned multiply, high bits
<a href=#223 id=223 data-nosnippet>223</a>    </span>VmulhuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#224 id=224 data-nosnippet>224</a>    <span class="doccomment">/// `vmulhsu.vv vd, vs2, vs1, vm` - signed×unsigned multiply, high bits
<a href=#225 id=225 data-nosnippet>225</a>    </span>VmulhsuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#226 id=226 data-nosnippet>226</a>    <span class="doccomment">/// `vmulhsu.vx vd, vs2, rs1, vm` - signed×unsigned multiply, high bits
<a href=#227 id=227 data-nosnippet>227</a>    </span>VmulhsuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#228 id=228 data-nosnippet>228</a>    <span class="doccomment">/// `vdivu.vv vd, vs2, vs1, vm` - unsigned divide
<a href=#229 id=229 data-nosnippet>229</a>    </span>VdivuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#230 id=230 data-nosnippet>230</a>    <span class="doccomment">/// `vdivu.vx vd, vs2, rs1, vm` - unsigned divide
<a href=#231 id=231 data-nosnippet>231</a>    </span>VdivuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#232 id=232 data-nosnippet>232</a>    <span class="doccomment">/// `vdiv.vv vd, vs2, vs1, vm` - signed divide
<a href=#233 id=233 data-nosnippet>233</a>    </span>VdivVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#234 id=234 data-nosnippet>234</a>    <span class="doccomment">/// `vdiv.vx vd, vs2, rs1, vm` - signed divide
<a href=#235 id=235 data-nosnippet>235</a>    </span>VdivVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#236 id=236 data-nosnippet>236</a>    <span class="doccomment">/// `vremu.vv vd, vs2, vs1, vm` - unsigned remainder
<a href=#237 id=237 data-nosnippet>237</a>    </span>VremuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#238 id=238 data-nosnippet>238</a>    <span class="doccomment">/// `vremu.vx vd, vs2, rs1, vm` - unsigned remainder
<a href=#239 id=239 data-nosnippet>239</a>    </span>VremuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#240 id=240 data-nosnippet>240</a>    <span class="doccomment">/// `vrem.vv vd, vs2, vs1, vm` - signed remainder
<a href=#241 id=241 data-nosnippet>241</a>    </span>VremVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#242 id=242 data-nosnippet>242</a>    <span class="doccomment">/// `vrem.vx vd, vs2, rs1, vm` - signed remainder
<a href=#243 id=243 data-nosnippet>243</a>    </span>VremVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#244 id=244 data-nosnippet>244</a>    <span class="doccomment">/// `vwmul.vv vd, vs2, vs1, vm` - signed widening multiply
<a href=#245 id=245 data-nosnippet>245</a>    </span>VwmulVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#246 id=246 data-nosnippet>246</a>    <span class="doccomment">/// `vwmul.vx vd, vs2, rs1, vm` - signed widening multiply
<a href=#247 id=247 data-nosnippet>247</a>    </span>VwmulVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#248 id=248 data-nosnippet>248</a>    <span class="doccomment">/// `vwmulu.vv vd, vs2, vs1, vm` - unsigned widening multiply
<a href=#249 id=249 data-nosnippet>249</a>    </span>VwmuluVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#250 id=250 data-nosnippet>250</a>    <span class="doccomment">/// `vwmulu.vx vd, vs2, rs1, vm` - unsigned widening multiply
<a href=#251 id=251 data-nosnippet>251</a>    </span>VwmuluVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#252 id=252 data-nosnippet>252</a>    <span class="doccomment">/// `vwmulsu.vv vd, vs2, vs1, vm` - signed×unsigned widening multiply
<a href=#253 id=253 data-nosnippet>253</a>    </span>VwmulsuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#254 id=254 data-nosnippet>254</a>    <span class="doccomment">/// `vwmulsu.vx vd, vs2, rs1, vm` - signed×unsigned widening multiply
<a href=#255 id=255 data-nosnippet>255</a>    </span>VwmulsuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#256 id=256 data-nosnippet>256</a>    <span class="doccomment">/// `vmacc.vv vd, vs1, vs2, vm` - vd = vd + vs1 * vs2
<a href=#257 id=257 data-nosnippet>257</a>    </span>VmaccVv { vd: VReg, vs1: VReg, vs2: VReg, vm: bool },
<a href=#258 id=258 data-nosnippet>258</a>    <span class="doccomment">/// `vmacc.vx vd, rs1, vs2, vm` - vd = vd + rs1 * vs2
<a href=#259 id=259 data-nosnippet>259</a>    </span>VmaccVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#260 id=260 data-nosnippet>260</a>    <span class="doccomment">/// `vnmsac.vv vd, vs1, vs2, vm` - vd = vd - vs1 * vs2
<a href=#261 id=261 data-nosnippet>261</a>    </span>VnmsacVv { vd: VReg, vs1: VReg, vs2: VReg, vm: bool },
<a href=#262 id=262 data-nosnippet>262</a>    <span class="doccomment">/// `vnmsac.vx vd, rs1, vs2, vm` - vd = vd - rs1 * vs2
<a href=#263 id=263 data-nosnippet>263</a>    </span>VnmsacVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#264 id=264 data-nosnippet>264</a>    <span class="doccomment">/// `vmadd.vv vd, vs1, vs2, vm` - vd = vs1 * vd + vs2
<a href=#265 id=265 data-nosnippet>265</a>    </span>VmaddVv { vd: VReg, vs1: VReg, vs2: VReg, vm: bool },
<a href=#266 id=266 data-nosnippet>266</a>    <span class="doccomment">/// `vmadd.vx vd, rs1, vs2, vm` - vd = rs1 * vd + vs2
<a href=#267 id=267 data-nosnippet>267</a>    </span>VmaddVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#268 id=268 data-nosnippet>268</a>    <span class="doccomment">/// `vnmsub.vv vd, vs1, vs2, vm` - vd = -(vs1 * vd - vs2)
<a href=#269 id=269 data-nosnippet>269</a>    </span>VnmsubVv { vd: VReg, vs1: VReg, vs2: VReg, vm: bool },
<a href=#270 id=270 data-nosnippet>270</a>    <span class="doccomment">/// `vnmsub.vx vd, rs1, vs2, vm` - vd = -(rs1 * vd - vs2)
<a href=#271 id=271 data-nosnippet>271</a>    </span>VnmsubVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#272 id=272 data-nosnippet>272</a>    <span class="doccomment">/// `vwmaccu.vv vd, vs1, vs2, vm` - unsigned widening multiply-add
<a href=#273 id=273 data-nosnippet>273</a>    </span>VwmaccuVv { vd: VReg, vs1: VReg, vs2: VReg, vm: bool },
<a href=#274 id=274 data-nosnippet>274</a>    <span class="doccomment">/// `vwmaccu.vx vd, rs1, vs2, vm` - unsigned widening multiply-add
<a href=#275 id=275 data-nosnippet>275</a>    </span>VwmaccuVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#276 id=276 data-nosnippet>276</a>    <span class="doccomment">/// `vwmacc.vv vd, vs1, vs2, vm` - signed widening multiply-add
<a href=#277 id=277 data-nosnippet>277</a>    </span>VwmaccVv { vd: VReg, vs1: VReg, vs2: VReg, vm: bool },
<a href=#278 id=278 data-nosnippet>278</a>    <span class="doccomment">/// `vwmacc.vx vd, rs1, vs2, vm` - signed widening multiply-add
<a href=#279 id=279 data-nosnippet>279</a>    </span>VwmaccVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#280 id=280 data-nosnippet>280</a>    <span class="doccomment">/// `vwmaccsu.vv vd, vs1, vs2, vm` - signed×unsigned widening multiply-add
<a href=#281 id=281 data-nosnippet>281</a>    </span>VwmaccsuVv { vd: VReg, vs1: VReg, vs2: VReg, vm: bool },
<a href=#282 id=282 data-nosnippet>282</a>    <span class="doccomment">/// `vwmaccsu.vx vd, rs1, vs2, vm` - signed×unsigned widening multiply-add
<a href=#283 id=283 data-nosnippet>283</a>    </span>VwmaccsuVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#284 id=284 data-nosnippet>284</a>    <span class="doccomment">/// `vwmaccus.vx vd, rs1, vs2, vm` - unsigned×signed widening multiply-add (vx only)
<a href=#285 id=285 data-nosnippet>285</a>    </span>VwmaccusVx { vd: VReg, rs1: Reg, vs2: VReg, vm: bool },
<a href=#286 id=286 data-nosnippet>286</a>    <span class="doccomment">/// `vwaddu.vv vd, vs2, vs1, vm`
<a href=#287 id=287 data-nosnippet>287</a>    </span>VwadduVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#288 id=288 data-nosnippet>288</a>    <span class="doccomment">/// `vwaddu.vx vd, vs2, rs1, vm`
<a href=#289 id=289 data-nosnippet>289</a>    </span>VwadduVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#290 id=290 data-nosnippet>290</a>    <span class="doccomment">/// `vwadd.vv vd, vs2, vs1, vm`
<a href=#291 id=291 data-nosnippet>291</a>    </span>VwaddVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#292 id=292 data-nosnippet>292</a>    <span class="doccomment">/// `vwadd.vx vd, vs2, rs1, vm`
<a href=#293 id=293 data-nosnippet>293</a>    </span>VwaddVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#294 id=294 data-nosnippet>294</a>    <span class="doccomment">/// `vwsubu.vv vd, vs2, vs1, vm`
<a href=#295 id=295 data-nosnippet>295</a>    </span>VwsubuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#296 id=296 data-nosnippet>296</a>    <span class="doccomment">/// `vwsubu.vx vd, vs2, rs1, vm`
<a href=#297 id=297 data-nosnippet>297</a>    </span>VwsubuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#298 id=298 data-nosnippet>298</a>    <span class="doccomment">/// `vwsub.vv vd, vs2, vs1, vm`
<a href=#299 id=299 data-nosnippet>299</a>    </span>VwsubVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#300 id=300 data-nosnippet>300</a>    <span class="doccomment">/// `vwsub.vx vd, vs2, rs1, vm`
<a href=#301 id=301 data-nosnippet>301</a>    </span>VwsubVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#302 id=302 data-nosnippet>302</a>    <span class="doccomment">/// `vwaddu.wv vd, vs2, vs1, vm`
<a href=#303 id=303 data-nosnippet>303</a>    </span>VwadduWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#304 id=304 data-nosnippet>304</a>    <span class="doccomment">/// `vwaddu.wx vd, vs2, rs1, vm`
<a href=#305 id=305 data-nosnippet>305</a>    </span>VwadduWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#306 id=306 data-nosnippet>306</a>    <span class="doccomment">/// `vwadd.wv vd, vs2, vs1, vm`
<a href=#307 id=307 data-nosnippet>307</a>    </span>VwaddWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#308 id=308 data-nosnippet>308</a>    <span class="doccomment">/// `vwadd.wx vd, vs2, rs1, vm`
<a href=#309 id=309 data-nosnippet>309</a>    </span>VwaddWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#310 id=310 data-nosnippet>310</a>    <span class="doccomment">/// `vwsubu.wv vd, vs2, vs1, vm`
<a href=#311 id=311 data-nosnippet>311</a>    </span>VwsubuWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#312 id=312 data-nosnippet>312</a>    <span class="doccomment">/// `vwsubu.wx vd, vs2, rs1, vm`
<a href=#313 id=313 data-nosnippet>313</a>    </span>VwsubuWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#314 id=314 data-nosnippet>314</a>    <span class="doccomment">/// `vwsub.wv vd, vs2, vs1, vm`
<a href=#315 id=315 data-nosnippet>315</a>    </span>VwsubWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#316 id=316 data-nosnippet>316</a>    <span class="doccomment">/// `vwsub.wx vd, vs2, rs1, vm`
<a href=#317 id=317 data-nosnippet>317</a>    </span>VwsubWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#318 id=318 data-nosnippet>318</a>    <span class="doccomment">/// `vnsrl.wv vd, vs2, vs1, vm`
<a href=#319 id=319 data-nosnippet>319</a>    </span>VnsrlWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#320 id=320 data-nosnippet>320</a>    <span class="doccomment">/// `vnsrl.wx vd, vs2, rs1, vm`
<a href=#321 id=321 data-nosnippet>321</a>    </span>VnsrlWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#322 id=322 data-nosnippet>322</a>    <span class="doccomment">/// `vnsrl.wi vd, vs2, uimm, vm`
<a href=#323 id=323 data-nosnippet>323</a>    </span>VnsrlWi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#324 id=324 data-nosnippet>324</a>    <span class="doccomment">/// `vnsra.wv vd, vs2, vs1, vm`
<a href=#325 id=325 data-nosnippet>325</a>    </span>VnsraWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#326 id=326 data-nosnippet>326</a>    <span class="doccomment">/// `vnsra.wx vd, vs2, rs1, vm`
<a href=#327 id=327 data-nosnippet>327</a>    </span>VnsraWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#328 id=328 data-nosnippet>328</a>    <span class="doccomment">/// `vnsra.wi vd, vs2, uimm, vm`
<a href=#329 id=329 data-nosnippet>329</a>    </span>VnsraWi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#330 id=330 data-nosnippet>330</a>    <span class="doccomment">/// `vzext.vf2 vd, vs2, vm` - zero-extend SEW/2 source to SEW destination
<a href=#331 id=331 data-nosnippet>331</a>    </span>VzextVf2 { vd: VReg, vs2: VReg, vm: bool },
<a href=#332 id=332 data-nosnippet>332</a>    <span class="doccomment">/// `vzext.vf4 vd, vs2, vm` - zero-extend SEW/4 source to SEW destination
<a href=#333 id=333 data-nosnippet>333</a>    </span>VzextVf4 { vd: VReg, vs2: VReg, vm: bool },
<a href=#334 id=334 data-nosnippet>334</a>    <span class="doccomment">/// `vzext.vf8 vd, vs2, vm` - zero-extend SEW/8 source to SEW destination
<a href=#335 id=335 data-nosnippet>335</a>    </span>VzextVf8 { vd: VReg, vs2: VReg, vm: bool },
<a href=#336 id=336 data-nosnippet>336</a>    <span class="doccomment">/// `vsext.vf2 vd, vs2, vm` - sign-extend SEW/2 source to SEW destination
<a href=#337 id=337 data-nosnippet>337</a>    </span>VsextVf2 { vd: VReg, vs2: VReg, vm: bool },
<a href=#338 id=338 data-nosnippet>338</a>    <span class="doccomment">/// `vsext.vf4 vd, vs2, vm` - sign-extend SEW/4 source to SEW destination
<a href=#339 id=339 data-nosnippet>339</a>    </span>VsextVf4 { vd: VReg, vs2: VReg, vm: bool },
<a href=#340 id=340 data-nosnippet>340</a>    <span class="doccomment">/// `vsext.vf8 vd, vs2, vm` - sign-extend SEW/8 source to SEW destination
<a href=#341 id=341 data-nosnippet>341</a>    </span>VsextVf8 { vd: VReg, vs2: VReg, vm: bool },
<a href=#342 id=342 data-nosnippet>342</a>    <span class="doccomment">/// `vsaddu.vv vd, vs2, vs1, vm` - Saturating unsigned add, vector-vector
<a href=#343 id=343 data-nosnippet>343</a>    </span>VsadduVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#344 id=344 data-nosnippet>344</a>    <span class="doccomment">/// `vsaddu.vx vd, vs2, rs1, vm` - Saturating unsigned add, vector-scalar
<a href=#345 id=345 data-nosnippet>345</a>    </span>VsadduVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#346 id=346 data-nosnippet>346</a>    <span class="doccomment">/// `vsaddu.vi vd, vs2, imm, vm` - Saturating unsigned add, vector-immediate
<a href=#347 id=347 data-nosnippet>347</a>    </span>VsadduVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#348 id=348 data-nosnippet>348</a>    <span class="doccomment">/// `vsadd.vv vd, vs2, vs1, vm` - Saturating signed add, vector-vector
<a href=#349 id=349 data-nosnippet>349</a>    </span>VsaddVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#350 id=350 data-nosnippet>350</a>    <span class="doccomment">/// `vsadd.vx vd, vs2, rs1, vm` - Saturating signed add, vector-scalar
<a href=#351 id=351 data-nosnippet>351</a>    </span>VsaddVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#352 id=352 data-nosnippet>352</a>    <span class="doccomment">/// `vsadd.vi vd, vs2, imm, vm` - Saturating signed add, vector-immediate
<a href=#353 id=353 data-nosnippet>353</a>    </span>VsaddVi { vd: VReg, vs2: VReg, imm: i8, vm: bool },
<a href=#354 id=354 data-nosnippet>354</a>    <span class="doccomment">/// `vssubu.vv vd, vs2, vs1, vm` - Saturating unsigned subtract, vector-vector
<a href=#355 id=355 data-nosnippet>355</a>    </span>VssubuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#356 id=356 data-nosnippet>356</a>    <span class="doccomment">/// `vssubu.vx vd, vs2, rs1, vm` - Saturating unsigned subtract, vector-scalar
<a href=#357 id=357 data-nosnippet>357</a>    </span>VssubuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#358 id=358 data-nosnippet>358</a>    <span class="doccomment">/// `vssub.vv vd, vs2, vs1, vm` - Saturating signed subtract, vector-vector
<a href=#359 id=359 data-nosnippet>359</a>    </span>VssubVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#360 id=360 data-nosnippet>360</a>    <span class="doccomment">/// `vssub.vx vd, vs2, rs1, vm` - Saturating signed subtract, vector-scalar
<a href=#361 id=361 data-nosnippet>361</a>    </span>VssubVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#362 id=362 data-nosnippet>362</a>    <span class="doccomment">/// `vaaddu.vv vd, vs2, vs1, vm` - Averaging unsigned add, vector-vector
<a href=#363 id=363 data-nosnippet>363</a>    </span>VaadduVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#364 id=364 data-nosnippet>364</a>    <span class="doccomment">/// `vaaddu.vx vd, vs2, rs1, vm` - Averaging unsigned add, vector-scalar
<a href=#365 id=365 data-nosnippet>365</a>    </span>VaadduVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#366 id=366 data-nosnippet>366</a>    <span class="doccomment">/// `vaadd.vv vd, vs2, vs1, vm` - Averaging signed add, vector-vector
<a href=#367 id=367 data-nosnippet>367</a>    </span>VaaddVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#368 id=368 data-nosnippet>368</a>    <span class="doccomment">/// `vaadd.vx vd, vs2, rs1, vm` - Averaging signed add, vector-scalar
<a href=#369 id=369 data-nosnippet>369</a>    </span>VaaddVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#370 id=370 data-nosnippet>370</a>    <span class="doccomment">/// `vasubu.vv vd, vs2, vs1, vm` - Averaging unsigned subtract, vector-vector
<a href=#371 id=371 data-nosnippet>371</a>    </span>VasubuVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#372 id=372 data-nosnippet>372</a>    <span class="doccomment">/// `vasubu.vx vd, vs2, rs1, vm` - Averaging unsigned subtract, vector-scalar
<a href=#373 id=373 data-nosnippet>373</a>    </span>VasubuVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#374 id=374 data-nosnippet>374</a>    <span class="doccomment">/// `vasub.vv vd, vs2, vs1, vm` - Averaging signed subtract, vector-vector
<a href=#375 id=375 data-nosnippet>375</a>    </span>VasubVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#376 id=376 data-nosnippet>376</a>    <span class="doccomment">/// `vasub.vx vd, vs2, rs1, vm` - Averaging signed subtract, vector-scalar
<a href=#377 id=377 data-nosnippet>377</a>    </span>VasubVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#378 id=378 data-nosnippet>378</a>    <span class="doccomment">/// `vsmul.vv vd, vs2, vs1, vm` - Fractional multiply with rounding and saturation
<a href=#379 id=379 data-nosnippet>379</a>    </span>VsmulVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#380 id=380 data-nosnippet>380</a>    <span class="doccomment">/// `vsmul.vx vd, vs2, rs1, vm` - Fractional multiply with rounding and saturation
<a href=#381 id=381 data-nosnippet>381</a>    </span>VsmulVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#382 id=382 data-nosnippet>382</a>    <span class="doccomment">/// `vssrl.vv vd, vs2, vs1, vm` - Scaling shift right logical, vector-vector
<a href=#383 id=383 data-nosnippet>383</a>    </span>VssrlVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#384 id=384 data-nosnippet>384</a>    <span class="doccomment">/// `vssrl.vx vd, vs2, rs1, vm` - Scaling shift right logical, vector-scalar
<a href=#385 id=385 data-nosnippet>385</a>    </span>VssrlVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#386 id=386 data-nosnippet>386</a>    <span class="doccomment">/// `vssrl.vi vd, vs2, imm, vm` - Scaling shift right logical, vector-immediate
<a href=#387 id=387 data-nosnippet>387</a>    </span>VssrlVi { vd: VReg, vs2: VReg, imm: u8, vm: bool },
<a href=#388 id=388 data-nosnippet>388</a>    <span class="doccomment">/// `vssra.vv vd, vs2, vs1, vm` - Scaling shift right arithmetic, vector-vector
<a href=#389 id=389 data-nosnippet>389</a>    </span>VssraVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#390 id=390 data-nosnippet>390</a>    <span class="doccomment">/// `vssra.vx vd, vs2, rs1, vm` - Scaling shift right arithmetic, vector-scalar
<a href=#391 id=391 data-nosnippet>391</a>    </span>VssraVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#392 id=392 data-nosnippet>392</a>    <span class="doccomment">/// `vssra.vi vd, vs2, imm, vm` - Scaling shift right arithmetic, vector-immediate
<a href=#393 id=393 data-nosnippet>393</a>    </span>VssraVi { vd: VReg, vs2: VReg, imm: u8, vm: bool },
<a href=#394 id=394 data-nosnippet>394</a>    <span class="doccomment">/// `vnclipu.wv vd, vs2, vs1, vm` - Narrowing unsigned clip, vector-vector
<a href=#395 id=395 data-nosnippet>395</a>    </span>VnclipuWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#396 id=396 data-nosnippet>396</a>    <span class="doccomment">/// `vnclipu.wx vd, vs2, rs1, vm` - Narrowing unsigned clip, vector-scalar
<a href=#397 id=397 data-nosnippet>397</a>    </span>VnclipuWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#398 id=398 data-nosnippet>398</a>    <span class="doccomment">/// `vnclipu.wi vd, vs2, imm, vm` - Narrowing unsigned clip, vector-immediate
<a href=#399 id=399 data-nosnippet>399</a>    </span>VnclipuWi { vd: VReg, vs2: VReg, imm: u8, vm: bool },
<a href=#400 id=400 data-nosnippet>400</a>    <span class="doccomment">/// `vnclip.wv vd, vs2, vs1, vm` - Narrowing signed clip, vector-vector
<a href=#401 id=401 data-nosnippet>401</a>    </span>VnclipWv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#402 id=402 data-nosnippet>402</a>    <span class="doccomment">/// `vnclip.wx vd, vs2, rs1, vm` - Narrowing signed clip, vector-scalar
<a href=#403 id=403 data-nosnippet>403</a>    </span>VnclipWx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#404 id=404 data-nosnippet>404</a>    <span class="doccomment">/// `vnclip.wi vd, vs2, imm, vm` - Narrowing signed clip, vector-immediate
<a href=#405 id=405 data-nosnippet>405</a>    </span>VnclipWi { vd: VReg, vs2: VReg, imm: u8, vm: bool },
<a href=#406 id=406 data-nosnippet>406</a>    <span class="doccomment">/// `vmandn.mm vd, vs2, vs1` - vd = vs2 AND NOT vs1
<a href=#407 id=407 data-nosnippet>407</a>    ///
<a href=#408 id=408 data-nosnippet>408</a>    /// funct6=011000, OPMVV, vm=1
<a href=#409 id=409 data-nosnippet>409</a>    </span>Vmandn { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#410 id=410 data-nosnippet>410</a>    <span class="doccomment">/// `vmand.mm vd, vs2, vs1` - vd = vs2 AND vs1
<a href=#411 id=411 data-nosnippet>411</a>    ///
<a href=#412 id=412 data-nosnippet>412</a>    /// funct6=011001, OPMVV, vm=1
<a href=#413 id=413 data-nosnippet>413</a>    </span>Vmand { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#414 id=414 data-nosnippet>414</a>    <span class="doccomment">/// `vmor.mm vd, vs2, vs1` - vd = vs2 OR vs1
<a href=#415 id=415 data-nosnippet>415</a>    ///
<a href=#416 id=416 data-nosnippet>416</a>    /// funct6=011010, OPMVV, vm=1
<a href=#417 id=417 data-nosnippet>417</a>    </span>Vmor { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#418 id=418 data-nosnippet>418</a>    <span class="doccomment">/// `vmxor.mm vd, vs2, vs1` - vd = vs2 XOR vs1
<a href=#419 id=419 data-nosnippet>419</a>    ///
<a href=#420 id=420 data-nosnippet>420</a>    /// funct6=011011, OPMVV, vm=1
<a href=#421 id=421 data-nosnippet>421</a>    </span>Vmxor { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#422 id=422 data-nosnippet>422</a>    <span class="doccomment">/// `vmorn.mm vd, vs2, vs1` - vd = vs2 OR NOT vs1
<a href=#423 id=423 data-nosnippet>423</a>    ///
<a href=#424 id=424 data-nosnippet>424</a>    /// funct6=011100, OPMVV, vm=1
<a href=#425 id=425 data-nosnippet>425</a>    </span>Vmorn { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#426 id=426 data-nosnippet>426</a>    <span class="doccomment">/// `vmnand.mm vd, vs2, vs1` - vd = NOT(vs2 AND vs1)
<a href=#427 id=427 data-nosnippet>427</a>    ///
<a href=#428 id=428 data-nosnippet>428</a>    /// funct6=011101, OPMVV, vm=1
<a href=#429 id=429 data-nosnippet>429</a>    </span>Vmnand { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#430 id=430 data-nosnippet>430</a>    <span class="doccomment">/// `vmnor.mm vd, vs2, vs1` - vd = NOT(vs2 OR vs1)
<a href=#431 id=431 data-nosnippet>431</a>    ///
<a href=#432 id=432 data-nosnippet>432</a>    /// funct6=011110, OPMVV, vm=1
<a href=#433 id=433 data-nosnippet>433</a>    </span>Vmnor { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#434 id=434 data-nosnippet>434</a>    <span class="doccomment">/// `vmxnor.mm vd, vs2, vs1` - vd = NOT(vs2 XOR vs1)
<a href=#435 id=435 data-nosnippet>435</a>    ///
<a href=#436 id=436 data-nosnippet>436</a>    /// funct6=011111, OPMVV, vm=1
<a href=#437 id=437 data-nosnippet>437</a>    </span>Vmxnor { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#438 id=438 data-nosnippet>438</a>    <span class="doccomment">/// `vcpop.m rd, vs2, vm` - rd = population count of mask vs2
<a href=#439 id=439 data-nosnippet>439</a>    ///
<a href=#440 id=440 data-nosnippet>440</a>    /// funct6=010000, OPMVV, vs1=10000
<a href=#441 id=441 data-nosnippet>441</a>    </span>Vcpop { rd: Reg, vs2: VReg, vm: bool },
<a href=#442 id=442 data-nosnippet>442</a>    <span class="doccomment">/// `vfirst.m rd, vs2, vm` - rd = index of first set bit in mask vs2, or -1
<a href=#443 id=443 data-nosnippet>443</a>    ///
<a href=#444 id=444 data-nosnippet>444</a>    /// funct6=010000, OPMVV, vs1=10001
<a href=#445 id=445 data-nosnippet>445</a>    </span>Vfirst { rd: Reg, vs2: VReg, vm: bool },
<a href=#446 id=446 data-nosnippet>446</a>    <span class="doccomment">/// `vmsbf.m vd, vs2, vm` - set-before-first mask bit
<a href=#447 id=447 data-nosnippet>447</a>    ///
<a href=#448 id=448 data-nosnippet>448</a>    /// funct6=010100, OPMVV, vs1=00001
<a href=#449 id=449 data-nosnippet>449</a>    </span>Vmsbf { vd: VReg, vs2: VReg, vm: bool },
<a href=#450 id=450 data-nosnippet>450</a>    <span class="doccomment">/// `vmsof.m vd, vs2, vm` - set-only-first mask bit
<a href=#451 id=451 data-nosnippet>451</a>    ///
<a href=#452 id=452 data-nosnippet>452</a>    /// funct6=010100, OPMVV, vs1=00010
<a href=#453 id=453 data-nosnippet>453</a>    </span>Vmsof { vd: VReg, vs2: VReg, vm: bool },
<a href=#454 id=454 data-nosnippet>454</a>    <span class="doccomment">/// `vmsif.m vd, vs2, vm` - set-including-first mask bit
<a href=#455 id=455 data-nosnippet>455</a>    ///
<a href=#456 id=456 data-nosnippet>456</a>    /// funct6=010100, OPMVV, vs1=00011
<a href=#457 id=457 data-nosnippet>457</a>    </span>Vmsif { vd: VReg, vs2: VReg, vm: bool },
<a href=#458 id=458 data-nosnippet>458</a>    <span class="doccomment">/// `viota.m vd, vs2, vm` - iota: vd\[i] = popcount of vs2\[0..i-1]
<a href=#459 id=459 data-nosnippet>459</a>    ///
<a href=#460 id=460 data-nosnippet>460</a>    /// funct6=010100, OPMVV, vs1=10000
<a href=#461 id=461 data-nosnippet>461</a>    </span>Viota { vd: VReg, vs2: VReg, vm: bool },
<a href=#462 id=462 data-nosnippet>462</a>    <span class="doccomment">/// `vid.v vd, vm` - vector element index: vd\[i] = i
<a href=#463 id=463 data-nosnippet>463</a>    ///
<a href=#464 id=464 data-nosnippet>464</a>    /// funct6=010100, OPMVV, vs1=10001, vs2=00000
<a href=#465 id=465 data-nosnippet>465</a>    </span>Vid { vd: VReg, vm: bool },
<a href=#466 id=466 data-nosnippet>466</a>    <span class="doccomment">/// Sum reduction: `vredsum.vs vd, vs2, vs1, vm`
<a href=#467 id=467 data-nosnippet>467</a>    </span>Vredsum { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#468 id=468 data-nosnippet>468</a>    <span class="doccomment">/// AND reduction: `vredand.vs vd, vs2, vs1, vm`
<a href=#469 id=469 data-nosnippet>469</a>    </span>Vredand { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#470 id=470 data-nosnippet>470</a>    <span class="doccomment">/// OR reduction: `vredor.vs vd, vs2, vs1, vm`
<a href=#471 id=471 data-nosnippet>471</a>    </span>Vredor { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#472 id=472 data-nosnippet>472</a>    <span class="doccomment">/// XOR reduction: `vredxor.vs vd, vs2, vs1, vm`
<a href=#473 id=473 data-nosnippet>473</a>    </span>Vredxor { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#474 id=474 data-nosnippet>474</a>    <span class="doccomment">/// Unsigned minimum reduction: `vredminu.vs vd, vs2, vs1, vm`
<a href=#475 id=475 data-nosnippet>475</a>    </span>Vredminu { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#476 id=476 data-nosnippet>476</a>    <span class="doccomment">/// Signed minimum reduction: `vredmin.vs vd, vs2, vs1, vm`
<a href=#477 id=477 data-nosnippet>477</a>    </span>Vredmin { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#478 id=478 data-nosnippet>478</a>    <span class="doccomment">/// Unsigned maximum reduction: `vredmaxu.vs vd, vs2, vs1, vm`
<a href=#479 id=479 data-nosnippet>479</a>    </span>Vredmaxu { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#480 id=480 data-nosnippet>480</a>    <span class="doccomment">/// Signed maximum reduction: `vredmax.vs vd, vs2, vs1, vm`
<a href=#481 id=481 data-nosnippet>481</a>    </span>Vredmax { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#482 id=482 data-nosnippet>482</a>    <span class="doccomment">/// Widening unsigned sum reduction: `vwredsumu.vs vd, vs2, vs1, vm`
<a href=#483 id=483 data-nosnippet>483</a>    </span>Vwredsumu { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#484 id=484 data-nosnippet>484</a>    <span class="doccomment">/// Widening signed sum reduction: `vwredsum.vs vd, vs2, vs1, vm`
<a href=#485 id=485 data-nosnippet>485</a>    </span>Vwredsum { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#486 id=486 data-nosnippet>486</a>    <span class="doccomment">/// `vmv.x.s rd, vs2` - Copy scalar element 0 of vs2 to GPR rd
<a href=#487 id=487 data-nosnippet>487</a>    ///
<a href=#488 id=488 data-nosnippet>488</a>    /// funct6=010000, OPMVV, vs1=00000, vm=1
<a href=#489 id=489 data-nosnippet>489</a>    </span>VmvXS { rd: Reg, vs2: VReg },
<a href=#490 id=490 data-nosnippet>490</a>    <span class="doccomment">/// `vmv.s.x vd, rs1` - Copy scalar GPR rs1 to element 0 of vd
<a href=#491 id=491 data-nosnippet>491</a>    ///
<a href=#492 id=492 data-nosnippet>492</a>    /// funct6=010000, OPMVX, vs2=00000, vm=1
<a href=#493 id=493 data-nosnippet>493</a>    </span>VmvSX { vd: VReg, rs1: Reg },
<a href=#494 id=494 data-nosnippet>494</a>    <span class="doccomment">/// `vslideup.vx vd, vs2, rs1, vm` - Slide elements up by scalar amount
<a href=#495 id=495 data-nosnippet>495</a>    ///
<a href=#496 id=496 data-nosnippet>496</a>    /// funct6=001110, OPIVX
<a href=#497 id=497 data-nosnippet>497</a>    </span>VslideupVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#498 id=498 data-nosnippet>498</a>    <span class="doccomment">/// `vslideup.vi vd, vs2, uimm, vm` - Slide elements up by immediate amount
<a href=#499 id=499 data-nosnippet>499</a>    ///
<a href=#500 id=500 data-nosnippet>500</a>    /// funct6=001110, OPIVI
<a href=#501 id=501 data-nosnippet>501</a>    </span>VslideupVi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#502 id=502 data-nosnippet>502</a>    <span class="doccomment">/// `vslidedown.vx vd, vs2, rs1, vm` - Slide elements down by scalar amount
<a href=#503 id=503 data-nosnippet>503</a>    ///
<a href=#504 id=504 data-nosnippet>504</a>    /// funct6=001111, OPIVX
<a href=#505 id=505 data-nosnippet>505</a>    </span>VslidedownVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#506 id=506 data-nosnippet>506</a>    <span class="doccomment">/// `vslidedown.vi vd, vs2, uimm, vm` - Slide elements down by immediate amount
<a href=#507 id=507 data-nosnippet>507</a>    ///
<a href=#508 id=508 data-nosnippet>508</a>    /// funct6=001111, OPIVI
<a href=#509 id=509 data-nosnippet>509</a>    </span>VslidedownVi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#510 id=510 data-nosnippet>510</a>    <span class="doccomment">/// `vslide1up.vx vd, vs2, rs1, vm` - Slide up by 1 and insert scalar at element 0
<a href=#511 id=511 data-nosnippet>511</a>    ///
<a href=#512 id=512 data-nosnippet>512</a>    /// funct6=001110, OPMVX
<a href=#513 id=513 data-nosnippet>513</a>    </span>Vslide1upVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#514 id=514 data-nosnippet>514</a>    <span class="doccomment">/// `vslide1down.vx vd, vs2, rs1, vm` - Slide down by 1 and insert scalar at top
<a href=#515 id=515 data-nosnippet>515</a>    ///
<a href=#516 id=516 data-nosnippet>516</a>    /// funct6=001111, OPMVX
<a href=#517 id=517 data-nosnippet>517</a>    </span>Vslide1downVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#518 id=518 data-nosnippet>518</a>    <span class="doccomment">/// `vrgather.vv vd, vs2, vs1, vm` - Gather elements from vs2 using indices in vs1
<a href=#519 id=519 data-nosnippet>519</a>    ///
<a href=#520 id=520 data-nosnippet>520</a>    /// funct6=001100, OPIVV
<a href=#521 id=521 data-nosnippet>521</a>    </span>VrgatherVv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#522 id=522 data-nosnippet>522</a>    <span class="doccomment">/// `vrgather.vx vd, vs2, rs1, vm` - Gather elements from vs2 using scalar index
<a href=#523 id=523 data-nosnippet>523</a>    ///
<a href=#524 id=524 data-nosnippet>524</a>    /// funct6=001100, OPIVX
<a href=#525 id=525 data-nosnippet>525</a>    </span>VrgatherVx { vd: VReg, vs2: VReg, rs1: Reg, vm: bool },
<a href=#526 id=526 data-nosnippet>526</a>    <span class="doccomment">/// `vrgather.vi vd, vs2, uimm, vm` - Gather elements from vs2 using immediate index
<a href=#527 id=527 data-nosnippet>527</a>    ///
<a href=#528 id=528 data-nosnippet>528</a>    /// funct6=001100, OPIVI
<a href=#529 id=529 data-nosnippet>529</a>    </span>VrgatherVi { vd: VReg, vs2: VReg, uimm: u8, vm: bool },
<a href=#530 id=530 data-nosnippet>530</a>    <span class="doccomment">/// `vrgatherei16.vv vd, vs2, vs1, vm` - Gather with 16-bit indices
<a href=#531 id=531 data-nosnippet>531</a>    ///
<a href=#532 id=532 data-nosnippet>532</a>    /// funct6=001110, OPIVV
<a href=#533 id=533 data-nosnippet>533</a>    </span>Vrgatherei16Vv { vd: VReg, vs2: VReg, vs1: VReg, vm: bool },
<a href=#534 id=534 data-nosnippet>534</a>    <span class="doccomment">/// `vcompress.vm vd, vs2, vs1` - Compress active elements from vs2 under mask vs1
<a href=#535 id=535 data-nosnippet>535</a>    ///
<a href=#536 id=536 data-nosnippet>536</a>    /// funct6=010111, OPMVV, vm=1 (always unmasked)
<a href=#537 id=537 data-nosnippet>537</a>    </span>VcompressVm { vd: VReg, vs2: VReg, vs1: VReg },
<a href=#538 id=538 data-nosnippet>538</a>    <span class="doccomment">/// `vmv1r.v vd, vs2` - Whole register move (1 register)
<a href=#539 id=539 data-nosnippet>539</a>    ///
<a href=#540 id=540 data-nosnippet>540</a>    /// funct6=100111, OPIVI, simm5=00000, vm=1
<a href=#541 id=541 data-nosnippet>541</a>    </span>Vmv1rV { vd: VReg, vs2: VReg },
<a href=#542 id=542 data-nosnippet>542</a>    <span class="doccomment">/// `vmv2r.v vd, vs2` - Whole register move (2 registers)
<a href=#543 id=543 data-nosnippet>543</a>    ///
<a href=#544 id=544 data-nosnippet>544</a>    /// funct6=100111, OPIVI, simm5=00001, vm=1
<a href=#545 id=545 data-nosnippet>545</a>    </span>Vmv2rV { vd: VReg, vs2: VReg },
<a href=#546 id=546 data-nosnippet>546</a>    <span class="doccomment">/// `vmv4r.v vd, vs2` - Whole register move (4 registers)
<a href=#547 id=547 data-nosnippet>547</a>    ///
<a href=#548 id=548 data-nosnippet>548</a>    /// funct6=100111, OPIVI, simm5=00011, vm=1
<a href=#549 id=549 data-nosnippet>549</a>    </span>Vmv4rV { vd: VReg, vs2: VReg },
<a href=#550 id=550 data-nosnippet>550</a>    <span class="doccomment">/// `vmv8r.v vd, vs2` - Whole register move (8 registers)
<a href=#551 id=551 data-nosnippet>551</a>    ///
<a href=#552 id=552 data-nosnippet>552</a>    /// funct6=100111, OPIVI, simm5=00111, vm=1
<a href=#553 id=553 data-nosnippet>553</a>    </span>Vmv8rV { vd: VReg, vs2: VReg },
<a href=#554 id=554 data-nosnippet>554</a>}
</code></pre></div></section></main></body></html>