(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param30 = (({(((8'h9e) != (7'h44)) ? ((8'h9f) <= (8'h9f)) : (^(7'h42))), (((8'hb0) ? (8'ha6) : (8'ha1)) ? {(8'haa), (8'ha6)} : ((8'ha7) ^~ (8'ha6)))} ? ((((8'ha0) ? (8'hae) : (8'had)) ? ((8'ha6) ~^ (8'hab)) : ((7'h43) ? (8'hb8) : (8'ha2))) ~^ (((7'h42) ? (8'ha9) : (8'hbf)) < (+(8'ha5)))) : ({((8'hb8) ? (8'haa) : (8'ha6))} ? ({(8'hab)} ? ((8'hba) - (7'h42)) : ((8'hb9) == (8'ha9))) : (|(~(8'ha9))))) ? {{(8'ha8), (~((8'ha0) != (8'ha9)))}, (|({(8'h9f), (8'ha9)} ? ((8'hb8) ? (8'hb6) : (7'h43)) : (~&(8'hbf))))} : (|({(|(8'ha9)), (8'hbb)} * (8'ha7)))), 
parameter param31 = param30)
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h14f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire [(5'h11):(1'h0)] wire0;
  wire signed [(3'h4):(1'h0)] wire29;
  wire signed [(5'h12):(1'h0)] wire5;
  wire [(4'hc):(1'h0)] wire4;
  reg signed [(3'h7):(1'h0)] reg28 = (1'h0);
  reg [(5'h14):(1'h0)] reg26 = (1'h0);
  reg [(5'h11):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg24 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg21 = (1'h0);
  reg [(2'h3):(1'h0)] reg20 = (1'h0);
  reg [(4'hf):(1'h0)] reg18 = (1'h0);
  reg [(5'h12):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg10 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg14 = (1'h0);
  reg [(4'h9):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg9 = (1'h0);
  reg [(3'h5):(1'h0)] reg8 = (1'h0);
  reg [(2'h2):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg27 = (1'h0);
  reg [(4'ha):(1'h0)] reg23 = (1'h0);
  reg [(4'ha):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg11 = (1'h0);
  reg [(4'h8):(1'h0)] forvar10 = (1'h0);
  reg [(4'ha):(1'h0)] reg6 = (1'h0);
  assign y = {wire29,
                 wire5,
                 wire4,
                 reg28,
                 reg26,
                 reg25,
                 reg24,
                 reg22,
                 reg21,
                 reg20,
                 reg18,
                 reg17,
                 reg10,
                 reg16,
                 reg15,
                 reg14,
                 reg12,
                 reg9,
                 reg8,
                 reg7,
                 reg27,
                 reg23,
                 reg19,
                 reg13,
                 reg11,
                 forvar10,
                 reg6,
                 (1'h0)};
  assign wire4 = "JbE";
  assign wire5 = (("5zwY8" ^~ wire2[(4'ha):(1'h0)]) == $signed({"NUow",
                     (wire1[(1'h1):(1'h0)] ? (wire4 & (8'hbb)) : (^wire4))}));
  always
    @(posedge clk) begin
      reg6 = $signed($signed(wire5));
      reg7 <= $unsigned($signed($signed($signed(wire2))));
      reg8 <= (-$signed($unsigned($unsigned($signed((8'ha5))))));
      reg9 <= $unsigned(wire1[(2'h2):(2'h2)]);
      if ((($signed($signed((reg6 >= reg9))) != (8'hb4)) ?
          wire2 : "he0VTEJ8NUXoFHz"))
        begin
          for (forvar10 = (1'h0); (forvar10 < (3'h4)); forvar10 = (forvar10 + (1'h1)))
            begin
              reg11 = $unsigned($unsigned(($unsigned("vQuZc3JgQg4PJzXx6XFT") ?
                  ($unsigned(wire1) <<< $unsigned((7'h41))) : ((wire2 ?
                      (7'h43) : (8'h9e)) & ((8'hb4) ~^ (7'h42))))));
              reg12 <= $unsigned((((8'haf) != (forvar10 && (wire5 ?
                  wire5 : (8'haa)))) < (~&(wire5[(3'h7):(1'h1)] ?
                  wire5[(5'h12):(4'hb)] : $unsigned(wire2)))));
              reg13 = {$unsigned(("iWnVKoJIi7c5oJmvUm" ?
                      wire4 : wire2[(3'h7):(1'h0)]))};
            end
          reg14 <= (wire0 * "69R");
          reg15 <= (^~(&"YwCmAppfrPvmpxrvDDYY"));
          reg16 <= ($signed(($unsigned($unsigned((8'ha5))) ?
              forvar10[(1'h0):(1'h0)] : $signed("4Q1hEp9u1L0FsrdbdfXr"))) != (($signed($unsigned(reg12)) == reg11) ?
              $signed($signed({wire0})) : $unsigned(($signed(wire1) > $unsigned(wire2)))));
        end
      else
        begin
          reg10 <= (((!$signed($signed(forvar10))) ?
              reg16 : $signed($unsigned(((8'hb9) << (8'hb2))))) <<< ((!$unsigned($unsigned(reg12))) ?
              "SLtfG8" : "rcqsZRDE6SloYxrBGg"));
          if ($signed($signed((((forvar10 ? reg15 : reg7) && (wire3 ?
                  reg11 : wire3)) ?
              $unsigned($signed(reg16)) : ((~&(8'hb2)) * (wire3 ?
                  reg12 : wire4))))))
            begin
              reg11 = (reg7[(2'h2):(1'h0)] && {"dZhziATQN0EpL3SimJ"});
              reg13 = "kgnfLBAKa8LX";
              reg14 <= wire1[(1'h0):(1'h0)];
              reg15 <= (8'haa);
              reg16 <= (($unsigned(reg12[(3'h6):(1'h0)]) ?
                  $signed("c6icJ5Wv8DT9CE") : $unsigned((~|$signed(wire4)))) >> "kvXsc1QD3thAzzMraxQq");
            end
          else
            begin
              reg12 <= ($unsigned(((~^(~^reg11)) ?
                  $unsigned(reg10) : ("ez7CuRSEi" ?
                      reg6[(2'h3):(2'h2)] : $unsigned(wire4)))) || ("wty22nFKJ2WpC" ^ reg13[(4'hd):(3'h5)]));
            end
          if ("fIMtJp2Mo")
            begin
              reg17 <= {(^reg16[(3'h6):(3'h4)]), wire5[(5'h12):(4'h8)]};
              reg18 <= (!reg7);
            end
          else
            begin
              reg17 <= "iY9WyCWlGeNU17";
              reg19 = (!wire0);
              reg20 <= {{$signed((^reg18[(4'hb):(3'h5)])),
                      (|$signed({wire3, reg18}))},
                  $signed(wire0)};
              reg21 <= {reg17};
              reg22 <= ((8'hbb) ?
                  $signed(reg19[(4'h9):(4'h8)]) : $unsigned(($unsigned($signed(reg14)) ?
                      reg15[(1'h0):(1'h0)] : $unsigned("Rqm4HDqHT2KQDp"))));
            end
          if (reg9[(5'h11):(4'ha)])
            begin
              reg23 = (^~reg10);
              reg24 <= $unsigned((wire5[(5'h11):(5'h10)] ?
                  $unsigned(wire1) : $signed((8'hb4))));
              reg25 <= (!$unsigned(({$signed(reg18)} ?
                  "FhwOAbGp8BWYI" : "CAssS")));
              reg26 <= $signed((reg13[(4'h8):(3'h6)] && (reg14 ?
                  reg8[(3'h5):(3'h4)] : wire2[(4'h9):(3'h4)])));
            end
          else
            begin
              reg24 <= "xp1dPhh";
              reg27 = {(~^reg9[(1'h1):(1'h1)]), reg13};
              reg28 <= wire5;
            end
        end
    end
  assign wire29 = ($signed(reg14) >> reg17[(5'h12):(3'h4)]);
endmodule