# Reading D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do RCA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Error (suppr# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2 {D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:40 on Aug 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2" D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:40:41 on Aug 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2 {D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:41 on Aug 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2" D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 21:40:41 on Aug 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2 {D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/RCA_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:41 on Aug 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2" D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/RCA_tb.v 
# -- Compiling module RCA_tb
# 
# Top level modules:
# 	RCA_tb
# End time: 21:40:41 on Aug 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  RCA_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" RCA_tb 
# Start time: 21:40:41 on Aug 15,2023
# Loading work.RCA_tb
# Loading work.RCA
# Loading work.adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# ** Note: $stop    : D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/RCA_tb.v(39)
#    Time: 60 ns  Iteration: 1  Instance: /RCA_tb
# Break in Module RCA_tb at D:/xy/GDA/MS/ECE/550/Recitation/2/Lab_2/RCA_tb.v line 39
# End time: 21:41:13 on Aug 15,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
