0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sim_1/new/SS_UART_TB.v,1762945876,verilog,,,,SS_UART_TB,,,,,,,,
C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_DIVIDER.v,1763369627,verilog,,C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_UART.v,,SS_DIVIDER,,,,,,,,
C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_UART.v,1763381561,verilog,,C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sim_1/new/SS_UART_TB.v,,SS_UART,,,,,,,,
