// Seed: 2935771984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout tri0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_3;
  assign id_3 = -1;
  wire id_7;
  ;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd96
) (
    output logic id_0,
    output supply1 id_1,
    input wire _id_2,
    output logic id_3,
    output tri1 id_4
);
  always @(posedge 1 or posedge id_2 - 1) begin : LABEL_0
    id_0 <= -1;
    if (1 == 1) disable id_6;
    else begin : LABEL_1
      id_3 = 1;
      if (1) assert (id_6 || id_6);
    end
  end
  integer [id_2  >>  -1 : id_2  <  1] id_7;
  ;
  assign id_4 = id_7 == id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
