{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@266:284@HdlStmProcess", " * The output register of the memory creates a extra clock cycle of latency on\n * the data path. We need to handle this more the handshaking signals. If data\n * is available in the memory it will be available one clock cycle later in the\n * output register.\n */\nalways @(posedge dest_clk) begin\n  if (dest_reset == 1'b1) begin\n    dest_mem_data_valid <= 1'b0;\n  end else if (dest_valid == 1'b1) begin\n    dest_mem_data_valid <= 1'b1;\n  end else if (dest_mem_data_ready == 1'b1) begin\n    dest_mem_data_valid <= 1'b0;\n  end\nend\n\n/*\n * This clears dest_data_last after the last beat. Strictly speaking this is not\n * necessary if this followed AXI handshaking rules since dest_data_last would\n * be qualified by dest_data_valid and it is OK to retain the previous value of\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[271, "always @(posedge dest_clk) begin\n"], [272, "  if (dest_reset == 1'b1) begin\n"], [273, "    dest_mem_data_valid <= 1'b0;\n"], [274, "  end else if (dest_valid == 1'b1) begin\n"], [275, "    dest_mem_data_valid <= 1'b1;\n"], [276, "  end else if (dest_mem_data_ready == 1'b1) begin\n"], [277, "    dest_mem_data_valid <= 1'b0;\n"], [278, "  end\n"], [279, "end\n"]], "Add": []}}