git clone --depth 1 --no-tags https://github.com/Venkaraddi7/Elevator_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640441324
git clone --depth 1 --no-tags https://github.com/HexSDR/burn_spi_flash_via_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635711869
git clone --depth 1 --no-tags https://github.com/KevlarKanou/apb_watchdog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639690309
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/ALU-Day-030-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638609967
git clone --depth 1 --no-tags https://github.com/EshanJayasundara/The-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637877484
git clone --depth 1 --no-tags https://github.com/Jilin-Zhang/ASYNC-Chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635234035
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Clock-Buffer-Day-029-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637896256
git clone --depth 1 --no-tags https://github.com/Knightmare-0/Vishnu-VSD-HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636934598
git clone --depth 1 --no-tags https://github.com/kurlytail/ai-nvme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636904531
git clone --depth 1 --no-tags https://github.com/FlorianFrank/verilog-baremetal-sram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639091118
git clone --depth 1 --no-tags https://github.com/EECS150/asic_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639608091
git clone --depth 1 --no-tags https://github.com/shanasaiko/RSA_on_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639270673
git clone --depth 1 --no-tags https://github.com/AnterCreeper/Tang_Audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636213652
git clone --depth 1 --no-tags https://github.com/f-of-e/gb3-resources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638838793
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Vedic-Multiplier-Day-028-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637483454
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/MYTH-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637929125
git clone --depth 1 --no-tags https://github.com/lionelZhaowy/CPU8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636683180
git clone --depth 1 --no-tags https://github.com/CLDSea/FPGA_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637260823
git clone --depth 1 --no-tags https://github.com/OmarMongy/ALU_8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640623101
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Mealy-Sequence-Detector-Day-033-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639799029
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Moore-Sequence-Detector-Day-032-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639569407
git clone --depth 1 --no-tags https://github.com/944613709/Design-of-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640926935
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Tang_nano_9k_Piort_go_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637211994
git clone --depth 1 --no-tags https://github.com/Shashvat300/Traffic_Signal_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642084077
git clone --depth 1 --no-tags https://github.com/TejasBN28/HISPE-High-Speed-Configurable-Floating-Point-Multi-Precision-Processing-Element-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640494588
git clone --depth 1 --no-tags https://github.com/Gbps/axichacha_xilinx_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640351217
git clone --depth 1 --no-tags https://github.com/sandbox-quantum/sdith-impl-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635892434
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/VGA_Text-editor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635510046
git clone --depth 1 --no-tags https://github.com/iRustom/Sequential-Signed-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634891168
git clone --depth 1 --no-tags https://github.com/mourya2062/RISC_V_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637024096
git clone --depth 1 --no-tags https://github.com/terriellis120/Researchfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637648130
git clone --depth 1 --no-tags https://github.com/tarunraheja84/Fountain_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635418297
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Single_Address_ROM-Day-025-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636363208
git clone --depth 1 --no-tags https://github.com/BenSmithLight/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637569749
git clone --depth 1 --no-tags https://github.com/Prajjalak/FPGA_Thermometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638877957
git clone --depth 1 --no-tags https://github.com/BwanaFr/mce2hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638529050
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Minority-Detector-Day-027-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637159958
git clone --depth 1 --no-tags https://github.com/terriellis120/bug-free-waffle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635018871
git clone --depth 1 --no-tags https://github.com/qyw123/gatelevel_netlist_dataset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640289420
git clone --depth 1 --no-tags https://github.com/parkms1000/amur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638223679
git clone --depth 1 --no-tags https://github.com/JoyBed/joyv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641575336
git clone --depth 1 --no-tags https://github.com/Araf020/shift_register_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639747884
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/House-Utilities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637073595
git clone --depth 1 --no-tags https://github.com/MohammadFarrahi/CAD-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637772710
git clone --depth 1 --no-tags https://github.com/hjljhl/LogicSynthesisProject2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639397689
git clone --depth 1 --no-tags https://github.com/hransom528/VerilogModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640704006
git clone --depth 1 --no-tags https://github.com/ThomasHODonnell/VerilogTrafficController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635568238
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Sequence-Detector-Day-031-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639028139
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/dESIGN-OF-8o85-4-BIT-MICROPROCESSOR-using-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640909265
git clone --depth 1 --no-tags https://github.com/islam-nasser0/Design-and-layout-of-modified-Baugh-Wooley-multiplier-array-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641229126
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/ARM-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637062975
git clone --depth 1 --no-tags https://github.com/aiden21c/ATMega32A_Emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636038527
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2023_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641843720
git clone --depth 1 --no-tags https://github.com/Sourav365/I2C-Protocol-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634893354
git clone --depth 1 --no-tags https://github.com/Jackie425/CNN_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638919309
git clone --depth 1 --no-tags https://github.com/visionvlsi/internships2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637731798
git clone --depth 1 --no-tags https://github.com/Art/Oscillator-for-Adiabatic-Computational-Circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635939454
git clone --depth 1 --no-tags https://github.com/Traviste/Fyre-core-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636462231
git clone --depth 1 --no-tags https://github.com/whbhw/MIPS5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638500379
git clone --depth 1 --no-tags https://github.com/Ahmed0100/processor_uart_system_synopsys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636660891
git clone --depth 1 --no-tags https://github.com/Jormit/Single-Cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634772118
git clone --depth 1 --no-tags https://github.com/Aleksandra564/SDUP_Dijkstra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636451435
git clone --depth 1 --no-tags https://github.com/YOILLO/schem_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641100975
git clone --depth 1 --no-tags https://github.com/MohamadHoseinMaleki/Mips_ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640657739
git clone --depth 1 --no-tags https://github.com/calsfu/verilog_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638700959
git clone --depth 1 --no-tags https://github.com/sabuhamad/CSM152A-Digital-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639676732
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Dual_Port_RAM-Day-024-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635887847
git clone --depth 1 --no-tags https://github.com/zycn22/cycle_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637835568
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639120663
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Dual_Address_ROM-Day-026-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636734586
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/MOD-N-Counter-Day-022-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634814189
git clone --depth 1 --no-tags https://github.com/ysba/verilog-loba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636018939
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-asimkhan8107.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641780819
git clone --depth 1 --no-tags https://github.com/wonderfulnx/Leggiero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637644150
git clone --depth 1 --no-tags https://github.com/leviathanch/KnightMCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641474375
git clone --depth 1 --no-tags https://github.com/wxjHits/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640720672
git clone --depth 1 --no-tags https://github.com/ushasrialla/Pipelined-Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636878699
git clone --depth 1 --no-tags https://github.com/indu-77/dual_port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639556447
git clone --depth 1 --no-tags https://github.com/Dbyisshit/IIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638748255
git clone --depth 1 --no-tags https://github.com/Arkaeriit/reflet-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635345074
git clone --depth 1 --no-tags https://github.com/aidn628/FPGA-Robot-Arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635475075
git clone --depth 1 --no-tags https://github.com/Aman-Lachhiramka/32-bit-ALU-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636714844
git clone --depth 1 --no-tags https://github.com/cwang360/vortex-gpushield.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640128590
git clone --depth 1 --no-tags https://github.com/calint/zen-x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637556284
git clone --depth 1 --no-tags https://github.com/GVTK7/Systolic_Matrix_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641282026
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2023_Laser-Treatment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641949749
git clone --depth 1 --no-tags https://github.com/highgroundmaster/ASCON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635149560
git clone --depth 1 --no-tags https://github.com/bjonnh/carl-blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636842675
git clone --depth 1 --no-tags https://github.com/WickedStereo/SRAM-BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640744883
git clone --depth 1 --no-tags https://github.com/Sweeneyliu114514/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641657161
git clone --depth 1 --no-tags https://github.com/KennethAlvarez27/ASIC-Implementation-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639282848
git clone --depth 1 --no-tags https://github.com/aryangupta0405/morsecode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638714014
git clone --depth 1 --no-tags https://github.com/Dhruv146/Risc-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637781441
git clone --depth 1 --no-tags https://github.com/ayandeephazra/CISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640063337
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Single_Port_RAM-Day-023-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635408337
git clone --depth 1 --no-tags https://github.com/biswa2025/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639752848
