

================================================================
== Vitis HLS Report for 'B_IO_L2_in_0_x0'
================================================================
* Date:           Sun Sep 18 14:02:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |  min  |    max   |   Type  |
    +---------+----------+----------+-----------+-------+----------+---------+
    |    83976|  25345032|  0.280 ms|  84.475 ms|  83976|  25345032|     none|
    +---------+----------+----------+-----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |                                                                           |  Latency (cycles)  | Iteration |  Initiation Interval  |  Trip |          |
        |                                 Loop Name                                 |   min   |    max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_0_x0_loop_1_B_IO_L2_in_0_x0_loop_2_B_IO_L2_in_0_x0_loop_3     |    43008|  25304064|  14 ~ 8237|          -|          -|   3072|        no|
        | + B_IO_L2_in_0_x0_loop_4                                                  |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_0_x0_loop_5                                                |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_0_x0_loop_6                                                |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_0_x0_loop_7_B_IO_L2_in_0_x0_loop_8                           |     8192|      8192|        129|        128|        128|     64|       yes|
        | + B_IO_L2_in_0_x0_loop_12                                                 |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_0_x0_loop_13                                               |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_0_x0_loop_14                                               |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_0_x0_loop_15_B_IO_L2_in_0_x0_loop_16                         |     8192|      8192|        129|        128|        128|     64|       yes|
        |- B_IO_L2_in_0_x0_loop_20_B_IO_L2_in_0_x0_loop_21_B_IO_L2_in_0_x0_loop_22  |    40965|     40965|         82|         80|         80|    512|       yes|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      625|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|     2594|     -|
|Register             |        -|      -|     1131|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|     1163|     3252|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U    |B_IO_L2_in_0_x0_data_split_V    |        0|  32|  33|    0|     8|   32|     1|          256|
    |local_B_ping_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|   0|   0|    0|     2|  256|     1|          512|
    |local_B_pong_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|   0|   0|    0|     2|  256|     1|          512|
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                |       16|  32|  33|    0|    12|  544|     3|         1280|
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1488_fu_1195_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1489_fu_1276_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_1490_fu_1069_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1491_fu_1094_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_1492_fu_1040_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1493_fu_1028_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1494_fu_921_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1495_fu_946_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_1496_fu_892_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1497_fu_880_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1498_fu_970_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln691_fu_794_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln890_263_fu_1183_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln890_264_fu_1057_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln890_265_fu_909_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln890_266_fu_988_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln890_267_fu_721_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_1220_p2                 |         +|   0|  0|  17|          10|           1|
    |c3_101_fu_1007_p2                    |         +|   0|  0|  12|           4|           1|
    |c3_102_fu_859_p2                     |         +|   0|  0|  12|           4|           1|
    |add_i_i611_cast_fu_735_p2            |         -|   0|  0|  13|           6|           6|
    |add_i_i611_cast_mid1_fu_831_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln1082_1_fu_788_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1082_fu_770_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln1083_fu_817_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln890_fu_1242_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage11_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage1_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state100_pp2_stage90_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state145_pp4_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state147_pp5_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state281_pp6_stage6_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state356_pp6_stage1_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1084_fu_782_p2                |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln1090_fu_853_p2                |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1095_fu_874_p2                |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln1157_fu_1001_p2               |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1162_fu_1022_p2               |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln886_28_fu_869_p2              |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln886_fu_1017_p2                |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890162_fu_747_p2              |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_1478_fu_1189_p2           |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln890_1479_fu_1201_p2           |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln890_1480_fu_1236_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1481_fu_1063_p2           |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1482_fu_1046_p2           |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1483_fu_1034_p2           |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1484_fu_915_p2            |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1485_fu_898_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1486_fu_886_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1487_fu_1075_p2           |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1488_fu_927_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_741_p2                 |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state142_pp3_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1     |        or|   0|  0|   2|           1|           1|
    |or_ln1082_fu_760_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1083_1_fu_812_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1083_fu_800_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1236_fu_1248_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_976_p2                   |        or|   0|  0|   2|           1|           1|
    |c2_V_82_fu_980_p3                    |    select|   0|  0|   8|           1|           1|
    |select_ln1082_1_fu_776_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln1082_fu_753_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln1083_fu_837_p3              |    select|   0|  0|   6|           1|           6|
    |select_ln1236_fu_1253_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln691_43_fu_952_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln691_fu_1100_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln890_302_fu_1207_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln890_303_fu_1270_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln890_304_fu_1081_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln890_305_fu_933_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln890_306_fu_994_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_845_p3               |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1              |       xor|   0|  0|   2|           2|           1|
    |arb_fu_965_p2                        |       xor|   0|  0|   2|           2|           1|
    |xor_ln1082_fu_765_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln1083_fu_806_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_1231_p2                 |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 625|         296|         235|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+-----+-----------+
    |                    Name                   |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                  |  1850|        350|    1|        350|
    |ap_done                                    |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                    |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp5_iter1                    |     9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                    |     9|          2|    1|          2|
    |ap_phi_mux_c4_V_87_phi_fu_449_p4           |     9|          2|    2|          4|
    |ap_phi_mux_c4_V_phi_fu_516_p4              |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_123_phi_fu_539_p4          |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_124_phi_fu_472_p4          |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_phi_fu_572_p4              |     9|          2|    2|          4|
    |ap_phi_mux_c6_V_137_phi_fu_483_p4          |     9|          2|    6|         12|
    |ap_phi_mux_c6_V_phi_fu_550_p4              |     9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten45_phi_fu_583_p4  |     9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten58_phi_fu_561_p4  |     9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten9_phi_fu_528_p4   |     9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_461_p4    |     9|          2|    7|         14|
    |arb_32_reg_399                             |     9|          2|    1|          2|
    |c1_V_reg_373                               |     9|          2|    3|          6|
    |c2_V_reg_411                               |     9|          2|    8|         16|
    |c3_100_reg_423                             |     9|          2|    4|          8|
    |c3_reg_490                                 |     9|          2|    4|          8|
    |c4_V_86_reg_501                            |     9|          2|    2|          4|
    |c4_V_87_reg_445                            |     9|          2|    2|          4|
    |c4_V_88_reg_434                            |     9|          2|    2|          4|
    |c4_V_reg_512                               |     9|          2|    2|          4|
    |c5_V_123_reg_535                           |     9|          2|    2|          4|
    |c5_V_124_reg_468                           |     9|          2|    2|          4|
    |c5_V_reg_568                               |     9|          2|    2|          4|
    |c6_V_137_reg_479                           |     9|          2|    6|         12|
    |c6_V_reg_546                               |     9|          2|    6|         12|
    |c7_V_reg_590                               |     9|          2|    4|          8|
    |data_split_V_address0                      |    59|         11|    3|         33|
    |data_split_V_address1                      |    54|         10|    3|         30|
    |data_split_V_d0                            |    54|         10|   32|        320|
    |data_split_V_d1                            |    54|         10|   32|        320|
    |fifo_B_B_IO_L2_in_0_x09_blk_n              |     9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_1_x010_blk_n             |     9|          2|    1|          2|
    |fifo_B_PE_0_0_x061_blk_n                   |     9|          2|    1|          2|
    |fifo_B_PE_0_0_x061_din                     |   102|         21|   32|        672|
    |indvar_flatten17_reg_361                   |     9|          2|   11|         22|
    |indvar_flatten37_reg_350                   |     9|          2|   12|         24|
    |indvar_flatten45_reg_579                   |     9|          2|   10|         20|
    |indvar_flatten58_reg_557                   |     9|          2|   10|         20|
    |indvar_flatten9_reg_524                    |     9|          2|    7|         14|
    |indvar_flatten_reg_457                     |     9|          2|    7|         14|
    |local_B_ping_V_address0                    |    14|          3|    1|          3|
    +-------------------------------------------+------+-----------+-----+-----------+
    |Total                                      |  2594|        505|  278|       2080|
    +-------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_i_i611_cast_reg_1286                |    3|   0|    6|          3|
    |add_ln691_1492_reg_1484                 |    2|   0|    2|          0|
    |add_ln691_1496_reg_1405                 |    2|   0|    2|          0|
    |add_ln890_263_reg_1557                  |   10|   0|   10|          0|
    |add_ln890_264_reg_1493                  |    7|   0|    7|          0|
    |add_ln890_265_reg_1414                  |    7|   0|    7|          0|
    |add_ln890_267_reg_1281                  |   12|   0|   12|          0|
    |add_ln890_reg_1583                      |   10|   0|   10|          0|
    |and_ln1082_1_reg_1354                   |    1|   0|    1|          0|
    |and_ln1083_reg_1363                     |    1|   0|    1|          0|
    |ap_CS_fsm                               |  349|   0|  349|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                 |    1|   0|    1|          0|
    |arb_32_reg_399                          |    1|   0|    1|          0|
    |c1_V_reg_373                            |    3|   0|    3|          0|
    |c2_V_reg_411                            |    8|   0|    8|          0|
    |c3_100_reg_423                          |    4|   0|    4|          0|
    |c3_101_reg_1462                         |    4|   0|    4|          0|
    |c3_102_reg_1383                         |    4|   0|    4|          0|
    |c3_reg_490                              |    4|   0|    4|          0|
    |c4_V_86_reg_501                         |    2|   0|    2|          0|
    |c4_V_87_reg_445                         |    2|   0|    2|          0|
    |c4_V_88_reg_434                         |    2|   0|    2|          0|
    |c4_V_reg_512                            |    2|   0|    2|          0|
    |c5_V_123_reg_535                        |    2|   0|    2|          0|
    |c5_V_124_reg_468                        |    2|   0|    2|          0|
    |c5_V_reg_568                            |    2|   0|    2|          0|
    |c6_V_137_reg_479                        |    6|   0|    6|          0|
    |c6_V_reg_546                            |    6|   0|    6|          0|
    |c7_V_reg_590                            |    4|   0|    4|          0|
    |data_split_V_addr_reg_1599              |    3|   0|    3|          0|
    |icmp_ln890162_reg_1295                  |    1|   0|    1|          0|
    |icmp_ln890_1478_reg_1562                |    1|   0|    1|          0|
    |icmp_ln890_1478_reg_1562_pp6_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_1479_reg_1566                |    1|   0|    1|          0|
    |icmp_ln890_1481_reg_1498                |    1|   0|    1|          0|
    |icmp_ln890_1482_reg_1489                |    1|   0|    1|          0|
    |icmp_ln890_1483_reg_1480                |    1|   0|    1|          0|
    |icmp_ln890_1484_reg_1419                |    1|   0|    1|          0|
    |icmp_ln890_1485_reg_1410                |    1|   0|    1|          0|
    |icmp_ln890_1486_reg_1401                |    1|   0|    1|          0|
    |indvar_flatten17_reg_361                |   11|   0|   11|          0|
    |indvar_flatten37_reg_350                |   12|   0|   12|          0|
    |indvar_flatten45_reg_579                |   10|   0|   10|          0|
    |indvar_flatten58_reg_557                |   10|   0|   10|          0|
    |indvar_flatten9_reg_524                 |    7|   0|    7|          0|
    |indvar_flatten_reg_457                  |    7|   0|    7|          0|
    |intra_trans_en_reg_385                  |    1|   0|    1|          0|
    |or_ln1083_reg_1359                      |    1|   0|    1|          0|
    |p_Result_4592_0_0_1_reg_1522            |   32|   0|   32|          0|
    |p_Result_4592_0_0_2_reg_1527            |   32|   0|   32|          0|
    |p_Result_4592_0_0_3_reg_1532            |   32|   0|   32|          0|
    |p_Result_4592_0_0_4_reg_1537            |   32|   0|   32|          0|
    |p_Result_4592_0_0_5_reg_1542            |   32|   0|   32|          0|
    |p_Result_4592_0_0_6_reg_1547            |   32|   0|   32|          0|
    |p_Result_4592_0_0_7_reg_1552            |   32|   0|   32|          0|
    |reg_672                                 |   32|   0|   32|          0|
    |reg_679                                 |   32|   0|   32|          0|
    |reg_686                                 |   32|   0|   32|          0|
    |reg_693                                 |   32|   0|   32|          0|
    |reg_700                                 |   32|   0|   32|          0|
    |reg_707                                 |   32|   0|   32|          0|
    |reg_714                                 |   32|   0|   32|          0|
    |select_ln1083_reg_1368                  |    3|   0|    6|          3|
    |select_ln1236_reg_1594                  |    4|   0|    4|          0|
    |select_ln691_43_reg_1433                |    6|   0|    6|          0|
    |select_ln691_reg_1512                   |    6|   0|    6|          0|
    |select_ln890_302_reg_1573               |    2|   0|    2|          0|
    |select_ln890_303_reg_1605               |   10|   0|   10|          0|
    |select_ln890_304_reg_1502               |    2|   0|    2|          0|
    |select_ln890_305_reg_1423               |    2|   0|    2|          0|
    |select_ln890_reg_1374                   |    3|   0|    3|          0|
    |trunc_ln674_84_reg_1517                 |   32|   0|   32|          0|
    |trunc_ln674_85_reg_1438                 |   32|   0|   32|          0|
    |trunc_ln674_reg_1588                    |   32|   0|   32|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 1131|   0| 1137|          6|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|fifo_B_B_IO_L2_in_0_x09_dout     |   in|  256|     ap_fifo|   fifo_B_B_IO_L2_in_0_x09|       pointer|
|fifo_B_B_IO_L2_in_0_x09_empty_n  |   in|    1|     ap_fifo|   fifo_B_B_IO_L2_in_0_x09|       pointer|
|fifo_B_B_IO_L2_in_0_x09_read     |  out|    1|     ap_fifo|   fifo_B_B_IO_L2_in_0_x09|       pointer|
|fifo_B_B_IO_L2_in_1_x010_din     |  out|  256|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_full_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_write   |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_PE_0_0_x061_din           |  out|   32|     ap_fifo|        fifo_B_PE_0_0_x061|       pointer|
|fifo_B_PE_0_0_x061_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_0_0_x061|       pointer|
|fifo_B_PE_0_0_x061_write         |  out|    1|     ap_fifo|        fifo_B_PE_0_0_x061|       pointer|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

