<<<<<<< HEAD
EN charmap NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARMAP.vhd sub00/vhpl83 1481118704
AR mmu behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd sub00/vhpl76 1481118719
EN ddr2_ram_core_rd_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl15 1481118652
EN ddr2_ram_core_cal_ctl NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl19 1481118656
EN asciiunit NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ASCIIUNIT.vhd sub00/vhpl81 1481118710
AR ddr2_ram_core_ram8d_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl18 1481118655
AR clockdivider behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ClockDivider.vhd sub00/vhpl64 1481118703
AR ddr2_ram_core_rd_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl16 1481118653
EN ddr2_ram_core_cal_top NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd sub00/vhpl37 1481118674
AR ddr2_ram_core_data_path_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl42 1481118679
EN cu NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd sub00/vhpl59 1481118698
AR vga behaviour C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd sub00/vhpl70 1481118713
EN ddr2_ram_core_infrastructure_top NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl53 1481118690
AR cpu cpu_1 C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CPU.vhd sub00/vhpl74 1481118717
EN clock_vhdl NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/Clock_VHDL.vhd sub00/vhpl65 1481118706
EN blockram NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/BLOCKRAM.vhd sub00/vhpl55 1481118692
AR ddr2_ram_core_infrastructure arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl44 1481118681
AR ddr2_ram_core_fifo_0_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl10 1481118647
EN ddr2_ram_core_tap_dly NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl21 1481118658
AR ddr2_ram_core_cal_ctl arc_cal_ctl C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl20 1481118657
AR ddr2_ram_core_cal_top arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd sub00/vhpl38 1481118675
AR ddr2_read_vhdl verhalten C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Read_VHDL.vhd sub00/vhpl50 1481118687
AR cu cu_1 C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd sub00/vhpl60 1481118699
AR ddr2_ram_core_infrastructure_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl24 1481118661
EN cpu NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CPU.vhd sub00/vhpl73 1481118716
EN ddr2_read_vhdl NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Read_VHDL.vhd sub00/vhpl49 1481118686
AR clock_vhdl verhalten C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/Clock_VHDL.vhd sub00/vhpl66 1481118707
AR ddr2_ram_core_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl46 1481118683
PH ddr2_ram_core_parameters_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd sub00/vhpl00 1481118637
AR ddr2_ram_core_wr_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl14 1481118651
EN ddr2_ram_core_data_path_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl41 1481118678
EN ddr2_ram_core_infrastructure NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl43 1481118680
EN toplevel NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd sub00/vhpl79 1481118722
AR clk133m_dcm behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/clk133m_dcm.vhd sub00/vhpl68 1481118709
EN vga NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd sub00/vhpl69 1481118712
AR charram behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARRAM.vhd sub00/vhpl86 1481118695
EN ddr2_control_vhdl NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Control_VHDL.vhd sub00/vhpl57 1481118696
AR ddr2_write_vhdl verhalten C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Write_VHDL.vhd sub00/vhpl48 1481118685
EN ddr2_ram_core_fifo_1_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl11 1481118648
EN ddr2_ram_core_dqs_delay NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl07 1481118644
EN mmu NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd sub00/vhpl75 1481118718
AR ddr2_control_vhdl verhalten C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Control_VHDL.vhd sub00/vhpl58 1481118697
AR ddr2_ram_core_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd sub00/vhpl40 1481118677
EN ddr2_ram_core_fifo_0_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl09 1481118646
AR blockram behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/BLOCKRAM.vhd sub00/vhpl56 1481118693
EN ddr2_write_vhdl NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Write_VHDL.vhd sub00/vhpl47 1481118684
AR ddr2_ram_core_fifo_1_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl12 1481118649
AR charmap behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARMAP.vhd sub00/vhpl84 1481118705
AR ddr2_ram_core_data_path_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl28 1481118665
AR ddr2_ram_core_top_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd sub00/vhpl52 1481118689
EN ddr2_ram_core_clk_dcm NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl35 1481118672
AR ddr2_ram_core_s3_dqs_iob arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl04 1481118641
EN clockdivider NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ClockDivider.vhd sub00/vhpl63 1481118702
AR ddr2_ram_core arc_mem_interface_top C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core.vhd sub00/vhpl78 1481118721
EN charram NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARRAM.vhd sub00/vhpl85 1481118694
EN ddr2_ram_core_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl45 1481118682
EN ddr2_ram_core_data_write_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl33 1481118670
EN ddr2_ram_core_wr_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl13 1481118650
EN ddr2_ram_core_ram8d_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl17 1481118654
EN ddr2_ram_core_infrastructure_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl23 1481118660
AR vga_clk behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl72 1481118715
EN ddr2_ram_core_data_read_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl31 1481118668
EN ddr2_ram_core_data_path_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl27 1481118664
EN vga_clk NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl71 1481118714
EN ddr2_ram_core_s3_dq_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl05 1481118642
AR ddr2_ram_core_controller_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl26 1481118663
AR ddr2_ram_core_data_read_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl30 1481118667
EN ddr2_ram_core_s3_dm_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl01 1481118638
AR ddr2_ram_core_tap_dly arc_tap_dly C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl22 1481118659
EN ddr2_ram_core_top_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd sub00/vhpl51 1481118688
AR ddr2_ram_core_infrastructure_top arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl54 1481118691
EN ddr2_ram_core_controller_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl25 1481118662
AR asciiunit behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ASCIIUNIT.vhd sub00/vhpl82 1481118711
AR alu behavioral C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd sub00/vhpl62 1481118701
EN ddr2_ram_core NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core.vhd sub00/vhpl77 1481118720
EN ddr2_ram_core_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd sub00/vhpl39 1481118676
AR ddr2_ram_core_s3_dq_iob arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl06 1481118643
EN ddr2_ram_core_s3_dqs_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl03 1481118640
EN clk133m_dcm NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/clk133m_dcm.vhd sub00/vhpl67 1481118708
AR ddr2_ram_core_data_write_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl34 1481118671
EN ddr2_ram_core_data_read_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl29 1481118666
AR ddr2_ram_core_data_read_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl32 1481118669
AR ddr2_ram_core_clk_dcm arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl36 1481118673
EN alu NULL C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd sub00/vhpl61 1481118700
AR ddr2_ram_core_dqs_delay arc_dqs_delay C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl08 1481118645
AR toplevel behaviour C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd sub00/vhpl80 1481118723
AR ddr2_ram_core_s3_dm_iob arc C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl02 1481118639
=======
EN charmap NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CHARMAP.vhd sub00/vhpl67 1481290815
AR mmu behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/MMU.vhd sub00/vhpl82 1481290830
EN ddr2_ram_core_rd_gray_cntr NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl15 1481290763
EN ddr2_ram_core_cal_ctl NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl19 1481290767
EN asciiunit NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ASCIIUNIT.vhd sub00/vhpl73 1481290821
AR ddr2_ram_core_ram8d_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl18 1481290766
AR clockdivider behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ClockDivider.vhd sub00/vhpl66 1481290814
AR ddr2_ram_core_rd_gray_cntr arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl16 1481290764
EN ddr2_ram_core_cal_top NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd sub00/vhpl37 1481290785
AR ddr2_ram_core_data_path_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl42 1481290790
EN cu NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CU.vhd sub00/vhpl61 1481290809
AR vga behaviour C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/vga.vhd sub00/vhpl76 1481290824
EN ddr2_ram_core_infrastructure_top NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl53 1481290801
AR cpu cpu_1 C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CPU.vhd sub00/vhpl80 1481290828
EN clock_vhdl NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/Clock_VHDL.vhd sub00/vhpl69 1481290817
EN blockram NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/BLOCKRAM.vhd sub00/vhpl55 1481290803
AR ddr2_ram_core_infrastructure arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl44 1481290792
AR ddr2_ram_core_fifo_0_wr_en_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl10 1481290758
AR ddr2_ram_core_cal_ctl arc_cal_ctl C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl20 1481290768
EN ddr2_ram_core_tap_dly NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl21 1481290769
AR ddr2_ram_core_cal_top arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd sub00/vhpl38 1481290786
AR ddr2_read_vhdl verhalten C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Read_VHDL.vhd sub00/vhpl50 1481290798
AR cu cu_1 C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CU.vhd sub00/vhpl62 1481290810
AR ddr2_ram_core_infrastructure_iobs_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl24 1481290772
EN ddr2_read_vhdl NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Read_VHDL.vhd sub00/vhpl49 1481290797
EN cpu NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CPU.vhd sub00/vhpl79 1481290827
AR clock_vhdl verhalten C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/Clock_VHDL.vhd sub00/vhpl70 1481290818
AR ddr2_ram_core_iobs_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl46 1481290794
PH ddr2_ram_core_parameters_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd sub00/vhpl00 1481290748
AR ddr2_ram_core_wr_gray_cntr arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl14 1481290762
EN ddr2_ram_core_data_path_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl41 1481290789
EN ddr2_ram_core_infrastructure NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl43 1481290791
EN toplevel NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/toplevel.vhd sub00/vhpl85 1481290833
AR clk133m_dcm behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/clk133m_dcm.vhd sub00/vhpl72 1481290820
EN vga NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/vga.vhd sub00/vhpl75 1481290823
AR charram behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CHARRAM.vhd sub00/vhpl58 1481290806
EN ddr2_control_vhdl NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Control_VHDL.vhd sub00/vhpl59 1481290807
AR ddr2_write_vhdl verhalten C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Write_VHDL.vhd sub00/vhpl48 1481290796
EN ddr2_ram_core_fifo_1_wr_en_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl11 1481290759
EN ddr2_ram_core_dqs_delay NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl07 1481290755
AR ddr2_ram_core_controller_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd sub00/vhpl40 1481290788
EN mmu NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/MMU.vhd sub00/vhpl81 1481290829
AR ddr2_control_vhdl verhalten C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Control_VHDL.vhd sub00/vhpl60 1481290808
EN ddr2_ram_core_fifo_0_wr_en_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl09 1481290757
AR blockram behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/BLOCKRAM.vhd sub00/vhpl56 1481290804
EN ddr2_write_vhdl NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Write_VHDL.vhd sub00/vhpl47 1481290795
AR ddr2_ram_core_fifo_1_wr_en_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl12 1481290760
AR charmap behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CHARMAP.vhd sub00/vhpl68 1481290816
AR ddr2_ram_core_data_path_iobs_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl28 1481290776
EN ddr2_ram_core_clk_dcm NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl35 1481290783
AR ddr2_ram_core_top_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd sub00/vhpl52 1481290800
AR ddr2_ram_core_s3_dqs_iob arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl04 1481290752
EN clockdivider NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ClockDivider.vhd sub00/vhpl65 1481290813
AR ddr2_ram_core arc_mem_interface_top C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core.vhd sub00/vhpl84 1481290832
EN charram NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/CHARRAM.vhd sub00/vhpl57 1481290805
EN ddr2_ram_core_iobs_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl45 1481290793
EN ddr2_ram_core_data_write_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl33 1481290781
EN ddr2_ram_core_wr_gray_cntr NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl13 1481290761
EN ddr2_ram_core_ram8d_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl17 1481290765
EN ddr2_ram_core_infrastructure_iobs_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl23 1481290771
AR vga_clk behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl78 1481290826
EN ddr2_ram_core_data_read_controller_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl31 1481290779
EN ddr2_ram_core_data_path_iobs_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl27 1481290775
EN vga_clk NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl77 1481290825
EN ddr2_ram_core_s3_dq_iob NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl05 1481290753
AR ddr2_ram_core_controller_iobs_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl26 1481290774
AR ddr2_ram_core_data_read_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl30 1481290778
EN ddr2_ram_core_s3_dm_iob NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl01 1481290749
AR ddr2_ram_core_tap_dly arc_tap_dly C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl22 1481290770
EN ddr2_ram_core_top_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd sub00/vhpl51 1481290799
AR ddr2_ram_core_infrastructure_top arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl54 1481290802
EN ddr2_ram_core_controller_iobs_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl25 1481290773
AR asciiunit behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ASCIIUNIT.vhd sub00/vhpl74 1481290822
AR alu behavioral C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ALU.vhd sub00/vhpl64 1481290812
EN ddr2_ram_core NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core.vhd sub00/vhpl83 1481290831
EN ddr2_ram_core_controller_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd sub00/vhpl39 1481290787
AR ddr2_ram_core_s3_dq_iob arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl06 1481290754
EN ddr2_ram_core_s3_dqs_iob NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl03 1481290751
EN clk133m_dcm NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/clk133m_dcm.vhd sub00/vhpl71 1481290819
AR ddr2_ram_core_data_write_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl34 1481290782
EN ddr2_ram_core_data_read_0 NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl29 1481290777
AR ddr2_ram_core_data_read_controller_0 arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl32 1481290780
AR ddr2_ram_core_clk_dcm arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl36 1481290784
EN alu NULL C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/ALU.vhd sub00/vhpl63 1481290811
AR ddr2_ram_core_dqs_delay arc_dqs_delay C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl08 1481290756
AR toplevel behaviour C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/toplevel.vhd sub00/vhpl86 1481290834
AR ddr2_ram_core_s3_dm_iob arc C:/Users/riege/gpgit/NeuerOrdner/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl02 1481290750
>>>>>>> mmu
