
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.61

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 3.89 fmax = 256.90

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.35 source latency GPR[0][9]$_DFFE_PP_/CLK ^
  -0.36 target latency GPR[1][11]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.07    0.00    0.68 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.35   clock reconvergence pessimism
                         -0.04    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[2][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.30    1.30 v input external delay
     1    0.00    0.00    0.00    1.30 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.30 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.40    1.70 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    1.70 v place48/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.09    0.20    1.90 v place48/X (sky130_fd_sc_hd__buf_4)
                                         net47 (net)
                  0.09    0.00    1.90 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.15    0.15    2.06 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.15    0.00    2.06 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.09    2.15 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    2.15 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.13    2.28 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.28 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.06    0.42    0.35    2.63 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.42    0.00    2.63 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.15    0.26    2.90 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.15    0.00    2.90 ^ _0979_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.10    3.00 v _0979_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0291_ (net)
                  0.07    0.00    3.00 v _0980_/B (sky130_fd_sc_hd__nor2_1)
     6    0.04    0.72    0.57    3.56 ^ _0980_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0018_ (net)
                  0.72    0.00    3.56 ^ place43/A (sky130_fd_sc_hd__buf_4)
    11    0.08    0.21    0.37    3.93 ^ place43/X (sky130_fd_sc_hd__buf_4)
                                         net42 (net)
                  0.21    0.01    3.94 ^ GPR[2][8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.94   data arrival time

                          6.50    6.50   clock core_clock (rise edge)
                          0.00    6.50   clock source latency
     1    0.03    0.00    0.00    6.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.50 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    6.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    6.68 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17    6.85 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.06    0.00    6.85 ^ GPR[2][8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    6.85   clock reconvergence pessimism
                         -0.31    6.54   library setup time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -3.94   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[2][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.30    1.30 v input external delay
     1    0.00    0.00    0.00    1.30 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.30 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.40    1.70 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    1.70 v place48/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.09    0.20    1.90 v place48/X (sky130_fd_sc_hd__buf_4)
                                         net47 (net)
                  0.09    0.00    1.90 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.15    0.15    2.06 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.15    0.00    2.06 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.09    2.15 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    2.15 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.13    2.28 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.28 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.06    0.42    0.35    2.63 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.42    0.00    2.63 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.15    0.26    2.90 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.15    0.00    2.90 ^ _0979_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.10    3.00 v _0979_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0291_ (net)
                  0.07    0.00    3.00 v _0980_/B (sky130_fd_sc_hd__nor2_1)
     6    0.04    0.72    0.57    3.56 ^ _0980_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0018_ (net)
                  0.72    0.00    3.56 ^ place43/A (sky130_fd_sc_hd__buf_4)
    11    0.08    0.21    0.37    3.93 ^ place43/X (sky130_fd_sc_hd__buf_4)
                                         net42 (net)
                  0.21    0.01    3.94 ^ GPR[2][8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.94   data arrival time

                          6.50    6.50   clock core_clock (rise edge)
                          0.00    6.50   clock source latency
     1    0.03    0.00    0.00    6.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.50 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    6.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    6.68 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17    6.85 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.06    0.00    6.85 ^ GPR[2][8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    6.85   clock reconvergence pessimism
                         -0.31    6.54   library setup time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -3.94   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.6573337912559509

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4423

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.016806524246931076

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4588

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[1][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.65 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.27    0.92 v place47/X (sky130_fd_sc_hd__buf_4)
   0.55    1.46 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.16    1.62 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
   0.40    2.02 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
   0.38    2.40 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
   0.14    2.54 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
   0.11    2.64 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    2.71 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
   0.06    2.76 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
   0.20    2.97 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
   0.09    3.06 v _1384_/Y (sky130_fd_sc_hd__nand2_1)
   0.17    3.23 ^ _1385_/Y (sky130_fd_sc_hd__nor2_2)
   0.11    3.33 v _1597_/Y (sky130_fd_sc_hd__nand3_1)
   0.08    3.41 ^ _1598_/Y (sky130_fd_sc_hd__nand2_1)
   0.07    3.48 v _1600_/Y (sky130_fd_sc_hd__nand2_1)
   0.24    3.72 ^ _1614_/Y (sky130_fd_sc_hd__a221oi_1)
   0.21    3.93 v _1633_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    3.93 v GPR[1][15]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           3.93   data arrival time

   6.50    6.50   clock core_clock (rise edge)
   0.00    6.50   clock source latency
   0.00    6.50 ^ clk (in)
   0.18    6.68 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    6.85 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    6.86 ^ GPR[1][15]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    6.86   clock reconvergence pessimism
  -0.30    6.56   library setup time
           6.56   data required time
---------------------------------------------------------
           6.56   data required time
          -3.93   data arrival time
---------------------------------------------------------
           2.63   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.73   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.35   clock reconvergence pessimism
  -0.04    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3493

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3541

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.9357

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.6074

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
66.249968

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.11e-04   1.20e-05   7.45e-10   6.23e-04  47.4%
Combinational          5.64e-05   1.20e-04   2.57e-09   1.76e-04  13.4%
Clock                  2.98e-04   2.17e-04   1.43e-10   5.15e-04  39.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.65e-04   3.48e-04   3.46e-09   1.31e-03 100.0%
                          73.5%      26.5%       0.0%
