<!DOCTYPE html>
<html lang="en" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Implementation Status Reference | Celox</title>
    <meta name="description" content="JIT simulator for Veryl HDL">
    <meta name="generator" content="VitePress v1.6.4">
    <link rel="preload stylesheet" href="/celox/assets/style.BL6DWorK.css" as="style">
    <link rel="preload stylesheet" href="/celox/vp-icons.css" as="style">
    
    <script type="module" src="/celox/assets/app.CTVM9efA.js"></script>
    <link rel="preload" href="/celox/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/celox/assets/chunks/theme.CIS4rXTU.js">
    <link rel="modulepreload" href="/celox/assets/chunks/framework.Dk94_bKO.js">
    <link rel="modulepreload" href="/celox/assets/internals_status.md.CIeUwIXt.lean.js">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"dark",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-78e6fd13><!--[--><!--]--><!--[--><span tabindex="-1" data-v-1cd3b672></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-1cd3b672>Skip to content</a><!--]--><!----><header class="VPNav" data-v-78e6fd13 data-v-17b4c5ed><div class="VPNavBar" data-v-17b4c5ed data-v-2bc63d22><div class="wrapper" data-v-2bc63d22><div class="container" data-v-2bc63d22><div class="title" data-v-2bc63d22><div class="VPNavBarTitle has-sidebar" data-v-2bc63d22 data-v-7f23c66b><a class="title" href="/celox/" data-v-7f23c66b><!--[--><!--]--><!----><span data-v-7f23c66b>Celox</span><!--[--><!--]--></a></div></div><div class="content" data-v-2bc63d22><div class="content-body" data-v-2bc63d22><!--[--><!--]--><div class="VPNavBarSearch search" data-v-2bc63d22><!----></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-2bc63d22 data-v-30290ed5><span id="main-nav-aria-label" class="visually-hidden" data-v-30290ed5> Main Navigation </span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/guide/introduction.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Guide</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/api/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>API</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/internals/architecture.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Internals</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/benchmarks/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Benchmarks</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://github.com/celox-sim/celox" target="_blank" rel="noreferrer" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>GitHub</span><!--]--></a><!--]--><!--]--></nav><div class="VPFlyout VPNavBarTranslations translations" data-v-2bc63d22 data-v-7aa4ad2b data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="Change language" data-v-d547690c><span class="text" data-v-d547690c><span class="vpi-languages option-icon" data-v-d547690c></span><!----><span class="vpi-chevron-down text-icon" data-v-d547690c></span></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="items" data-v-7aa4ad2b><p class="title" data-v-7aa4ad2b>English</p><!--[--><div class="VPMenuLink" data-v-7aa4ad2b data-v-54835435><a class="VPLink link" href="/celox/ja/internals/status.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><!--]--><!--]--></div></div></div><div class="VPNavBarAppearance appearance" data-v-2bc63d22 data-v-2b9118fd><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-2b9118fd data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-2bc63d22 data-v-a6c2ce62 data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-2bc63d22 data-v-cb87d0cc data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-d547690c><span class="vpi-more-horizontal icon" data-v-d547690c></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="group translations" data-v-cb87d0cc><p class="trans-title" data-v-cb87d0cc>English</p><!--[--><div class="VPMenuLink" data-v-cb87d0cc data-v-54835435><a class="VPLink link" href="/celox/ja/internals/status.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><div class="group" data-v-cb87d0cc><div class="item appearance" data-v-cb87d0cc><p class="label" data-v-cb87d0cc>Appearance</p><div class="appearance-action" data-v-cb87d0cc><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-cb87d0cc data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div></div></div><div class="group" data-v-cb87d0cc><div class="item social-links" data-v-cb87d0cc><div class="VPSocialLinks social-links-list" data-v-cb87d0cc data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-2bc63d22 data-v-554d65f5><span class="container" data-v-554d65f5><span class="top" data-v-554d65f5></span><span class="middle" data-v-554d65f5></span><span class="bottom" data-v-554d65f5></span></span></button></div></div></div></div><div class="divider" data-v-2bc63d22><div class="divider-line" data-v-2bc63d22></div></div></div><!----></header><div class="VPLocalNav has-sidebar empty" data-v-78e6fd13 data-v-7c6a6c5c><div class="container" data-v-7c6a6c5c><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-7c6a6c5c><span class="vpi-align-left menu-icon" data-v-7c6a6c5c></span><span class="menu-text" data-v-7c6a6c5c>Menu</span></button><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-7c6a6c5c data-v-7fbe56ad><button data-v-7fbe56ad>Return to top</button><!----></div></div></div><aside class="VPSidebar" data-v-78e6fd13 data-v-03a8afa2><div class="curtain" data-v-03a8afa2></div><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-03a8afa2><span class="visually-hidden" id="sidebar-aria-label" data-v-03a8afa2> Sidebar Navigation </span><!--[--><!--]--><!--[--><div class="no-transition group" data-v-aefa037f><section class="VPSidebarItem level-0 has-active" data-v-aefa037f data-v-3478fe6e><div class="item" role="button" tabindex="0" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><h2 class="text" data-v-3478fe6e>Internals</h2><!----></div><div class="items" data-v-3478fe6e><!--[--><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/architecture.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Architecture</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/ir-reference.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>IR Reference</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/optimizations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Optimizations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/four-state.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>4-State Simulation</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/combinational-analysis.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Combinational Analysis</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/cascade-limitations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Cascade Limitations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/status.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Status</p><!--]--></a><!----></div><!----></div><!--]--></div></section></div><!--]--><!--[--><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-78e6fd13 data-v-b96f5c59><div class="VPDoc has-sidebar has-aside" data-v-b96f5c59 data-v-f11b51ce><!--[--><!--]--><div class="container" data-v-f11b51ce><div class="aside" data-v-f11b51ce><div class="aside-curtain" data-v-f11b51ce></div><div class="aside-container" data-v-f11b51ce><div class="aside-content" data-v-f11b51ce><div class="VPDocAside" data-v-f11b51ce data-v-af4dcdc7><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-af4dcdc7 data-v-a2659a06><div class="content" data-v-a2659a06><div class="outline-marker" data-v-a2659a06></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-a2659a06>On this page</div><ul class="VPDocOutlineItem root" data-v-a2659a06 data-v-acb09b19><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-af4dcdc7></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-f11b51ce><div class="content-container" data-v-f11b51ce><!--[--><!--]--><main class="main" data-v-f11b51ce><div style="position:relative;" class="vp-doc _celox_internals_status" data-v-f11b51ce><div><h1 id="implementation-status-reference" tabindex="-1">Implementation Status Reference <a class="header-anchor" href="#implementation-status-reference" aria-label="Permalink to &quot;Implementation Status Reference&quot;">​</a></h1><p>This is an overview of the current implementation status and supported features of Celox.</p><h2 id="_1-core-runtime" tabindex="-1">1. Core Runtime <a class="header-anchor" href="#_1-core-runtime" aria-label="Permalink to &quot;1. Core Runtime&quot;">​</a></h2><ul><li><strong>JIT Compilation</strong>: SIR-to-native-code translation via <a href="https://cranelift.dev/" target="_blank" rel="noreferrer">Cranelift</a>.</li><li><strong>Memory Model</strong>: Single-buffer management with separate Stable/Working regions.</li><li><strong>Scheduler</strong>: Event-driven time management (BinaryHeap-based).</li><li><strong>Multi-clock Synchronization (Experimental)</strong>: Supports per-clock-domain evaluation and automatic detection of cross-domain chaining (cascade clocks). <em><a href="./cascade-limitations.html">Evaluation order and consistency are subject to limitations</a>.</em></li><li><strong>Multi-phase Evaluation (In Development)</strong>: An evaluation strategy to guarantee consistency for simultaneously occurring events. IR-level separation is implemented, but full application at the runtime level is ongoing.</li><li><strong>4-State Simulation</strong>: X propagation via an IEEE 1800-compliant value/mask model. Normalization (<code>v &amp;= ~m</code>) is applied across arithmetic, logic, shift, concatenation, Mux, and FF operations. See <a href="./four-state.html">four_state.md</a> for details.</li></ul><h2 id="_2-language-features" tabindex="-1">2. Language Features <a class="header-anchor" href="#_2-language-features" aria-label="Permalink to &quot;2. Language Features&quot;">​</a></h2><h3 id="combinational-circuits" tabindex="-1">Combinational Circuits <a class="header-anchor" href="#combinational-circuits" aria-label="Permalink to &quot;Combinational Circuits&quot;">​</a></h3><ul><li><strong>Basic Operations</strong>: Arithmetic, logic, comparison, shift, concatenation, slicing.</li><li><strong>Control Structures</strong>: Conditional branching with <code>if</code>, <code>case</code>, etc.</li><li><strong>Optimizations</strong>: Common sub-expression hoisting at the SLT stage, Load/Store Coalescing at the SIR stage.</li></ul><h3 id="sequential-circuits" tabindex="-1">Sequential Circuits <a class="header-anchor" href="#sequential-circuits" aria-label="Permalink to &quot;Sequential Circuits&quot;">​</a></h3><ul><li><strong>Triggers</strong>: <code>posedge</code>, <code>negedge</code> clocks, asynchronous reset (high/low active).</li><li><strong>Reset Synchronization</strong>: Synchronous reset (<code>if_reset</code>) support.</li><li><strong>Data Paths</strong>: Signal transfer across multiple clock domains (<em>assumes user-side synchronization design</em>).</li></ul><h2 id="_3-interfaces-and-peripheral-features" tabindex="-1">3. Interfaces and Peripheral Features <a class="header-anchor" href="#_3-interfaces-and-peripheral-features" aria-label="Permalink to &quot;3. Interfaces and Peripheral Features&quot;">​</a></h2><ul><li><strong>Interfaces</strong>: Hierarchical connection resolution including <code>modport</code>.</li><li><strong>Waveform Output</strong>: VCD format generation.</li><li><strong>SignalRef</strong>: Fast signal access from external APIs.</li></ul><h2 id="_4-unimplemented-features-and-future-work" tabindex="-1">4. Unimplemented Features and Future Work <a class="header-anchor" href="#_4-unimplemented-features-and-future-work" aria-label="Permalink to &quot;4. Unimplemented Features and Future Work&quot;">​</a></h2><ul><li><strong>System Tasks</strong>: Features requiring host-side callbacks, such as <code>$display</code> and <code>$finish</code>.</li><li><strong>Assertions</strong>: Dynamic verification features such as <code>assert</code> and <code>assume</code>.</li><li><strong>Multithreading</strong>: Parallel execution at the execution-unit or domain level.</li></ul><h2 id="_5-intentional-design-limitations" tabindex="-1">5. Intentional Design Limitations <a class="header-anchor" href="#_5-intentional-design-limitations" aria-label="Permalink to &quot;5. Intentional Design Limitations&quot;">​</a></h2><p>This simulator prioritizes efficient high-abstraction RTL verification. As such, the following features that depend on physical timing details are out of scope or have limited support.</p><ul><li><strong>Gate-level Delays</strong>: Delay specifications using <code>#</code> and inertial delay simulation.</li><li><strong>Post-layout Verification</strong>: Timing back-annotation.</li><li><strong>Detailed Delta-cycle Behavior</strong>: Reproducing tricky behaviors that depend on the standard Verilog event dispatch order.</li></ul></div></div></main><footer class="VPDocFooter" data-v-f11b51ce data-v-b4c0708c><!--[--><!--]--><!----><nav class="prev-next" aria-labelledby="doc-footer-aria-label" data-v-b4c0708c><span class="visually-hidden" id="doc-footer-aria-label" data-v-b4c0708c>Pager</span><div class="pager" data-v-b4c0708c><a class="VPLink link pager-link prev" href="/celox/internals/cascade-limitations.html" data-v-b4c0708c><!--[--><span class="desc" data-v-b4c0708c>Previous page</span><span class="title" data-v-b4c0708c>Cascade Limitations</span><!--]--></a></div><div class="pager" data-v-b4c0708c><!----></div></nav></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><!----><!--[--><!--]--></div></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"api_index.md\":\"U4zfy3Lk\",\"api_index_classes_simulation.md\":\"BL4hjt-s\",\"api_index_classes_simulator.md\":\"BrQDPrtD\",\"api_index_functions_fourstate.md\":\"DgxnPIvt\",\"api_index_functions_isfourstatevalue.md\":\"llaQ5xqL\",\"api_index_index.md\":\"VXvCorKc\",\"api_index_interfaces_eventhandle.md\":\"CwE_FRRm\",\"api_index_interfaces_fourstatevalue.md\":\"DtXPuC4X\",\"api_index_interfaces_moduledefinition.md\":\"CFYyWbha\",\"api_index_interfaces_portinfo.md\":\"nBDaSgVP\",\"api_index_interfaces_simulatoroptions.md\":\"B05vcLBY\",\"api_index_variables_x.md\":\"CITxJkaj\",\"api_matchers_functions_fourstateref.md\":\"DaYEuLti\",\"api_matchers_functions_setupmatchers.md\":\"ByamR6AK\",\"api_matchers_index.md\":\"75gi81-N\",\"api_matchers_interfaces_fourstateref.md\":\"19mVsCqb\",\"benchmarks_index.md\":\"BjieDwAv\",\"four_state_test_plan.md\":\"BcbH_-Xn\",\"guide_four-state.md\":\"CpEdytes\",\"guide_getting-started.md\":\"p2v0yRIm\",\"guide_introduction.md\":\"ZE7lQGM_\",\"guide_type-conversion.md\":\"Wa119iIV\",\"guide_vite-plugin.md\":\"wQpFOX2V\",\"guide_writing-tests.md\":\"BQL8KTog\",\"index.md\":\"C3CQCJ7U\",\"internals_architecture.md\":\"B6UfULYI\",\"internals_cascade-limitations.md\":\"Qisck2on\",\"internals_combinational-analysis.md\":\"DTQhpJmm\",\"internals_four-state.md\":\"YsIxWppx\",\"internals_ir-reference.md\":\"CIHe0Bi2\",\"internals_optimizations.md\":\"CRuocygj\",\"internals_status.md\":\"CIeUwIXt\",\"ja_benchmarks_index.md\":\"Cse9TDtG\",\"ja_guide_four-state.md\":\"BJgT3hVe\",\"ja_guide_getting-started.md\":\"Dd4jznul\",\"ja_guide_introduction.md\":\"D-mrN6ID\",\"ja_guide_type-conversion.md\":\"CuqLcpN8\",\"ja_guide_vite-plugin.md\":\"CofQJnn4\",\"ja_guide_writing-tests.md\":\"CxlavYKK\",\"ja_index.md\":\"CvmoXuax\",\"ts_testbench_implementation_plan.md\":\"CuR5C3LK\",\"ts_testbench_vision.md\":\"CnKJOe6s\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Celox\",\"description\":\"JIT simulator for Veryl HDL\",\"base\":\"/celox/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":\"dark\",\"themeConfig\":{\"nav\":[{\"text\":\"Guide\",\"link\":\"/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"Internals\",\"link\":\"/internals/architecture\"},{\"text\":\"Benchmarks\",\"link\":\"/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/guide/\":[{\"text\":\"Guide\",\"items\":[{\"text\":\"Introduction\",\"link\":\"/guide/introduction\"},{\"text\":\"Getting Started\",\"link\":\"/guide/getting-started\"},{\"text\":\"Writing Tests\",\"link\":\"/guide/writing-tests\"},{\"text\":\"4-State Simulation\",\"link\":\"/guide/four-state\"},{\"text\":\"Type Conversion\",\"link\":\"/guide/type-conversion\"},{\"text\":\"Vite Plugin\",\"link\":\"/guide/vite-plugin\"}]}],\"/api/\":[{\"text\":\"API Reference\",\"items\":[{\"text\":\"index\",\"link\":\"/api/index/\",\"collapsed\":true,\"items\":[{\"text\":\"Classes\",\"collapsed\":true,\"items\":[{\"text\":\"Simulation\",\"link\":\"/api/index/classes/Simulation.md\"},{\"text\":\"Simulator\",\"link\":\"/api/index/classes/Simulator.md\"}]},{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"EventHandle\",\"link\":\"/api/index/interfaces/EventHandle.md\"},{\"text\":\"FourStateValue\",\"link\":\"/api/index/interfaces/FourStateValue.md\"},{\"text\":\"ModuleDefinition\",\"link\":\"/api/index/interfaces/ModuleDefinition.md\"},{\"text\":\"PortInfo\",\"link\":\"/api/index/interfaces/PortInfo.md\"},{\"text\":\"SimulatorOptions\",\"link\":\"/api/index/interfaces/SimulatorOptions.md\"}]},{\"text\":\"Variables\",\"collapsed\":true,\"items\":[{\"text\":\"X\",\"link\":\"/api/index/variables/X.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"FourState\",\"link\":\"/api/index/functions/FourState.md\"},{\"text\":\"isFourStateValue\",\"link\":\"/api/index/functions/isFourStateValue.md\"}]}]},{\"text\":\"matchers\",\"link\":\"/api/matchers/\",\"collapsed\":true,\"items\":[{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"FourStateRef\",\"link\":\"/api/matchers/interfaces/FourStateRef.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"fourStateRef\",\"link\":\"/api/matchers/functions/fourStateRef.md\"},{\"text\":\"setupMatchers\",\"link\":\"/api/matchers/functions/setupMatchers.md\"}]}]}]}],\"/internals/\":[{\"text\":\"Internals\",\"items\":[{\"text\":\"Architecture\",\"link\":\"/internals/architecture\"},{\"text\":\"IR Reference\",\"link\":\"/internals/ir-reference\"},{\"text\":\"Optimizations\",\"link\":\"/internals/optimizations\"},{\"text\":\"4-State Simulation\",\"link\":\"/internals/four-state\"},{\"text\":\"Combinational Analysis\",\"link\":\"/internals/combinational-analysis\"},{\"text\":\"Cascade Limitations\",\"link\":\"/internals/cascade-limitations\"},{\"text\":\"Status\",\"link\":\"/internals/status\"}]}]},\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/celox-sim/celox\"}]},\"locales\":{\"root\":{\"label\":\"English\",\"lang\":\"en\"},\"ja\":{\"label\":\"Japanese\",\"lang\":\"ja\",\"themeConfig\":{\"nav\":[{\"text\":\"ガイド\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"内部構造\",\"link\":\"/internals/architecture\"},{\"text\":\"ベンチマーク\",\"link\":\"/ja/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/ja/guide/\":[{\"text\":\"ガイド\",\"items\":[{\"text\":\"概要\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"はじめる\",\"link\":\"/ja/guide/getting-started\"},{\"text\":\"テストの書き方\",\"link\":\"/ja/guide/writing-tests\"},{\"text\":\"4 値シミュレーション\",\"link\":\"/ja/guide/four-state\"},{\"text\":\"型変換\",\"link\":\"/ja/guide/type-conversion\"},{\"text\":\"Vite プラグイン\",\"link\":\"/ja/guide/vite-plugin\"}]}]}}}},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>