// Seed: 2472055667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign id_8 = id_8;
  assign id_3 = 1;
  wire id_10;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    output wand id_0
);
  tri  id_2;
  wand id_3;
  wire id_4 = id_4;
  assign id_0 = 1;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2
  );
  assign id_2 = 1'b0;
  id_5(
      .id_0(1),
      .id_1(1),
      .id_2(1 + id_0 << id_0),
      .id_3(id_0),
      .id_4(1),
      .id_5(id_4),
      .id_6(id_2),
      .id_7(1),
      .id_8(1),
      .id_9((id_3.id_2)),
      .id_10(1),
      .id_11(1),
      .id_12(1'b0 - 1)
  );
endmodule
