INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab8/lab8.srcs/sources_1/new/traffic_light.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_light'
