[
  {
    "author": [
      {
        "family": "Muller",
        "given": "R.S."
      },
      {
        "family": "Kamins",
        "given": "T.I."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1986"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Device Electronics for Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Operation and Modeling of the MOS Transistor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "3d"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Analysis and Design of Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gilbert",
        "given": "B."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1968-12"
    ],
    "pages": [
      "365–373,"
    ],
    "title": [
      "A Precise Four-Quadrant Multiplier with Subnanosecond Response"
    ],
    "type": "article-journal",
    "volume": [
      "SC-3"
    ]
  },
  {
    "author": [
      {
        "family": "Couch",
        "given": "L.W."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Macmillan Co"
    ],
    "title": [
      "Digital and Analog Communication Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1981"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Physics of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      },
      {
        "family": "Ran",
        "given": "Y."
      },
      {
        "family": "Lee",
        "given": "K.F."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Trans. Circuits and Systems, Part"
    ],
    "date": [
      "1994-11"
    ],
    "pages": [
      "750–754,"
    ],
    "title": [
      "Impact of Distributed Gate Resistance on the Performance of MOS Devices"
    ],
    "type": "article-journal",
    "volume": [
      "I"
    ]
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Operation and Modeling of the MOS Transistor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Abidi",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1986-11"
    ],
    "pages": [
      "1801–1805,"
    ],
    "title": [
      "High-Frequency Noise Measurements on FETs with Small Dimensions"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Haus",
        "given": "H.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc. IRE"
    ],
    "date": [
      "1960-01"
    ],
    "pages": [
      "69–74,"
    ],
    "title": [
      "Representation of Noise in Linear Twoports"
    ],
    "type": "paper-conference",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Asai",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEICE Trans. Electronics"
    ],
    "date": [
      "2010-06"
    ],
    "pages": [
      "741–746,"
    ],
    "title": [
      "High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair"
    ],
    "type": "article-journal",
    "volume": [
      "E93"
    ]
  },
  {
    "author": [
      {
        "family": "Bode",
        "given": "H.W."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1945"
    ],
    "location": [
      "New York, D"
    ],
    "publisher": [
      "Van Nostrand, Inc"
    ],
    "title": [
      "Network Analysis and Feedback Amplifier Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Blackman",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Bell System Tech. J"
    ],
    "date": [
      "1943-10"
    ],
    "pages": [
      "269–277,"
    ],
    "title": [
      "Effect of Feedback on Impedance"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Middlebrook",
        "given": "R.D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Int. J. Electronics"
    ],
    "date": [
      "1975-04"
    ],
    "pages": [
      "485–512,"
    ],
    "title": [
      "Measurement of Loop Gain in Feedback Systems"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Rosenstark",
        "given": "S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Trans. Education"
    ],
    "date": [
      "1974-11"
    ],
    "pages": [
      "192–198,"
    ],
    "title": [
      "A Simplified Method of Feedback Amplifier Analysis"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Middlebrook",
        "given": "R.D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Microwave Magazine"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "50–63,"
    ],
    "title": [
      "The General Feedback Theorem: A Final Solution for Feedback Systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Middlebrook",
        "given": "R.D."
      }
    ],
    "citation-number": [
      "6"
    ],
    "note": [
      "unpublished chapters available at www.rdmiddlebrook.com."
    ],
    "type": "manuscript"
  },
  {
    "author": [
      {
        "family": "Eschauzier",
        "given": "R.G."
      },
      {
        "family": "Kerklaan",
        "given": "L.P.T."
      },
      {
        "family": "Huising",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1992-12"
    ],
    "pages": [
      "1709–1717,"
    ],
    "title": [
      "A 100-MHz 100-dB Operational Amplifier with Multipath Nested Miller Compensation Structure"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Ziazadeh",
        "given": "R.M."
      },
      {
        "family": "Ng",
        "given": "H.T."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "CICC Proc"
    ],
    "date": [
      "1998-05"
    ],
    "pages": [
      "361–364,"
    ],
    "title": [
      "A Multistage Amplifier Topology with Embedded Tracking Compensation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "You",
        "given": "F."
      },
      {
        "family": "Embabi",
        "given": "S.H."
      },
      {
        "family": "Sanchez-Sincencio",
        "given": "E."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "ISSCC Dig. of Tech. Papers"
    ],
    "date": [
      "1997-02"
    ],
    "pages": [
      "348–349,"
    ],
    "title": [
      "A Multistage Amplifier Topology with Nested G m -C Compensation for Low-Voltage Application"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hosticka",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1979-12"
    ],
    "pages": [
      "1111–1114,"
    ],
    "title": [
      "Improvement of the Gain of CMOS Amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Bult",
        "given": "K."
      },
      {
        "family": "Geelen",
        "given": "G.J.G.H."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1990-12"
    ],
    "pages": [
      "1379–1384,"
    ],
    "title": [
      "A Fast-Settling CMOS Operational Amplifier for SC Circuits with 90-dB DC Gain"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Sackinger",
        "given": "E."
      },
      {
        "family": "Guggenbuhl",
        "given": "W."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1990-02"
    ],
    "pages": [
      "289–298,"
    ],
    "title": [
      "A High-Swing High-Impedance MOS Cascode Circuit"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Verma",
        "given": "A."
      },
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2009-11"
    ],
    "pages": [
      "3039–3050,"
    ],
    "title": [
      "A 10-Bit 500-MS/s 55-mW CMOS ADC"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Hogervost",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1994-12"
    ],
    "pages": [
      "1505–1513,"
    ],
    "title": [
      "A Compact Power-Efficient 3-V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "D.A."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Analog Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "P.E."
      },
      {
        "family": "Blalock",
        "given": "B.J."
      },
      {
        "family": "Rincon",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1995-02"
    ],
    "genre": [
      "ISSCC Dig. of Tech. Papers, pp.192–193,"
    ],
    "title": [
      "A 1-V CMOS Op Amp Using Bulk-Driven MOSFETs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rabii",
        "given": "S."
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "783–796,"
    ],
    "title": [
      "A 1.8-V Digital-Audio Sigma-Delta Modulator in 0.8-μm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Analysis and Design of Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "W.C."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      },
      {
        "family": "Reed",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1983-12"
    ],
    "pages": [
      "929–938,"
    ],
    "title": [
      "A High Performance Low Power CMOS Channel Filter"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Ziazadeh",
        "given": "R.M."
      },
      {
        "family": "Ng",
        "given": "H.-T."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "CICC Proc"
    ],
    "date": [
      "1998-05"
    ],
    "pages": [
      "361–364,"
    ],
    "title": [
      "A Multistage Amplifier Topology with Embedded Tracking Compensation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ahuja",
        "given": "B.K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1983-12"
    ],
    "pages": [
      "629–633,"
    ],
    "title": [
      "An Improved Frequency Compensation Technique for CMOS Operational Amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1982-12"
    ],
    "pages": [
      "969–982,"
    ],
    "title": [
      "MOS Operational Amplifier Design—A Tutorial Overview"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Kamath",
        "given": "B.Y."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      },
      {
        "family": "Gray",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1974-12"
    ],
    "pages": [
      "347–352,"
    ],
    "title": [
      "Relationship Between Frequency Response and Settling Time of Operational Amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "note": [
      "References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Blauschild",
        "given": "R.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1978-12"
    ],
    "pages": [
      "767–774,"
    ],
    "title": [
      "A New NMOS Temperature-Stable Voltage Reference"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y.P."
      },
      {
        "family": "Ulmer",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1978-12"
    ],
    "pages": [
      "774–778,"
    ],
    "title": [
      "A CMOS Voltage Reference"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Hilbiber",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1964-02"
    ],
    "genre": [
      "ISSCC Dig. of Tech. Papers,"
    ],
    "pages": [
      "32–33,"
    ],
    "title": [
      "A New Semiconductor Voltage Standard"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kujik",
        "given": "K.E."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1973-06"
    ],
    "pages": [
      "222–226,"
    ],
    "title": [
      "A Precision Reference Voltage Source"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Meijer",
        "given": "G.C.M."
      },
      {
        "family": "Schmall",
        "given": "P.C."
      },
      {
        "family": "Zalinge",
        "given": "K.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1982-12"
    ],
    "pages": [
      "1139–1143,"
    ],
    "title": [
      "A New Curvature-Corrected Bandgap Reference"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Gunawan",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1993-06"
    ],
    "pages": [
      "667–670,"
    ],
    "title": [
      "A Curvature-Corrected Low-Voltage Bandgap Reference"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Brooks",
        "given": "T."
      },
      {
        "family": "Westwisk",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "ISSCC Dig. of Tech. Papers"
    ],
    "date": [
      "1994-02"
    ],
    "pages": [
      "248–249,"
    ],
    "title": [
      "A Low-Power Differential CMOS Bandgap Reference"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Banba",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1999-05"
    ],
    "pages": [
      "670–674,"
    ],
    "title": [
      "A CMOS Bandgap Reference Circuit with Sub-1-V Operation"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Neuteboom",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1997-11"
    ],
    "pages": [
      "1790–1806,"
    ],
    "title": [
      "A DSP-Based Hearing Instrument IC"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Fayomi",
        "given": "C.J.B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Analog Integrated Circuits and Signal Processing"
    ],
    "date": [
      "2010-02"
    ],
    "pages": [
      "141–157,"
    ],
    "title": [
      "Sub-1-V CMOS Bandgap Reference Design Techniques: A Survey"
    ],
    "type": "article-journal",
    "volume": [
      "62"
    ]
  },
  {
    "author": [
      {
        "family": "Gilbert",
        "given": "B."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Analog Circuit Design"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Huijsing",
        "given": "J.H."
      },
      {
        "family": "Plassche",
        "given": "R.J.",
        "particle": "van de"
      },
      {
        "family": "Sansen",
        "given": "W.M.C."
      }
    ],
    "location": [
      "Boston"
    ],
    "pages": [
      "269–352"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Monolithic Voltage and Current References: Themes and Variations"
    ],
    "type": "chapter"
  },
  {
    "note": [
      "References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wegmann",
        "given": "G."
      },
      {
        "family": "Vittoz",
        "given": "E.A."
      },
      {
        "family": "Rahali",
        "given": "F."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1987-12"
    ],
    "pages": [
      "1091–1097,"
    ],
    "title": [
      "Charge Injection in Analog MOS Switches"
    ],
    "type": "article-journal",
    "volume": [
      "SC-22"
    ]
  },
  {
    "author": [
      {
        "family": "Sheu",
        "given": "B.J."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1984-04"
    ],
    "pages": [
      "519–525,"
    ],
    "title": [
      "Switch-Induced Error Voltage on a Switched Capacitor"
    ],
    "type": "article-journal",
    "volume": [
      "SC-19"
    ]
  },
  {
    "author": [
      {
        "family": "Gregorian",
        "given": "R."
      },
      {
        "family": "Temes",
        "given": "G.C."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Analog MOS Integrated Circuits for Signal Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fischer",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1982-08"
    ],
    "pages": [
      "742–752,"
    ],
    "title": [
      "Noise Sources and Calculation Techniques for Switched Capacitor Filters"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "B.S."
      },
      {
        "family": "Tompsett",
        "given": "M.F."
      },
      {
        "family": "Lakshmikumar",
        "given": "K.R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1988-12"
    ],
    "pages": [
      "1324–1333,"
    ],
    "title": [
      "A 12-Bit 1-Msample/s Capacitor-Averaging Pipelined A/D Converter"
    ],
    "type": "article-journal",
    "volume": [
      "SC-23"
    ]
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Principles of Data Conversion System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "P.C."
      },
      {
        "family": "Lee",
        "given": "H.-S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1993-12"
    ],
    "pages": [
      "1265–1272,"
    ],
    "title": [
      "A High-Swing 2-V CMOS Op Amp with Replica-Amp Gain Enhancement"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "note": [
      "References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Krummenacher",
        "given": "F."
      },
      {
        "family": "Joehl",
        "given": "N."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "750–758,"
    ],
    "title": [
      "A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Lakshmikumar",
        "given": "K.R."
      },
      {
        "family": "Hadaway",
        "given": "R.A."
      },
      {
        "family": "Copeland",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1986-12"
    ],
    "pages": [
      "1057–1066,"
    ],
    "title": [
      "Characterization and Modeling of Mismatches in MOS Transistors for Precision Analog Design"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Duinmaiger",
        "given": "A.C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "pages": [
      "1433–1439,"
    ],
    "title": [
      "Matching Properties of MOS Transistors"
    ],
    "type": "article-journal",
    "volume": [
      "SC-24"
    ]
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Tuinhout",
        "given": "H.P."
      },
      {
        "family": "Vertregt",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEDM Dig. of Tech. Papers"
    ],
    "date": [
      "1998-12"
    ],
    "pages": [
      "34 1 1–34 1 4,"
    ],
    "title": [
      "Transistor Matching in Analog CMOS Applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Enz",
        "given": "C.C."
      },
      {
        "family": "Temes",
        "given": "G.C."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1996-11"
    ],
    "pages": [
      "1584–1614,"
    ],
    "title": [
      "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization"
    ],
    "type": "paper-conference",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "Best",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Phase-Locked Loops"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1979"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Phaselock Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "M.G."
      },
      {
        "family": "Hudson",
        "given": "E.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1988-10"
    ],
    "pages": [
      "1218–1223,"
    ],
    "title": [
      "A Variable Delay Line PLL for CPU-Coprocessor Synchronization"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Trans. Comm"
    ],
    "date": [
      "1980-11"
    ],
    "pages": [
      "1849–1858,"
    ],
    "title": [
      "Charge-Pump Phase-Locked Loops"
    ],
    "type": "article-journal",
    "volume": [
      "COM-28"
    ]
  },
  {
    "author": [
      {
        "family": "Herzel",
        "given": "F."
      },
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems, Part"
    ],
    "date": [
      "1999-01"
    ],
    "pages": [
      "56–62,"
    ],
    "title": [
      "A Study of Oscillator Jitter Due to Supply and Substrate Noise"
    ],
    "type": "article-journal",
    "volume": [
      "II, vol. 46"
    ]
  },
  {
    "author": [
      {
        "family": "Egan",
        "given": "W.F."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Frequency Synthesis by Phase Lock"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Crawford",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Frequency Synthesizer Design Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Foty",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "MOSFET Modeling with SPICE"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Operation and Modeling of the MOS Transistor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "P."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Semiconductor Device Modeling with SPICE"
    ],
    "date": [
      "1988"
    ],
    "editor": [
      {
        "given": "Massobrio"
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Antognetti and G"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1974-10"
    ],
    "pages": [
      "256–268,"
    ],
    "title": [
      "Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1975-12"
    ],
    "pages": [
      "11–14,"
    ],
    "title": [
      "Progress in Digital Integrated Circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sodini",
        "given": "C.G."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Moll",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Tran. on Electron Devices"
    ],
    "date": [
      "1984-10"
    ],
    "pages": [
      "1386–1393,"
    ],
    "title": [
      "The Effect of High Fields on MOS Device and Circuit Performance"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Ko",
        "given": "P.K."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Advanced MOS Device Physics"
    ],
    "date": [
      "1998"
    ],
    "editor": [
      {
        "family": "Einspruch",
        "given": "N.G."
      },
      {
        "family": "Gildenblat",
        "given": "G."
      }
    ],
    "location": [
      "San Diego"
    ],
    "pages": [
      "1–35"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Approaches to Scaling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "Salama",
        "given": "A.T."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1983-02"
    ],
    "pages": [
      "106–114,"
    ],
    "title": [
      "Impact of Scaling on MOS Analog Performance"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Shichman",
        "given": "H."
      },
      {
        "family": "Hodges",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1968-09"
    ],
    "pages": [
      "285–289,"
    ],
    "title": [
      "Modeling and Simulation of Insulated Field Effect Transistor Switching Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Enz",
        "given": "C.C."
      },
      {
        "family": "Krummenacher",
        "given": "F."
      },
      {
        "family": "Vittoz",
        "given": "E."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Analog Integrated Circuits and Signal Processing"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "83–114,"
    ],
    "title": [
      "An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low Voltage and Low Current Applications"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y."
      },
      {
        "family": "Suyama",
        "given": "K."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1994-03"
    ],
    "pages": [
      "210–216,"
    ],
    "title": [
      "MOSFET Modeling for Analog Circuit CAD: Problems and Prospects"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1999-03"
    ],
    "pages": [
      "268–276,"
    ],
    "title": [
      "CMOS Technology Characterization for Analog and RF Design"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Kaya",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEDM Dig. of Tech. Papers"
    ],
    "date": [
      "1988-12"
    ],
    "pages": [
      "782–785,"
    ],
    "title": [
      "Polycide/Metal Capacitors for High Precision A/D Converters"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Larsson",
        "given": "P."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997-04"
    ],
    "pages": [
      "574–576,"
    ],
    "title": [
      "Parasitic Resistance in an MOS Transistor Used as On-Chip Decoupling Capacitor"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Barke",
        "given": "E."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Trans. on Commputer-Aided Design"
    ],
    "date": [
      "1988-02"
    ],
    "pages": [
      "195–298,"
    ],
    "title": [
      "Line-to-Ground Capacitance Calculations for VLSI: A Comparison"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "note": [
      "References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "N.C.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1981-07"
    ],
    "pages": [
      "818–830,"
    ],
    "title": [
      "Modeling and Optimization of Monolithic Polycrystalline Silicon Resistors"
    ],
    "type": "article-journal",
    "volume": [
      "ED-28"
    ]
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1993-04"
    ],
    "pages": [
      "420–430,"
    ],
    "title": [
      "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Cicuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Blalack",
        "given": "T."
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "ISSCC Dig. of Tech. Papers"
    ],
    "date": [
      "1995-02"
    ],
    "pages": [
      "200–201,"
    ],
    "title": [
      "The Effects of Switching Noise on an Oversampling A/D Converter"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Principles of Data Conversion System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dobberpuhl",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. of 17th Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1997-09"
    ],
    "pages": [
      "2–11,"
    ],
    "title": [
      "Circuits and Technology for Digital’s StrongARM and ALPHA Microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Schmerbeck",
        "given": "T.J."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "Barkhausens Criteria",
      "Bode plots"
    ],
    "date": [
      "nonlinear"
    ],
    "note": [
      "See operational bonding pads, 757–59 amplifiers (op amps); power, 45; single-stage. See bootstrapping, 680, 681 single-stage amplifiers; single-stage, noise in, 243–54; bottom-plate sampling, 555 switched-capacitor, 555–68; transconductance, BSIM (Berkeley Short-Channel IGFET Model",
      "transimpedance, 282–84; two-stage feedback, bulk,",
      "589 amplitude: distribution, 224–25; limiting, 612–18; C output, 632 cancellation, offset, 598–602 analog design: challenges, 4; demand for, 3–4; capacitance modeling, MOS device models, 707–8 introduction to, 1–6; octagon, 46, 47 capacitances: fringe, 729; MOS devices, 27–31; parallel, 729; analog layout techniques, 736–59; multifinger transistors, parasitic, 180 737–39; passive devices, 746–53; reference capacitor nonlinearity, 583–84 distribution, 744–46; shallow trench isolation issues, capacitors. See also switched-capacitor circuits: behavior of 743–44; symmetry, 739–43; well proximity MOS devices as, 37–38; layout in passive devices, effects, 744 750–53; monolithic, 555; in passive MOS devices, analog-to-digital converter (ADC), 1–2 724–27 antenna effect, 736 cascode current mirrors, 139–46 auxiliary amplifiers, 366, 368–69 cascode devices, layout, 739 average power, 220 cascode differential pair, 126 cascode gate voltage, 355 79–82; input-output characteristic, 76; input-referred cascode operational amplifier, 345; folded, 355–61; telescopic, noise, 249–52; output impedance, 79–82; with parasitic 351–52 capacitance, 180; single-stage amplifiers, 249–52; cascodes: folded, 90–92; low-voltage, 144–46; poor mans, transfer function, 180 88–89 common-mode behavior, differential pairs, 106 cascode stage, 82–92; frequency response, 196–98; common-mode feedback (CMFB), 477–82; operational input-output characteristic of, 84; model, 197; output amplifiers, 374–88; sensing techniques, 377–80; impedance, 85–86; poor mans cascode, 88–89; switched-capacitor, 571–72; topology, 377; in shielding property, 89–90; single-stage amplifiers, 254; two-stage op amps, 386–88, 489–90 small-signal characteristics, 84 common-mode input-output characteristic, 105"
    ],
    "pages": [
      "612",
      "439–40, 664 562–67",
      "706 282–84",
      "282–84,"
    ],
    "title": [
      "A B abstraction levels, circuit design, 5–6 back-end processing, 720–21 active current mirrors, 146–60; common-mode properties, bandgap references, 509–35. See also reference distribution; 156–59; large-signal analysis of, 149–52; case study, 533–35; defined, 521; floating, 534; general small-signal analysis of, 152–56; small-signal considerations, 509; low-voltage, 529–33; speed and behavior in, 146–49 noise issues, 525–29; temperature-independent active devices, 718–21; back-end processing, 720–21; basic references, 515–22 transistor fabrication, 718–20; fabrication, 718–21 bandwidth: modification, 279–80; noise, 264; small-signal, active load, common-source stage with, 59–60 346–49 ADC. See analog-to-digital converter (ADC",
      "amplification mode: noninverting amplifiers, 562, 566; biasing, 160–66; circuit, 477; common-gate, 164–65; unity-gain sampler/buffer, 555–56, 559–60 common-source, 161–64; constant-G m , 524–25; amplifiers: applications, 45; auxiliary, 366, 368–69; cascade differential pair, 166; source followers, 165–66; of, 179; categories, 47; continuous-time feedback, supply-independent, 509–12 539–40; current, 282–84; differential. See differential binary data, 2–3 amplifiers; frequency response of, 173–214; Blackmans theorem, 325–30, 338–39 high-speed, 495–507; low-noise, 45; noninverting",
      "See nonlinearity; nonlinear, Bodes analysis of feedback circuits, 315–31 input-output characteristic of, 281; one-pole body effect, 20–22; source follower, 71 feedforward, 412; operational"
    ],
    "type": "article-journal",
    "volume": [
      "411, 608",
      "411, 413, 422, 423, 427",
      "702",
      "22"
    ]
  },
  {
    "container-title": [
      "See bandgap reference; bias"
    ],
    "note": [
      "contact windows, 721 closed-loop frequency response, 416–19 continuous-time: integrator, 568, 569; resistors, 568, 569 closed-loop gain, 276–77 continuous-time: feedback ampli?ers, 539–40 closed-loop small-signal performance, high-speed amplifiers, control voltage, 126–28 501–2 conversion, differential, 120–23 closed-loop transfer function, 275 corner frequency, flicker noise, 235–36 CMFB. See common-mode feedback (CMFB) correlated sources, of noise, 225–26 CMOS (complementary MOS) devices, 5; processing coupling: one-dimensional cross, 742–43; substrate, technology, 712–31 760–64 CMOS inverters, 693; ring oscillators using, 614 cross-coupled oscillators, 621–23 CMOS oscillators. See oscillators CS stage. See common-source (CS) stage CMOS technology: compatibility with bandgap references, current. See also biasing: amplifiers, 282–84; copying, 136; 517–18; processing, 712–31 drain, 148–49; generation vs. voltage amplification, collector current variation, 517 245; meters, 284–86; mismatch, 596–97, 679, 680; Colpitts oscillators, 624–26 PTAT, 523–24; resistive biasing, 135; scaling, 745–46; common-centroid layout, 741 tail, 120–21 common-drain stage. See source follower current-current feedback, 297–98; loading in, 313–14 common-gate circuit, with feedback, 278 current mirrors, 134–66; active. See active current mirrors; common-gate (CG) stage, 75–82, 164–65; frequency basic, 134–39; cascode, 139–46; noise in, 254–56 compensation using, 437–38; and frequency response, current-source load: common-source stage with, 58–59; 193–96; at high frequencies, 194; input impedance, 77, differential pair with, 147 776 Index"
    ],
    "pages": [
      "181–87",
      "721 493–95"
    ],
    "title": [
      "Cauchys Principle of Argument, 447 common-mode properties, active current mirrors, 156–59 center frequency, in voltage-controlled oscillators, 632 common-mode rejection, 101; in voltage-controlled CG stage. See common-gate (CG) stage oscillators, 633 channel charge injection, 550–52; cancellation, 553–55 common-mode rejection ratio (CMRR), 123; alternative channeling, 717 definition of, 603–4 channel-length modulation, 23–24 common-mode response, differential amplifiers, 118–23 charge injection, channel, 550–52, 553–55 common-source (CS) stage, 47–67, 161–62; with active load, charge modeling, MOS device models, 707–8 59–60; complementary, 164; with current-source load, charge-pump phase-locked loops, 666–77; basic, 671–77; 58–59, 162–63; with diode-connected load, 52–58; charge pump, 669–71; dynamics, 672–77; lock distortion in, 577; with feedback, 275; frequency acquisition, 666–77; phase/frequency detector, 667–69; response, 180–87; gain stage added to, 237; transfer function, 672–77 high-frequency model, 181; input impedance in, 187; charge pumps: in charge-pump phase-locked loops, 669–71; NMOS, 368, 369; output noise of, 266; PMOS, PFD/CP nonidealities, 677–81 368–69; with resistive degeneration, 585–86; with charge redistribution, in noninverting amplifier, 563 resistive load, 47–52; single-stage amplifiers, 244–49; chemical vapor deposition (CVD), 718 slewing in, 397; small-signal model of, 51; with circuit design, abstraction levels, 5–6 source degeneration, 61–67; transfer function, circuits: bandgap reference",
      "with triode load, 60–61; zero calculated in, common-gate, 278; differential, 103, 579–81; 185–86 feedback, 275–82; half, 113–15; multi-pole, 205–6; compensation: differential, 485–87; frequency, 420–26, noise representation in, 236–43; one-pole, 204; 490–93 open-loop, 278; precision multiply-by-two, 567–68; complementary common-source stage, 164 sampling, 543–47; switched-capacitor. See complementary switches, 554 switched-capacitor circuits conduction, subthreshold, 24–25 clamp transistors, 395–96 constant-field scaling, 692 clock: feedthrough, 552–53 constant-G m biasing, 524–25 closed-loop behavior, of two-stage operational amplifiers, contact spiking"
    ],
    "type": "article-journal",
    "volume": [
      "477"
    ]
  },
  {
    "note": [
      "dead zone in phase-locked loops, 678–79 even-order distortion, 597–98 deep-submicron effects, 460–63 exclusive OR (XOR) gate, 652 degeneration, resistive, 585–91 extension, 735–36 delay-locked loops (DLLs), 683–85 extra element theorem (EET), 206–8",
      "oscillatory, 609; polarity, 521; positive, delay differential conversion, 120–23 variation by, 636–38; topologies, 286–98; two-pole, differential pairs: basic, 103–17; biasing, 166; cascode, 126; 609–10; voltage-current, 294–97, 310–13; common-mode behavior of, 106; with current-source voltage-voltage, 286–91, 304–8 load, 147; degenerated, 116–17; distortion in, 577; feedback circuits: bandwidth modification, 279–80; gain frequency response, 198–203; high-gain, 375; desensitization, 275–78; impedance modification, input-output characteristic, 104; large-signal behavior, 278–79; nonlinearity reduction, 280–82; sense and"
    ],
    "pages": [
      "485–87 274"
    ],
    "title": [
      "delay variation: by interpolation, 638–40; by positive feedback, 636–38 F deposition, 718 fabrication: active devices, 718–21; CMOS devices, 718–30; designing operational amplifiers, 353–54 interconnects, 727–30; passive devices, 721–27; design rules, 734–36 transistor, 718–20 device models, choice of, 92–93 feedback, 274–339. See also feedback circuits; analysis, devices. See active devices; MOS devices; NMOS (n-type difficulties associated with, 299–303; Bodes analysis MOS) devices; passive devices; PMOS (p-type MOS) of circuits, 315–31; circuits, 275–82; common-gate devices circuit with, 278; common-mode, 374–88; differential amplifiers, 100–128; biased by current mirrors, common-source stage with, 275; current-current, 137–38; common-mode response, 118–23; Gilbert cell, 297–98, 313–14; current-voltage, 291–94, 308–10; 126–28 effect on noise, 298–99; error, 274; general differential circuits, 103; nonlinearity of, 579–81 considerations, 274–86; negative, 410–11; network, differential compensation"
    ],
    "type": "webpage"
  },
  {
    "note": [
      "reducing in stage, 181 phase-locked loops, 688–89 high-slew-rate operational amplifiers, 397–400 junction capacitances, scaling, 692–93 high-speed amplifiers, 495–507; closed-loop small-signal performance, 501–2; design, 500–501; general K considerations, 496–500; large-signal behavior, 505–7; kT / C noise, 553 precision issues in, 496–98; scaling, 502–5; speed issues in, 498–500 L hot carrier effects, 700 large-signal analysis, of active current mirrors, 149–52 hybrid models, 303–4 large-signal behavior: cascode current source, 140–46; folded-cascode stage, 91; high-speed amplifiers, I 505–7; op amps, 348 impedance: Blackmans theorem, 325–30, 338–39; floating, large-signal input-output characteristic, 151–52 174; input, 187, 189, 290–91, 296–97; modification, latch-up, 730–31 278–79; output, 181, 287–88, 292–93, 296–97, 369, layout, 733–64; analog techniques. See analog layout 518–21, 525–29, 700–701; source, 241 techniques; antenna effect, 736; cascode devices, 739; inductance: mutual, 770–71; self, 766–70 common-centroid, 741; design rules, 734–36; inductors, monolithic, 618 differential pairs, 739–41; general considerations, injection, channel charge, 550–52 733–36; minimum enclosure, 734–35; minimum input impedance: common-gate stage, 77, 79–82; in extension, 735–36; minimum spacing, 734; minimum common-source stage, 187; source follower, 73, 189; width, 734; multifinger transistors, 737–39; PMOS and voltage-current feedback, 296–97; voltage-voltage device, 733 feedback, 290–91 LC oscillators, 618–30; Colpitts, 624–26; cross-coupled, input nodes. See also nodes; output nodes: in cascode stage, 621–23; one-port, 626–30; tuning in, 641–44"
    ],
    "pages": [
      "681–83"
    ],
    "title": [
      "frequency response: amplifiers, 173–214; cascode stage, input-output transfer function, 178 196–98; closed-loop, 416–19; common-gate stage, input poles. See also output poles; poles: in cascode stage, 193–96; common-source stage, 180–87; differential 196–98; in common-gate stage, 193–96; in pairs, 198–203; gain-bandwidth trade-offs, 203–6; gain common-source stage, 181–87; and differential pairs, boosting, 371–73; general considerations, 173–80; 198–203; and source followers, 188–93 Miller effect, 174–79, 181, 183, 184 input range limitations, 388–90 fringe capacitance, 729 input-referred noise, 237–42; of differential pair, 256–62 input-referred thermal noise: common-gate stage, 249–52; G voltage, 244–49 gain: asymptotic form, 336–37; boosting, 364–73; closed-loop, input voltage: vs. voltage gain of source follower, 69 276–77; common-mode, 156–59; crossover frequency, integrated circuits, 4; layout. See layout; packaging. See 411, 417; desensitization, 275–78; open-loop, 303, packaging 306–8, 345–46; small-signal, 146–52; stage, added to integrators: discrete-time, 569; parasitic-insensitive, 570; common-source stage, 237; voltage, 152–55 switched-capacitor, 568–71 gain-bandwidth trade-offs, 203–6 interconnects: fabrication, 727–30; layout in passive devices, gate, 7; cascode voltage, 355; exclusive OR, 652; resistance, 753–58; parallel capacitance, 729; series resistance, 232; shadowing, 740; voltage, 145 728 Gilbert cell, 126–28 International Solid-State Circuits Conference (ISSCC), 3–4 gradient, 741 interpolation, delay variation by, 638–40 inverters. See CMOS inverters H ion implantation, 716–17 half circuit, 113–15; differential pair, 126; folded cascode I/V characteristics, MOS, 10–20; derivation, 12–19; threshold operational amplifiers, 357 voltage, 10–12 half-circuit concept, 152 high frequencies, common-gate stage at, 194 J high-frequency model: cascode stage, 196; common-source jitter: in phase-locked loops"
    ],
    "type": null,
    "volume": [
      "678–79"
    ]
  },
  {
    "container-title": [
      "MOS devices"
    ],
    "note": [
      "procedure, 227; average power, 220; bandwidth, 264; MOS SPICE, 34–35; small-signal, 31–34, 51, 62, cascode stage, 254; common-gate stage, 249–52; 65–66; two-port network, 303–4; Y, 303–4; Z, 303–4, common-mode, 101; common-source stage, 244–49; 310 corner frequency, 235–36; correlated/uncorrelated monolithic: capacitors, 555; inductors, 618 sources of, 225–26; correlation, problem of, 265–67; in MOS: circuit symbols, 9–10; I/V characteristics, 10–20 current mirrors, 254–56; in differential pairs, 256–62; MOS devices. See also NMOS (n-type MOS) devices; PMOS effect of feedback on, 298–99; flicker, 234–36, 252–53; (p-type MOS) devices: active, 718–21; behavior as input integration, problem of, 265; input-referred, capacitor, 37–38; capacitances, 27–31; fabricating, 237–42; kT / C, 553; noise-power trade-off, 263–64; 718–30; layout, 26–27; passive, 721–27; processing operational amplifiers, 349; in operational amplifiers, technology, 712–31; small-signal model, 31–34; 402–5; output, 236–37; predicting properties of, 219; subthreshold conduction, 24–25; as switches, 547–55; reduced by offset cancellation, 602–3; reference transconductance, 19–20 generator, 525–29; representation in circuits, 236–43; MOS devices models, 26–36, 701–8; BSIM series, 706; signal-to-noise ratio, 226–27; in source followers, charge/capacitance modeling, 707–8; Level 1, 702; 253–54; spectrum, 221–24; statistical characteristics, Level 2, 702–4; Level 3, 704–5; temperature 219–27; in telescopic operational amplifiers, 402; dependence, 708 thermal, 228–33, 249–52; types of, 228–36; white, 223 MOSFETs (metal-oxide-silicon field-effect transistors), 5; noise-power trade-off, 263–64 common-mode sensing using, 379; as controllable noisy lines, 101 resistors, 16; layout, 26–27; long-channel vs. noninverting amplifiers, 562–67; precision considerations, short-channel, 35–36; mismatches in, 591–604; noise, 565–66; speed considerations, 566–67 230–33; ohmic sections, 231–32; parameter variations, nonlinearity, 576–91. See also linearity; capacitor, 583–84; 708–9; physics, 7–38; reducing effect of mismatched, definition of, 578; of differential circuits, 579–81; 533–35; relationship between drain current and effect of negative feedback on, 581–84; general terminal voltage, 12–15; saturated, 16–18; scaling, considerations, 576–79; reduction, 280–82; in"
    ],
    "pages": [
      "701–8"
    ],
    "title": [
      "loading, effect of, 303–15; in current-current feedback, 691–95; small-signal model, 31–34; structure of, 8–9; 313–14; in current-voltage feedback, 308–10; as switch, 7–8; as switches, 543–47; transconductance, summarizing effects of, 315; two-port network models, 524; velocity saturation, 461 303–4; in voltage-current feedback, 310–13; in MOS loads, differential pair with, 123–26 voltage-voltage feedback, 304–8 MOS SPICE models, 34–35 loads, MOS, differential pair with, 123–26 multifinger transistors, 737–39 lock acquisition, in charge-pump phase-locked loops, 666–77 multiply-by-two circuits, 567–68 long-channel MOSFET devices vs. short-channel MOSFET multipole systems, 414–16 devices, 35–36 mutual inductance, 770–71 loop gain, 276. See also closed-loop gain; open-loop gain; Bode plots. See Bode plots; calculation issues, 332–36; N in charge-pump phase-locked loops, 674–77; nanometer design studies, 459–507; deep-submicron effects, computation, 277; and current-voltage feedback, 292, 460–63; transconductance scaling, 463–65; transistor 308–10; return ratio and, 322–24 design considerations, 459–60, 466–72 loops, phase-locked. See phase-locked loops (PLLs) natural signals, processing of, 1–2 low-noise amplifiers (LNA), 45 negative feedback, 410–11. See also feedback; effect on low-pass filter, 228–29 nonlinearity, 581–84 low-voltage bandgap references, 529–33 negative resistance, 626–30 low-voltage cascode, 144–46 negative-TC (temperature coefficient) voltage, 513–14 NFETs: bulk, 34; threshold voltage, 11 M NMOS (n-type MOS) devices: bulk voltage, 20–22; mathematical model, of voltage-controlled oscillators, 644–49 common-source stage, 368, 369; large-signal behavior metal-oxide-silicon field-effect transistors. See MOSFETs of, 17; latch-up in, 730–31; in operational amplifiers, meters, current/voltage, 284–86 355–58; parameters of Level 1 SPICE models, 35; Middlebrooks method, 331–32 processing technology, 712–31; structure, 8–9; as Miller compensation, 427–28, 432 switches, 548; used by source follower as current Miller effect, 174–79, 181, 183, 184, 196 source, 69; vs. PMOS Devices, 35 Millers theorem, 174–79, 212–14 nodes: association with poles, 179–80; in cascode stage, mismatch, 120–23, 591–604; and common-mode gain, 159; 196–98; in common-gate stage, 193–96; and current, 596–97, 679, 680; DC offsets, 593–97; differential pairs, 198–203; input. See input nodes; MOSFET, 591–604 interaction between, 179; output. See output nodes; and mobility degradation with vertical field, 461–63, 697–98 source followers, 188–93 models: cascode stage, 197; choice of, 92–93; high-frequency, noise, 219–67; amplitude distribution, 224–25; analysis 181, 196; hybrid, 303–4"
    ],
    "type": "article-journal",
    "volume": [
      "26–36"
    ]
  },
  {
    "author": [
      {
        "family": "offset",
        "given": "O.P."
      }
    ],
    "container-title": [
      "resistance"
    ],
    "date": [
      "telescopic cascode",
      "output"
    ],
    "issue": [
      "ise"
    ],
    "note": [
      "operational amplifier, 518–21 packaging, 764–72; dual-in-line package, 764; mutual offset cancellation, 598–602; reduction of noise by, 602–3 inductance, 770–71; parasitics, 765–66; ohmic sections, MOSFET, 231–32 self-inductance, 766–70 one-dimensional cross-coupling, 742–43 pads, bonding, 757–59 one-pole feedforward amplifiers, 412 parallel capacitance, of interconnects, 729 one-pole systems, 279–80 parameter variations, in MOSFETs, 708–9 one-port oscillators, 626–30 parasitic: capacitance, 180; packaging, 765–66 one-stage operational amplifiers, 349–61, 397–99 passive devices: analog layout techniques, 746–53; capacitor op amps. See operational amplifiers (op amps) layout, 750–53; diode layout, 753; fabrication, 721–27; open-loop circuits, 278 interconnect layout, 753–58; MOS, 721–27; pads and open-loop gain, 276–77, 303; in operational amplifiers, electrostatic discharge (ESD) protection, 757–59; 345–46; and voltage-voltage feedback, 306–8 resistor layout, 746–50 open-loop transfer function, 275 PDs. See phase detectors (PDs) operational amplifiers (op amps), 344–405; cascode, 345; PFDs. See phase/frequency detectors (PFDs) design examples, 472–95; design procedure, 353–54; PFETs, bulk, 34. See also PMOS (p-type MOS) devices folded-cascode, 355–61, 394–95,",
      "phase margin, 416–19 operational transconductance amplifier (OTA), 146 photolithography, 714–15 oscillators, 607–49; Colpitts, 624–26; cross-coupled, 621–23; photoresists, 715 general considerations, 607–9;",
      "See phase-locked loops (PLLs) voltage-controlled oscillators (VCOs) PMOS (p-type MOS",
      "output, 64–67, 70; reducing in phase-locked loops, 687–88 series, 728; sheet, 713 slewing: negative, 438; positive,",
      "differential pairs, 110–13 return ratio (RR): difficulties with, 334–36; and loop gain, small-signal characteristics, cascode stage, 84 322–24 small-signal gain, 146–52; calculating, 68; in nonlinear ring oscillators, 609–18; amplitude limiting, 612–18; amplifier, 577, 579–81 five-stage, 615; four-stage, 615; three-stage, 610–12; small-signal models, 31–34, 62, 65–66; of CS stage, 51 tuning in, 633–41 small-signal output resistance, calculating, 70–72 root locus, 412 source degeneration, common-source stage with, 61–67 source/drain junction capacitance, 692–93 S source followers, 68–75; biasing, 165–66; common-mode samplers: and offset cancellation, 602–3; unity-gain, 555–62 feedback using, 378; drawbacks of, 73–74; input sampling: bottom-plate, 555 impedance, 73, 189; input-output characteristic, 68; sampling circuits: differential, 554–55; nonlinearity in, intrinsic, 72; as level shifters, 188–93; output 584–85; precision considerations, 549–53; speed impedance, 71, 73, 191–93; single-stage amplifiers, considerations, 547–49 253–54; small-signal equivalent circuit, 69 sampling mode: noninverting amplifiers, 562; source impedance, 241 switched-capacitor circuits, 541–42; unity-gain sources, 7, 8 sampler/buffer, 555, 559 spacers, oxide, 721 sampling switches, 543–55 spacing, layout, 734 saturation, 47; region, 16–18; velocity, 698–700 spectral shaping, 223–24 scaling: constant-field, 692; current, 745–46; high-speed speed: in high-speed amplifiers, 498–500; in noninverting amplifiers, 502–5; theory, 691–95; transconductance, amplifiers, 566–67; reference generator, 525–29; in 463–65 sampling circuits, 547–49; in unity-gain second-order effects, 20–26 sampler/buffers, 559–62 self-inductance, 766–70 SPICE models, 34–35 stability: and frequency compensation, 410–55; general transimpedance amplifiers, 282–84 considerations, 410–14; Nyquists criterion, 439–55 transistors. See also CMOS devices; MOSFETs start-up, 522 (metal-oxide-silicon field-effect transistors): clamp, statistical characteristics, of noise, 219–27 395–96; design, 459–60, 466–72; dummy, 740; step response, 390–91 fabrication of, 718–20; multifinger, 737–39 structure, MOSFET, 8–9 triode load, common-source stage with, 60–61 substrate, 8–9; coupling, 760–64 triode region, 14–15, 18, 49, 150; common-mode sensing subthreshold conduction, 24–25 using MOSFETs in, 379 supply: dependence, 522; rejection, 349 tuned stages, 621 supply-independent biasing, 509–12 tuning: delay variation by interpolation, 638–40; delay switched-capacitor amplifiers, 555–68 variation by positive feedback, 636–38; in LC switched-capacitor circuits, 539–72; general consideration, oscillators, 641–44; linearity, 632; range, in 539–43; in sampling mode, 541–42 voltage-controlled oscillators, 632; in ring oscillators, switched-capacitor integrator, 568–71 633–41; wide-range, 640–41 switches: complementary, 554; dummy, 553–54; MOSFETs turn-on phenomenon, 11–12 as, 7–8, 543–47; sampling, 543–55; zero-offset, 547 two-pole systems, 414–15 symbols, MOS, 9–10 two-stage operational amplifiers, 361–63, 399–400; symmetry, 112, 150. See also asymmetry; in layouts, closed-loop behavior, 493–95; common-mode 739–43 feedback in, 386–88, 489–90; design, 487–95; frequency compensation, 426–33; slewing in, 433–36 T tail current, 120–21 U telephone bandwidth, and spectral shaping, 223–24 uncorrelated sources, of noise, 225–26 telescopic cascode, 82 unity-gain sampler/buffer, 388, 389, 419, 555–62; precision telescopic operational amplifiers: bias circuit, 477; cascode, considerations, 558–59; slewing behavior, 561; speed 351–52, 356, 420–26; common-mode feedback, considerations, 559–62 477–82; design of, 473–87; differential compensation, 485–87; noise in, 402; slewing in, 394 V temperature dependence: in MOS device models, 708 variable-gain amplifiers (VGAs), 126–28 temperature-independent references, 513–22; bandgap velocity saturation, 461, 698–700 references, 515–22; negative-TC (temperature vertical field, mobility degradation with, 461–63, 697–98 coefficient) voltage, 513–14; positive-TC (temperature VGAs. See variable-gain amplifiers (VGAs) coefficient) voltage, 514–15 vias, 721 temperature-independent voltage, 515–16 voltage: amplifiers, 282–84, 589; bulk, 20–22; control, terminal, 9 126–28; drain-source, 700–701; floating reference, terminal impedance modification, 278–79 534; gate, 145; input, 69; input-referred thermal noise, thermal noise, 228–33, 249–52; MOSFETs, 230–33; resistors, 244–49; limitations, 26; meters, 284–86; negative-TC 228–30; voltage, 244–49 (temperature coefficient), 513–14; output, 106, 150; Thevenin equivalent, 71–72, 79, 111, 202, 566 positive-TC (temperature coefficient), 514–15; three-pole system, 415–16 temperature-independent, 515–16; threshold, 10–12, three-stage ring oscillators, 610–12 25, 150, 695–97 threshold voltage, 10–12, 25, 150; variation, 695–97 voltage-controlled oscillators (VCOs), 630–49. See also time-domain response, 412, 413 oscillators; center frequency, 632; definition of, 631; topologies: common-mode feedback, 377; comparison of eliminating skew in, 653–54; jitter in, 682–83; operational amplifier, 373; feedback, 286–98; mathematical model of, 644–49; output amplitude, operational amplifiers, 349–52; phase-locked loops, 632; output signal purity, 633; power dissipation, 632; 653–60 supply and common-mode rejection, 633; tuning transconductance, 19–20, 48; amplifiers, 282–84; calculation range, 632 of, 364; of common-source device, 63; as function of voltage-current feedback, 294–97; and input impedance, overdrive voltage, 462; MOSFET, 524; scaling, 463–65 296–97; loading in, 310–13; and output impedance, transfer function: in charge-pump phase-locked loops, 672–77; 296–97 closed-loop, 275; common-gate stage, 180; in voltage gain, 86–87, 152–55; lemma, 67; small-signal, 579–81 common-source stage, 181–87; input-output, 178; voltage-voltage feedback, 286–91; loading in, 304–8; and Middlebrooks method, 331–32; open-loop, 275; in open loop gain, 306–8 phase-locked loops, 660–65; and spectral shaping,"
    ],
    "pages": [
      "593–97",
      "473–87",
      "687–88",
      "655–56 399–400, 426–36, 487–95",
      "641–44",
      "236–37 450–53",
      "626–30",
      "228–30"
    ],
    "title": [
      "402–3; gain, 345–46; phase crossover frequency, 411, 417 gain boosting, 364–73; high-slew-rate, 397–400; input phase detectors (PDs), 651–52 range limitations, 388–90; large-signal behavior, 348; phase/frequency detectors (PFDs): in charge-pump linearity, 348–49; linear scaling, 354–55; noise and phase-locked loops, 667–69; PFD/CP nonidealities, offset of, 349; noise in, 402–5; offset and output 677–81 impedance, 518–21; one-stage, 349–61, 397–99; phase-locked loops (PLLs), 651–89; applications, 685–89; open-loop gain, 345–46; output swing, 348, 373–74; dynamics, 660–65; frequency multiplication, 685–86; performance parameters, 344–49; power supply frequency synthesis, 687; jitter, 678–79, 681–83; jitter rejection, 400–402; slew rate, 390–400; small-signal reduction, 688–89; nonideal effects, 677–83; phase bandwidth, 346–49; supply rejection, 349; telescopic, detectors, 651–52; simple, 651–65; skew reduction",
      "small transients in locked condition, 656–60; 420–26; topology comparison, 373; two-stage, 361–63, waveforms in locked condition",
      "pinch-off behavior, 16–17, 23; effect of scaling on, 694 one-port, 626–30; ring, 609–18; voltage controlled. See PLLs",
      "common-source stage, 368–69; output impedance, 181; boosting, 369; cascode stage, 85–86; differential pair, 604; diode-connected, 56; latch-up in, common-gate stage, 79–82; and current-voltage 730–31; layout, 733; NMOS devices vs., 35; in feedback, 292–93; operational amplifier, 518–21; operational amplifiers, 355–58; parameters of Level 1 reference generator, 525–29; source follower, 71, 73, SPICE models, 35; processing technology, 712–31; in 191–93; variation with drain-source voltage, 700–701; ring oscillators, 618; small-signal model, 34; source and voltage-current feedback, 296–97; voltage-voltage follower, 73; structure, 8–9; as switches, 547, 548; feedback, 287–88 turn-on phenomenon in, 12 output nodes: in cascode stage, 196–98; in common-gate stage, poles: association with nodes, 179–80; in cascode stage, 193–96; in common-source stage, 181–87; and 196–98; in common-gate stage, 193–96; and differential pairs, 198–203; and source followers, differential pairs, 198–203; dominant, 421–26; input. 188–93 See input poles; multipole systems, 414–16; at origin, output noise",
      "See output poles; plotting location of, output phase, in phased-locked loops, 653–54 412; and source followers, 188–93; two-pole feedback output poles. See also input poles; poles: in cascode stage, systems, 609–10 196–98; in common-gate stage, 193–96; in poor mans cascode, 88–89 common-source stage, 181–87; and differential pairs, positive feedback, delay variation by, 636–38 198–203; and source followers, 188–93 positive-TC (temperature coefficient) voltage, 514–15 output resistance, 64–67, 70 power amplifier (PA), 45 780 Index power dissipation, in voltage-controlled oscillators, 632 sense and return mechanisms, 284–86 power spectral density (PSD), 223 sensing techniques, common-mode feedback, 377–80 power supply rejection, operational amplifiers, 400–402 series resistance, of interconnects, 728 precision: in high-speed amplifiers, 496–98; in noninverting settling time, definition of, 496 amplifiers, 565–66; in sampling circuits, 549–53; in shadowing, 740 unity-gain sampler/buffers, 558–59 shallow trench isolation issues, 743–44 precision multiply-by-two circuits, 567–68 sheet resistance, 713 process corners, 708–9 shielding, 755 processing: back-end, 720–21; CMOS devices, 712–31; shielding property: cascode stage, 89–90 deposition and etching, 718; ion implantation, 716–17; short-channel effects, 695–701; hot carrier effects, 700; latch-up, 730–31; oxidation, 715–16; photolithography, mobility degradation with vertical field, 697–98; 714–15; wafer, 713 threshold voltage variation, 695–97; velocity proportional to absolute temperature (PTAT), 509 saturation, 698–700 PTAT (proportional to absolute temperature) current short-channel MOSFET devices, long-channel MOSFET generation, 523–24 devices vs., 35–36 punchthrough effect, 26 signals: natural, processing of, 1–2; single-ended vs. differential, 100–102 Q signal-to-noise ratio, 226–27 qualitative analysis, differential pairs, 104–6 silicide, 721, 723–24 quantitative analysis, differential pairs, 106–17 single-ended signals, differential signals vs., 100–102 single-pole system, 279–80 R single-stage amplifiers, 45–93, 243–54; basic concepts, 45; reduction, nonlinearity, 280–82 cascode stage, 82–92, 254; common-gate stage, 75–82, reference distribution, 744–46. See also bandgap references 249–52; common-source stage, 47–67, 244–49; device reference generator, output impedance, 525–29 models, choice of, 92–93; source follower, 68–75; rejection: common-mode noise, 101; power supply, 400–402; source followers, 253–54 supply, 349 skew: eliminating in voltage-controlled oscillators, 653–54",
      "438; in two-stage operation resistive biasing, 135 amplifiers, 433–36; in unity-gain sampler/buffer, 561 resistive degeneration, 585–91 slew rate, operational amplifiers, 390–400 resistors: continuous-time, 568, 569; discrete-time, 569; layout small-signal analysis, of active current mirrors, 152–56 in passive devices, 746–50; mismatched, 120–23; small-signal bandwidth, operational amplifiers, 346–49 n-well, 724; passive MOS device, 723–24; thermal small-signal behavior: in active current mirrors"
    ],
    "type": "article-journal",
    "url": [
      "devices:"
    ],
    "volume": [
      "DC",
      "394",
      "351–52, 356, 360",
      "LC, 618–30",
      "33; gate, 232; negative",
      "49"
    ]
  }
]
