#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Feb 22 09:26:16 2019
# Process ID: 7152
# Log file: D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.runs/synth_1/View.vds
# Journal file: D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source View.tcl -notrace
Command: synth_design -top View -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:33]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:36]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/View.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 273.414 ; gain = 102.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'View' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/View.v:3]
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'Divider' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Divider.v:3]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Divider.v:3]
INFO: [Synth 8-638] synthesizing module 'Button_Signal' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:3]
INFO: [Synth 8-256] done synthesizing module 'Button_Signal' (2#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:3]
INFO: [Synth 8-638] synthesizing module 'Datapath' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Datapath.v:4]
INFO: [Synth 8-638] synthesizing module 'Mem_Ins' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:3]
	Parameter MEMLEN bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/benchmark.hex' is read successfully [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:13]
INFO: [Synth 8-256] done synthesizing module 'Mem_Ins' (3#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:3]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Controller.v:4]
INFO: [Synth 8-256] done synthesizing module 'Controller' (4#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Controller.v:4]
INFO: [Synth 8-638] synthesizing module 'Reg_File' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-256] done synthesizing module 'Reg_File' (5#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-638] synthesizing module 'Alu' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:20]
INFO: [Synth 8-256] done synthesizing module 'Alu' (6#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:3]
INFO: [Synth 8-638] synthesizing module 'Mem_Data' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:10]
	Parameter MEMLEN bound to: 1023 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mem_Data' (7#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:10]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (8#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Datapath.v:4]
INFO: [Synth 8-256] done synthesizing module 'CPU' (9#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'Number2Seg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Number2Seg.v:5]
INFO: [Synth 8-256] done synthesizing module 'Number2Seg' (10#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Number2Seg.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'data' does not match port width (32) of module 'Number2Seg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/View.v:27]
INFO: [Synth 8-638] synthesizing module 'FindData' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:28]
INFO: [Synth 8-256] done synthesizing module 'FindData' (11#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:5]
INFO: [Synth 8-256] done synthesizing module 'View' (12#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/View.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 379.469 ; gain = 208.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 379.469 ; gain = 208.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc]
Finished Parsing XDC File [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 738.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 53 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 53 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 54 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 54 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 55 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 55 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 56 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 56 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 57 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 57 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 58 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 58 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 59 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 59 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 60 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 60 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 62 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 62 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 63 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 63 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 64 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 64 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 65 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 65 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 66 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 66 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 67 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 67 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 68 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 68 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 69 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 69 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:20]
INFO: [Synth 8-5545] ROM "Mem_reg[0]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[1]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[2]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[3]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[4]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[5]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[6]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[7]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[8]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[9]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[10]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[11]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[12]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[13]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[14]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[15]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[16]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[17]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[18]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[19]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[20]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[21]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[22]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[23]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[24]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[25]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[26]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[27]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[28]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[29]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[30]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[31]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[32]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[33]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[34]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[35]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[36]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[37]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[38]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[39]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[40]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[41]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[42]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[43]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[44]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[45]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[46]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[47]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[48]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[49]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[50]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[51]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[52]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[53]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[54]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[55]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[56]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[57]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[58]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[59]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[60]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[61]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[62]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[63]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[64]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[65]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[66]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[67]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[68]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[69]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[70]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[71]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[72]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[73]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[74]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[75]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[76]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[77]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[78]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[79]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[80]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[81]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[82]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[83]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[84]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[85]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[86]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[87]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[88]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[89]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[90]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[91]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[92]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[93]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[94]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[95]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[96]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[97]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[98]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[99]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'AluOp_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Controller.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'result1_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'result2_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'LedData_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Datapath.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'SEG_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Number2Seg.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'curData_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     32768|
|2     |Mem_Data__GB1 |           1|      3488|
|3     |muxpart__1030 |           1|     32736|
|4     |Mem_Data__GB3 |           1|     17259|
|5     |Mem_Data__GB4 |           1|     24016|
|6     |Mem_Data__GB5 |           1|     34085|
|7     |Datapath__GC0 |           1|     14824|
|8     |CPU__GC0      |           1|       214|
|9     |View__GC0     |           1|     14321|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1026  
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	 223 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mem_Data 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1025  
Module Mem_Ins 
Detailed RTL Component Info : 
+---Muxes : 
	 223 Input     32 Bit        Muxes := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
Module Alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input     32 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
Module Datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Button_Signal__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Button_Signal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Number2Seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FindData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP result10, operation Mode is: A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: Generating DSP result10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: Generating DSP result10, operation Mode is: A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: Generating DSP result10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:38 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:38 . Memory (MB): peak = 738.406 ; gain = 567.695

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     32768|
|2     |Mem_Data__GB1 |           1|      3488|
|3     |muxpart__1030 |           1|     32736|
|4     |Mem_Data__GB3 |           1|     17259|
|5     |Mem_Data__GB4 |           1|     24016|
|6     |Mem_Data__GB5 |           1|     34085|
|7     |Datapath__GC0 |           1|     15075|
|8     |CPU__GC0      |           1|       219|
|9     |View__GC0     |           1|     29887|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+--------------+----------------+-----------+----------------------+---------------+-------------------+
|Module Name   | RTL Object     | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name | 
+--------------+----------------+-----------+----------------------+---------------+-------------------+
|Datapath__GC0 | A3/Regfile_reg | Implied   | 32 x 32              | RAM32M x 12   | ram__2            | 
+--------------+----------------+-----------+----------------------+---------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Alu         | A*B            | No           | 18     | 15     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Alu         | (PCIN>>17)+A*B | No           | 15     | 15     | 30     | 25     | 30     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Alu         | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Alu         | (PCIN>>17)+A*B | No           | 18     | 15     | 31     | 25     | 47     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\result2_reg[31] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[30] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[29] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[28] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[27] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[26] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[25] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[24] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[23] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[22] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[21] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[20] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[19] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[18] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[17] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[16] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[15] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[14] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[13] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[12] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[11] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[10] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[9] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[8] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[7] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[6] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[5] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[4] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[3] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[2] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[1] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[0] ) is unused and will be removed from module Alu.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (finddata/\data_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\num/SEG_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\data_reg[7] ) is unused and will be removed from module FindData.
WARNING: [Synth 8-3332] Sequential element (\data_reg[6] ) is unused and will be removed from module FindData.
WARNING: [Synth 8-3332] Sequential element (\data_reg[5] ) is unused and will be removed from module FindData.
WARNING: [Synth 8-3332] Sequential element (\data_reg[4] ) is unused and will be removed from module FindData.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:02:07 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:58 ; elapsed = 00:02:07 . Memory (MB): peak = 738.406 ; gain = 567.695

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     32768|
|2     |Mem_Data__GB1 |           1|      3488|
|3     |muxpart__1030 |           1|     32736|
|4     |Mem_Data__GB3 |           1|     17234|
|5     |Mem_Data__GB4 |           1|     12476|
|6     |Mem_Data__GB5 |           1|       908|
|7     |Datapath__GC0 |           1|      5689|
|8     |CPU__GC0      |           1|       168|
|9     |View__GC0     |           1|     18447|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:58 ; elapsed = 00:02:07 . Memory (MB): peak = 738.406 ; gain = 567.695
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 53 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 53 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 54 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 54 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 55 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 55 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 56 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 56 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 57 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 57 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 58 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 58 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 59 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 59 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 60 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 60 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 62 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 62 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 63 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 63 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 64 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 64 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 65 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 65 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 66 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 66 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 67 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 67 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 68 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 68 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 69 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
incorrect set of required parameters for "set_property" at line 69 of file D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/constrs_1/new/cstr.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:02:27 . Memory (MB): peak = 880.496 ; gain = 709.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:02:28 . Memory (MB): peak = 886.301 ; gain = 715.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     32768|
|2     |Mem_Data__GB1 |           1|      3488|
|3     |muxpart__1030 |           1|     32736|
|4     |Mem_Data__GB3 |           1|     17234|
|5     |Mem_Data__GB4 |           1|     12476|
|6     |Mem_Data__GB5 |           1|       908|
|7     |Datapath__GC0 |           1|      5689|
|8     |CPU__GC0      |           1|       168|
|9     |View__GC0     |           1|     18447|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:03:06 . Memory (MB): peak = 1053.977 ; gain = 883.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:03:16 . Memory (MB): peak = 1053.977 ; gain = 883.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:03:16 . Memory (MB): peak = 1053.977 ; gain = 883.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:03:21 . Memory (MB): peak = 1053.977 ; gain = 883.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:03:21 . Memory (MB): peak = 1053.977 ; gain = 883.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:03:24 . Memory (MB): peak = 1053.977 ; gain = 883.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     5|
|2     |CARRY4  |  1002|
|3     |DSP48E1 |     3|
|4     |LUT1    |   410|
|5     |LUT2    |   917|
|6     |LUT3    |  1215|
|7     |LUT4    |   955|
|8     |LUT5    |  2736|
|9     |LUT6    | 19288|
|10    |MUXCY_L |   107|
|11    |MUXF7   |  8682|
|12    |MUXF8   |  4210|
|13    |RAM32M  |    12|
|14    |XORCY   |   112|
|15    |FDRE    | 32963|
|16    |FDSE    |     4|
|17    |LD      |   167|
|18    |IBUF    |    18|
|19    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                | 72822|
|2     |  cpu           |CPU             | 67670|
|3     |    GOBS        |Button_Signal   |     3|
|4     |    RSTBS       |Button_Signal_0 |     3|
|5     |    datapath    |Datapath        | 67551|
|6     |      A2        |Controller      |   225|
|7     |      A3        |Reg_File        |  2156|
|8     |      A4        |Alu             |  1598|
|9     |      A5        |Mem_Data        | 63273|
|10    |    divider     |Divider_1       |   113|
|11    |  finddata      |FindData        |  4900|
|12    |    showDivider |Divider         |   112|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:03:24 . Memory (MB): peak = 1053.977 ; gain = 883.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:03:09 . Memory (MB): peak = 1053.977 ; gain = 485.852
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:03:26 . Memory (MB): peak = 1053.977 ; gain = 883.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'View' is not ideal for floorplanning, since the cellview 'Mem_Data' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 28 instances
  LD => LDCE: 167 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:03:38 . Memory (MB): peak = 1053.977 ; gain = 844.895
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1053.977 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1053.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 22 09:30:08 2019...
