<stg><name>zint_co_reduce_mod.1</name>


<trans_list>

<trans id="303" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %u_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_01"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="32">
<![CDATA[
entry:1 %cca = alloca i32 1

]]></Node>
<StgValue><ssdm name="cca"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="33" op_0_bw="32">
<![CDATA[
entry:2 %ccb = alloca i32 1

]]></Node>
<StgValue><ssdm name="ccb"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:9 %b_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %a_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %trunc_ln1838_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %a_read, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln1838_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="7">
<![CDATA[
entry:17 %sext_ln1838 = sext i7 %trunc_ln1838_2

]]></Node>
<StgValue><ssdm name="sext_ln1838"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
entry:18 %zext_ln1838 = zext i8 %sext_ln1838

]]></Node>
<StgValue><ssdm name="zext_ln1838"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1838

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
entry:20 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %lshr_ln1838_1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %b_read, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1838_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
entry:25 %zext_ln1838_1 = zext i11 %lshr_ln1838_1

]]></Node>
<StgValue><ssdm name="zext_ln1838_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %vla18_addr_12 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1838_1

]]></Node>
<StgValue><ssdm name="vla18_addr_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="13">
<![CDATA[
entry:27 %vla18_load_9 = load i13 %vla18_addr_12

]]></Node>
<StgValue><ssdm name="vla18_load_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:41 %store_ln1840 = store i33 0, i33 %ccb

]]></Node>
<StgValue><ssdm name="store_ln1840"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:42 %store_ln1840 = store i33 0, i33 %cca

]]></Node>
<StgValue><ssdm name="store_ln1840"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:43 %store_ln1840 = store i8 0, i8 %u_01

]]></Node>
<StgValue><ssdm name="store_ln1840"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %yb_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %yb

]]></Node>
<StgValue><ssdm name="yb_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %ya_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ya

]]></Node>
<StgValue><ssdm name="ya_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %xb_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xb

]]></Node>
<StgValue><ssdm name="xb_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %xa_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xa

]]></Node>
<StgValue><ssdm name="xa_read"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:7 %m0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %m0i

]]></Node>
<StgValue><ssdm name="m0i_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:8 %m_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="9">
<![CDATA[
entry:11 %a_cast_cast_cast = sext i9 %a_read

]]></Node>
<StgValue><ssdm name="a_cast_cast_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="10">
<![CDATA[
entry:12 %a_cast_cast_cast_cast = zext i10 %a_cast_cast_cast

]]></Node>
<StgValue><ssdm name="a_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
entry:20 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="64">
<![CDATA[
entry:21 %trunc_ln1838 = trunc i64 %xa_read

]]></Node>
<StgValue><ssdm name="trunc_ln1838"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="32">
<![CDATA[
entry:22 %trunc_ln1838_1 = trunc i32 %vla18_load

]]></Node>
<StgValue><ssdm name="trunc_ln1838_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:23 %mul_ln1838 = mul i31 %trunc_ln1838_1, i31 %trunc_ln1838

]]></Node>
<StgValue><ssdm name="mul_ln1838"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="13">
<![CDATA[
entry:27 %vla18_load_9 = load i13 %vla18_addr_12

]]></Node>
<StgValue><ssdm name="vla18_load_9"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="64">
<![CDATA[
entry:28 %trunc_ln1838_3 = trunc i64 %xb_read

]]></Node>
<StgValue><ssdm name="trunc_ln1838_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="32">
<![CDATA[
entry:29 %trunc_ln1838_4 = trunc i32 %vla18_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln1838_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:30 %mul_ln1838_1 = mul i31 %trunc_ln1838_4, i31 %trunc_ln1838_3

]]></Node>
<StgValue><ssdm name="mul_ln1838_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:31 %add_ln1838 = add i31 %mul_ln1838_1, i31 %mul_ln1838

]]></Node>
<StgValue><ssdm name="add_ln1838"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:32 %fa = mul i31 %add_ln1838, i31 %m0i_read

]]></Node>
<StgValue><ssdm name="fa"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="64">
<![CDATA[
entry:33 %trunc_ln1839 = trunc i64 %ya_read

]]></Node>
<StgValue><ssdm name="trunc_ln1839"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:34 %mul_ln1839 = mul i31 %trunc_ln1838_1, i31 %trunc_ln1839

]]></Node>
<StgValue><ssdm name="mul_ln1839"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="64">
<![CDATA[
entry:35 %trunc_ln1839_1 = trunc i64 %yb_read

]]></Node>
<StgValue><ssdm name="trunc_ln1839_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:36 %mul_ln1839_1 = mul i31 %trunc_ln1838_4, i31 %trunc_ln1839_1

]]></Node>
<StgValue><ssdm name="mul_ln1839_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:37 %add_ln1839 = add i31 %mul_ln1839_1, i31 %mul_ln1839

]]></Node>
<StgValue><ssdm name="add_ln1839"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:38 %fb = mul i31 %add_ln1839, i31 %m0i_read

]]></Node>
<StgValue><ssdm name="fb"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="63" op_0_bw="31">
<![CDATA[
entry:39 %fa_cast = zext i31 %fa

]]></Node>
<StgValue><ssdm name="fa_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="31">
<![CDATA[
entry:40 %zext_ln1840 = zext i31 %fb

]]></Node>
<StgValue><ssdm name="zext_ln1840"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
entry:44 %br_ln1840 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln1840"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:0 %u_23 = load i8 %u_01

]]></Node>
<StgValue><ssdm name="u_23"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:1 %icmp_ln1840 = icmp_eq  i8 %u_23, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1840"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:3 %u_26 = add i8 %u_23, i8 1

]]></Node>
<StgValue><ssdm name="u_26"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln1840 = br i1 %icmp_ln1840, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln1840"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.body.split:3 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="10">
<![CDATA[
for.body.split:6 %zext_ln1844_2 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1844_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.split:7 %add_ln1844 = add i11 %zext_ln1844_2, i11 %a_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln1844"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:8 %lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1844, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
for.body.split:9 %zext_ln1844_3 = zext i9 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1844_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:10 %vla18_addr_15 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1844_3

]]></Node>
<StgValue><ssdm name="vla18_addr_15"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="13">
<![CDATA[
for.body.split:11 %wa = load i13 %vla18_addr_15

]]></Node>
<StgValue><ssdm name="wa"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:45 %icmp_ln1850 = icmp_eq  i8 %u_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1850"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32">
<![CDATA[
for.end:0 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.end:1 %cca_load_1 = load i33 %cca

]]></Node>
<StgValue><ssdm name="cca_load_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="33">
<![CDATA[
for.end:3 %trunc_ln1857 = trunc i33 %cca_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1857"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end:4 %add_ln1857 = add i11 %a_cast_cast_cast_cast, i11 832

]]></Node>
<StgValue><ssdm name="add_ln1857"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:5 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1857, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
for.end:6 %zext_ln1857 = zext i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1857"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:7 %vla18_addr_13 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1857

]]></Node>
<StgValue><ssdm name="vla18_addr_13"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.end:8 %store_ln1857 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_13, i32 %trunc_ln1857, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1857"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:15 %store_ln1795 = store i8 0, i8 %u

]]></Node>
<StgValue><ssdm name="store_ln1795"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="10">
<![CDATA[
for.body.split:4 %zext_ln1844 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1844"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="10">
<![CDATA[
for.body.split:5 %zext_ln1844_1 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1844_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="13">
<![CDATA[
for.body.split:11 %wa = load i13 %vla18_addr_15

]]></Node>
<StgValue><ssdm name="wa"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split:12 %add_ln1845 = add i13 %zext_ln1844_1, i13 %b_read

]]></Node>
<StgValue><ssdm name="add_ln1845"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:13 %lshr_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1845, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="11">
<![CDATA[
for.body.split:14 %zext_ln1845 = zext i11 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln1845"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:15 %vla18_addr_16 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1845

]]></Node>
<StgValue><ssdm name="vla18_addr_16"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.body.split:16 %wb = load i13 %vla18_addr_16

]]></Node>
<StgValue><ssdm name="wb"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:17 %zext_ln1846 = zext i32 %wa

]]></Node>
<StgValue><ssdm name="zext_ln1846"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:18 %mul_ln1846 = mul i64 %zext_ln1846, i64 %xa_read

]]></Node>
<StgValue><ssdm name="mul_ln1846"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split:21 %add_ln1847 = add i12 %zext_ln1844, i12 %m_read

]]></Node>
<StgValue><ssdm name="add_ln1847"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:22 %lshr_ln4 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1847, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
for.body.split:23 %zext_ln1847 = zext i10 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln1847"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:24 %vla18_addr_17 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1847

]]></Node>
<StgValue><ssdm name="vla18_addr_17"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.body.split:25 %vla18_load_12 = load i13 %vla18_addr_17

]]></Node>
<StgValue><ssdm name="vla18_load_12"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:35 %mul_ln1848 = mul i64 %zext_ln1846, i64 %ya_read

]]></Node>
<StgValue><ssdm name="mul_ln1848"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.body.split:0 %cca_load_2 = load i33 %cca

]]></Node>
<StgValue><ssdm name="cca_load_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.body.split:1 %ccb_load21 = load i33 %ccb

]]></Node>
<StgValue><ssdm name="ccb_load21"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln1829 = specloopname void @_ssdm_op_SpecLoopName, void @empty_124

]]></Node>
<StgValue><ssdm name="specloopname_ln1829"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.body.split:16 %wb = load i13 %vla18_addr_16

]]></Node>
<StgValue><ssdm name="wb"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:19 %zext_ln1846_1 = zext i32 %wb

]]></Node>
<StgValue><ssdm name="zext_ln1846_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:20 %mul_ln1846_1 = mul i64 %zext_ln1846_1, i64 %xb_read

]]></Node>
<StgValue><ssdm name="mul_ln1846_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.body.split:25 %vla18_load_12 = load i13 %vla18_addr_17

]]></Node>
<StgValue><ssdm name="vla18_load_12"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="63" op_0_bw="32">
<![CDATA[
for.body.split:26 %zext_ln1847_1 = zext i32 %vla18_load_12

]]></Node>
<StgValue><ssdm name="zext_ln1847_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body.split:27 %mul_ln1847 = mul i63 %zext_ln1847_1, i63 %fa_cast

]]></Node>
<StgValue><ssdm name="mul_ln1847"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="63">
<![CDATA[
for.body.split:28 %zext_ln1847_2 = zext i63 %mul_ln1847

]]></Node>
<StgValue><ssdm name="zext_ln1847_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="33">
<![CDATA[
for.body.split:29 %sext_ln1840 = sext i33 %cca_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1840"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:30 %add_ln1847_1 = add i64 %sext_ln1840, i64 %mul_ln1846_1

]]></Node>
<StgValue><ssdm name="add_ln1847_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:31 %add_ln1847_2 = add i64 %mul_ln1846, i64 %zext_ln1847_2

]]></Node>
<StgValue><ssdm name="add_ln1847_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="64">
<![CDATA[
for.body.split:32 %trunc_ln1847 = trunc i64 %add_ln1847_1

]]></Node>
<StgValue><ssdm name="trunc_ln1847"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="31" op_0_bw="64">
<![CDATA[
for.body.split:33 %trunc_ln1847_1 = trunc i64 %add_ln1847_2

]]></Node>
<StgValue><ssdm name="trunc_ln1847_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:34 %za = add i64 %add_ln1847_2, i64 %add_ln1847_1

]]></Node>
<StgValue><ssdm name="za"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:36 %mul_ln1848_1 = mul i64 %zext_ln1846_1, i64 %yb_read

]]></Node>
<StgValue><ssdm name="mul_ln1848_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body.split:37 %mul_ln1849 = mul i63 %zext_ln1847_1, i63 %zext_ln1840

]]></Node>
<StgValue><ssdm name="mul_ln1849"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="63">
<![CDATA[
for.body.split:38 %zext_ln1849 = zext i63 %mul_ln1849

]]></Node>
<StgValue><ssdm name="zext_ln1849"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="33">
<![CDATA[
for.body.split:39 %sext_ln1840_1 = sext i33 %ccb_load21

]]></Node>
<StgValue><ssdm name="sext_ln1840_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:40 %add_ln1849 = add i64 %sext_ln1840_1, i64 %mul_ln1848_1

]]></Node>
<StgValue><ssdm name="add_ln1849"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:41 %add_ln1849_1 = add i64 %mul_ln1848, i64 %zext_ln1849

]]></Node>
<StgValue><ssdm name="add_ln1849_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="64">
<![CDATA[
for.body.split:42 %trunc_ln1849 = trunc i64 %add_ln1849

]]></Node>
<StgValue><ssdm name="trunc_ln1849"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="64">
<![CDATA[
for.body.split:43 %trunc_ln1849_1 = trunc i64 %add_ln1849_1

]]></Node>
<StgValue><ssdm name="trunc_ln1849_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:44 %zb = add i64 %add_ln1849_1, i64 %add_ln1849

]]></Node>
<StgValue><ssdm name="zb"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:46 %br_ln1850 = br i1 %icmp_ln1850, void %if.then, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1850"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.then:0 %add_ln1851_2 = add i31 %trunc_ln1847_1, i31 %trunc_ln1847

]]></Node>
<StgValue><ssdm name="add_ln1851_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="31">
<![CDATA[
if.then:1 %zext_ln1851 = zext i31 %add_ln1851_2

]]></Node>
<StgValue><ssdm name="zext_ln1851"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:2 %add_ln1851 = add i10 %shl_ln, i10 1020

]]></Node>
<StgValue><ssdm name="add_ln1851"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="10">
<![CDATA[
if.then:4 %zext_ln1851_2 = zext i10 %add_ln1851

]]></Node>
<StgValue><ssdm name="zext_ln1851_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:5 %add_ln1851_1 = add i11 %zext_ln1851_2, i11 %a_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln1851_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:6 %lshr_ln5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1851_1, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="9">
<![CDATA[
if.then:7 %zext_ln1851_3 = zext i9 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln1851_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:8 %vla18_addr_18 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1851_3

]]></Node>
<StgValue><ssdm name="vla18_addr_18"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then:9 %store_ln1851 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_18, i32 %zext_ln1851, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1851"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.then:10 %add_ln1852_1 = add i31 %trunc_ln1849_1, i31 %trunc_ln1849

]]></Node>
<StgValue><ssdm name="add_ln1852_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="10">
<![CDATA[
if.then:3 %zext_ln1851_1 = zext i10 %add_ln1851

]]></Node>
<StgValue><ssdm name="zext_ln1851_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="31">
<![CDATA[
if.then:11 %zext_ln1852 = zext i31 %add_ln1852_1

]]></Node>
<StgValue><ssdm name="zext_ln1852"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then:12 %add_ln1852 = add i13 %zext_ln1851_1, i13 %b_read

]]></Node>
<StgValue><ssdm name="add_ln1852"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:13 %lshr_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1852, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
if.then:14 %zext_ln1852_1 = zext i11 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln1852_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:15 %vla18_addr_19 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1852_1

]]></Node>
<StgValue><ssdm name="vla18_addr_19"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
if.then:16 %store_ln1852 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_19, i32 %zext_ln1852, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1852"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
if.then:17 %br_ln1853 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1853"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:0 %cca_1 = partselect i33 @_ssdm_op_PartSelect.i33.i64.i32.i32, i64 %za, i32 31, i32 63

]]></Node>
<StgValue><ssdm name="cca_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:1 %ccb_1 = partselect i33 @_ssdm_op_PartSelect.i33.i64.i32.i32, i64 %zb, i32 31, i32 63

]]></Node>
<StgValue><ssdm name="ccb_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln1840 = store i33 %ccb_1, i33 %ccb

]]></Node>
<StgValue><ssdm name="store_ln1840"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln1840 = store i33 %cca_1, i33 %cca

]]></Node>
<StgValue><ssdm name="store_ln1840"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:4 %store_ln1840 = store i8 %u_26, i8 %u_01

]]></Node>
<StgValue><ssdm name="store_ln1840"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
for.inc:5 %br_ln1840 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln1840"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.end:2 %ccb_load_1 = load i33 %ccb

]]></Node>
<StgValue><ssdm name="ccb_load_1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="33">
<![CDATA[
for.end:9 %trunc_ln1858 = trunc i33 %ccb_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1858"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.end:10 %add_ln1858 = add i13 %b_read, i13 832

]]></Node>
<StgValue><ssdm name="add_ln1858"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:11 %lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1858, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="11">
<![CDATA[
for.end:12 %zext_ln1858 = zext i11 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1858"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:13 %vla18_addr_14 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1858

]]></Node>
<StgValue><ssdm name="vla18_addr_14"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.end:14 %store_ln1858 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_14, i32 %trunc_ln1858, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1858"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
for.end:16 %br_ln1795 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1795"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i:0 %cc_7 = phi i1 0, void %for.end, i1 %tmp, void %for.inc.i.split

]]></Node>
<StgValue><ssdm name="cc_7"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i:1 %u_24 = load i8 %u

]]></Node>
<StgValue><ssdm name="u_24"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:2 %icmp_ln1795 = icmp_eq  i8 %u_24, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1795"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:4 %u_25 = add i8 %u_24, i8 1

]]></Node>
<StgValue><ssdm name="u_25"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln1795 = br i1 %icmp_ln1795, void %for.inc.i.split, void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln1795"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i.split:1 %shl_ln12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln12"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="10">
<![CDATA[
for.inc.i.split:2 %zext_ln1796 = zext i10 %shl_ln12

]]></Node>
<StgValue><ssdm name="zext_ln1796"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="10">
<![CDATA[
for.inc.i.split:3 %zext_ln1796_1 = zext i10 %shl_ln12

]]></Node>
<StgValue><ssdm name="zext_ln1796_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:4 %add_ln1796 = add i11 %zext_ln1796_1, i11 %a_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln1796"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:5 %lshr_ln7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1796, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:6 %zext_ln1796_2 = zext i9 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln1796_2"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %vla18_addr_20 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_2

]]></Node>
<StgValue><ssdm name="vla18_addr_20"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:8 %vla18_load_13 = load i13 %vla18_addr_20

]]></Node>
<StgValue><ssdm name="vla18_load_13"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i.split:9 %add_ln1796_1 = add i12 %zext_ln1796, i12 %m_read

]]></Node>
<StgValue><ssdm name="add_ln1796_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:10 %lshr_ln1796_1 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1796_1, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1796_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:11 %zext_ln1796_3 = zext i10 %lshr_ln1796_1

]]></Node>
<StgValue><ssdm name="zext_ln1796_3"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:12 %vla18_addr_21 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_3

]]></Node>
<StgValue><ssdm name="vla18_addr_21"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:13 %vla18_load_14 = load i13 %vla18_addr_21

]]></Node>
<StgValue><ssdm name="vla18_load_14"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:18 %store_ln1795 = store i8 %u_25, i8 %u

]]></Node>
<StgValue><ssdm name="store_ln1795"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32">
<![CDATA[
for.end.i:0 %u_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_14"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.end.i:1 %cca_load = load i33 %cca

]]></Node>
<StgValue><ssdm name="cca_load"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.end.i:2 %cc = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %cca_load, i32 32

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i:3 %select_ln1787 = select i1 %cc, i32 2147483647, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1787"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end.i:4 %xor_ln1809 = xor i1 %cc_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1809"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end.i:5 %ym = or i1 %cc, i1 %xor_ln1809

]]></Node>
<StgValue><ssdm name="ym"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i:6 %select_ln1787_1 = select i1 %ym, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1787_1"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end.i:7 %store_ln1811 = store i8 0, i8 %u_14

]]></Node>
<StgValue><ssdm name="store_ln1811"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
for.end.i:8 %br_ln1811 = br void %for.inc17.i

]]></Node>
<StgValue><ssdm name="br_ln1811"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln1786"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:8 %vla18_load_13 = load i13 %vla18_addr_20

]]></Node>
<StgValue><ssdm name="vla18_load_13"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:13 %vla18_load_14 = load i13 %vla18_addr_21

]]></Node>
<StgValue><ssdm name="vla18_load_14"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1">
<![CDATA[
for.inc.i.split:14 %zext_ln1795 = zext i1 %cc_7

]]></Node>
<StgValue><ssdm name="zext_ln1795"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:15 %sub_ln1796 = sub i32 %vla18_load_13, i32 %zext_ln1795

]]></Node>
<StgValue><ssdm name="sub_ln1796"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:16 %sub_ln1796_1 = sub i32 %sub_ln1796, i32 %vla18_load_14

]]></Node>
<StgValue><ssdm name="sub_ln1796_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:17 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln1796_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:19 %br_ln1795 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1795"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc17.i:0 %cc_8 = phi i1 %cc, void %for.end.i, i1 %tmp_12, void %for.inc17.i.split

]]></Node>
<StgValue><ssdm name="cc_8"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc17.i:1 %u_27 = load i8 %u_14

]]></Node>
<StgValue><ssdm name="u_27"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i:2 %icmp_ln1811 = icmp_eq  i8 %u_27, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1811"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i:4 %u_28 = add i8 %u_27, i8 1

]]></Node>
<StgValue><ssdm name="u_28"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17.i:5 %br_ln1811 = br i1 %icmp_ln1811, void %for.inc17.i.split, void %for.inc.i13.preheader

]]></Node>
<StgValue><ssdm name="br_ln1811"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc17.i.split:1 %shl_ln13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_27, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln13"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="10">
<![CDATA[
for.inc17.i.split:2 %zext_ln1814 = zext i10 %shl_ln13

]]></Node>
<StgValue><ssdm name="zext_ln1814"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="10">
<![CDATA[
for.inc17.i.split:3 %zext_ln1814_1 = zext i10 %shl_ln13

]]></Node>
<StgValue><ssdm name="zext_ln1814_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.i.split:4 %add_ln1814 = add i11 %zext_ln1814_1, i11 %a_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln1814"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i.split:5 %lshr_ln8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1814, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
for.inc17.i.split:6 %zext_ln1814_2 = zext i9 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln1814_2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i.split:7 %vla18_addr_22 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1814_2

]]></Node>
<StgValue><ssdm name="vla18_addr_22"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i.split:8 %aw = load i13 %vla18_addr_22

]]></Node>
<StgValue><ssdm name="aw"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc17.i.split:9 %add_ln1815 = add i12 %zext_ln1814, i12 %m_read

]]></Node>
<StgValue><ssdm name="add_ln1815"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i.split:10 %lshr_ln9 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1815, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
for.inc17.i.split:11 %zext_ln1815 = zext i10 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln1815"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i.split:12 %vla18_addr_23 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1815

]]></Node>
<StgValue><ssdm name="vla18_addr_23"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i.split:13 %vla18_load_16 = load i13 %vla18_addr_23

]]></Node>
<StgValue><ssdm name="vla18_load_16"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc17.i.split:23 %store_ln1811 = store i8 %u_28, i8 %u_14

]]></Node>
<StgValue><ssdm name="store_ln1811"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="32">
<![CDATA[
for.inc.i13.preheader:0 %u_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_16"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i13.preheader:1 %store_ln1795 = store i8 0, i8 %u_16

]]></Node>
<StgValue><ssdm name="store_ln1795"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i13.preheader:2 %br_ln1795 = br void %for.inc.i13

]]></Node>
<StgValue><ssdm name="br_ln1795"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.i.split:0 %specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_142

]]></Node>
<StgValue><ssdm name="specloopname_ln1786"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i.split:8 %aw = load i13 %vla18_addr_22

]]></Node>
<StgValue><ssdm name="aw"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i.split:13 %vla18_load_16 = load i13 %vla18_addr_23

]]></Node>
<StgValue><ssdm name="vla18_load_16"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i.split:14 %xor_ln1815 = xor i32 %vla18_load_16, i32 %select_ln1787

]]></Node>
<StgValue><ssdm name="xor_ln1815"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i.split:15 %mw = and i32 %xor_ln1815, i32 %select_ln1787_1

]]></Node>
<StgValue><ssdm name="mw"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i.split:16 %sub_ln1816 = sub i32 %aw, i32 %mw

]]></Node>
<StgValue><ssdm name="sub_ln1816"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1">
<![CDATA[
for.inc17.i.split:17 %zext_ln1811 = zext i1 %cc_8

]]></Node>
<StgValue><ssdm name="zext_ln1811"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i.split:18 %aw_2 = sub i32 %sub_ln1816, i32 %zext_ln1811

]]></Node>
<StgValue><ssdm name="aw_2"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="32">
<![CDATA[
for.inc17.i.split:19 %trunc_ln1812 = trunc i32 %aw_2

]]></Node>
<StgValue><ssdm name="trunc_ln1812"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="31">
<![CDATA[
for.inc17.i.split:20 %zext_ln1817 = zext i31 %trunc_ln1812

]]></Node>
<StgValue><ssdm name="zext_ln1817"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc17.i.split:21 %store_ln1817 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_22, i32 %zext_ln1817, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1817"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc17.i.split:22 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %aw_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
for.inc17.i.split:24 %br_ln1811 = br void %for.inc17.i

]]></Node>
<StgValue><ssdm name="br_ln1811"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i13:0 %cc_10 = phi i1 %tmp_14, void %for.inc.i13.split, i1 0, void %for.inc.i13.preheader

]]></Node>
<StgValue><ssdm name="cc_10"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i13:1 %u_29 = load i8 %u_16

]]></Node>
<StgValue><ssdm name="u_29"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i13:2 %icmp_ln1795_1 = icmp_eq  i8 %u_29, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1795_1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i13:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i13:4 %u_30 = add i8 %u_29, i8 1

]]></Node>
<StgValue><ssdm name="u_30"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i13:5 %br_ln1795 = br i1 %icmp_ln1795_1, void %for.inc.i13.split, void %for.end.i19

]]></Node>
<StgValue><ssdm name="br_ln1795"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i13.split:1 %shl_ln1796_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1796_1"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="10">
<![CDATA[
for.inc.i13.split:2 %zext_ln1796_4 = zext i10 %shl_ln1796_1

]]></Node>
<StgValue><ssdm name="zext_ln1796_4"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="10">
<![CDATA[
for.inc.i13.split:3 %zext_ln1796_5 = zext i10 %shl_ln1796_1

]]></Node>
<StgValue><ssdm name="zext_ln1796_5"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i13.split:4 %add_ln1796_2 = add i13 %zext_ln1796_5, i13 %b_read

]]></Node>
<StgValue><ssdm name="add_ln1796_2"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i13.split:5 %lshr_ln1796_3 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1796_2, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1796_3"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i13.split:6 %zext_ln1796_6 = zext i11 %lshr_ln1796_3

]]></Node>
<StgValue><ssdm name="zext_ln1796_6"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i13.split:7 %vla18_addr_24 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_6

]]></Node>
<StgValue><ssdm name="vla18_addr_24"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i13.split:8 %vla18_load_17 = load i13 %vla18_addr_24

]]></Node>
<StgValue><ssdm name="vla18_load_17"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i13.split:9 %add_ln1796_3 = add i12 %zext_ln1796_4, i12 %m_read

]]></Node>
<StgValue><ssdm name="add_ln1796_3"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i13.split:10 %lshr_ln1796_4 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1796_3, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1796_4"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i13.split:11 %zext_ln1796_7 = zext i10 %lshr_ln1796_4

]]></Node>
<StgValue><ssdm name="zext_ln1796_7"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i13.split:12 %vla18_addr_25 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_7

]]></Node>
<StgValue><ssdm name="vla18_addr_25"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i13.split:13 %vla18_load_18 = load i13 %vla18_addr_25

]]></Node>
<StgValue><ssdm name="vla18_load_18"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i13.split:18 %store_ln1795 = store i8 %u_30, i8 %u_16

]]></Node>
<StgValue><ssdm name="store_ln1795"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="32">
<![CDATA[
for.end.i19:0 %u_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_18"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.end.i19:1 %ccb_load = load i33 %ccb

]]></Node>
<StgValue><ssdm name="ccb_load"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.end.i19:2 %cc_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ccb_load, i32 32

]]></Node>
<StgValue><ssdm name="cc_9"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i19:3 %select_ln1787_2 = select i1 %cc_9, i32 2147483647, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1787_2"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end.i19:4 %xor_ln1809_1 = xor i1 %cc_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1809_1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end.i19:5 %ym_1 = or i1 %cc_9, i1 %xor_ln1809_1

]]></Node>
<StgValue><ssdm name="ym_1"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i19:6 %select_ln1787_3 = select i1 %ym_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1787_3"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end.i19:7 %store_ln1811 = store i8 0, i8 %u_18

]]></Node>
<StgValue><ssdm name="store_ln1811"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1795_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
for.end.i19:8 %br_ln1811 = br void %for.inc17.i32

]]></Node>
<StgValue><ssdm name="br_ln1811"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i13.split:0 %specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln1786"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i13.split:8 %vla18_load_17 = load i13 %vla18_addr_24

]]></Node>
<StgValue><ssdm name="vla18_load_17"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i13.split:13 %vla18_load_18 = load i13 %vla18_addr_25

]]></Node>
<StgValue><ssdm name="vla18_load_18"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1">
<![CDATA[
for.inc.i13.split:14 %zext_ln1795_1 = zext i1 %cc_10

]]></Node>
<StgValue><ssdm name="zext_ln1795_1"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i13.split:15 %sub_ln1796_2 = sub i32 %vla18_load_17, i32 %zext_ln1795_1

]]></Node>
<StgValue><ssdm name="sub_ln1796_2"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i13.split:16 %sub_ln1796_3 = sub i32 %sub_ln1796_2, i32 %vla18_load_18

]]></Node>
<StgValue><ssdm name="sub_ln1796_3"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i13.split:17 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln1796_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i13.split:19 %br_ln1795 = br void %for.inc.i13

]]></Node>
<StgValue><ssdm name="br_ln1795"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc17.i32:0 %cc_11 = phi i1 %cc_9, void %for.end.i19, i1 %tmp_15, void %for.inc17.i32.split

]]></Node>
<StgValue><ssdm name="cc_11"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc17.i32:1 %u_31 = load i8 %u_18

]]></Node>
<StgValue><ssdm name="u_31"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i32:2 %icmp_ln1811_1 = icmp_eq  i8 %u_31, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1811_1"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.i32:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i32:4 %u_32 = add i8 %u_31, i8 1

]]></Node>
<StgValue><ssdm name="u_32"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17.i32:5 %br_ln1811 = br i1 %icmp_ln1811_1, void %for.inc17.i32.split, void %zint_finish_mod.exit33

]]></Node>
<StgValue><ssdm name="br_ln1811"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc17.i32.split:1 %shl_ln1814_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_31, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1814_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="10">
<![CDATA[
for.inc17.i32.split:2 %zext_ln1814_3 = zext i10 %shl_ln1814_1

]]></Node>
<StgValue><ssdm name="zext_ln1814_3"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="10">
<![CDATA[
for.inc17.i32.split:3 %zext_ln1814_4 = zext i10 %shl_ln1814_1

]]></Node>
<StgValue><ssdm name="zext_ln1814_4"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc17.i32.split:4 %add_ln1814_1 = add i13 %zext_ln1814_4, i13 %b_read

]]></Node>
<StgValue><ssdm name="add_ln1814_1"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i32.split:5 %lshr_ln1814_1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1814_1, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1814_1"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="11">
<![CDATA[
for.inc17.i32.split:6 %zext_ln1814_5 = zext i11 %lshr_ln1814_1

]]></Node>
<StgValue><ssdm name="zext_ln1814_5"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i32.split:7 %vla18_addr_26 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1814_5

]]></Node>
<StgValue><ssdm name="vla18_addr_26"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i32.split:8 %aw_3 = load i13 %vla18_addr_26

]]></Node>
<StgValue><ssdm name="aw_3"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc17.i32.split:9 %add_ln1815_1 = add i12 %zext_ln1814_3, i12 %m_read

]]></Node>
<StgValue><ssdm name="add_ln1815_1"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i32.split:10 %lshr_ln1815_1 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1815_1, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1815_1"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="10">
<![CDATA[
for.inc17.i32.split:11 %zext_ln1815_1 = zext i10 %lshr_ln1815_1

]]></Node>
<StgValue><ssdm name="zext_ln1815_1"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i32.split:12 %vla18_addr_27 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1815_1

]]></Node>
<StgValue><ssdm name="vla18_addr_27"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i32.split:13 %vla18_load_20 = load i13 %vla18_addr_27

]]></Node>
<StgValue><ssdm name="vla18_load_20"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc17.i32.split:23 %store_ln1811 = store i8 %u_32, i8 %u_18

]]></Node>
<StgValue><ssdm name="store_ln1811"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1811_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0">
<![CDATA[
zint_finish_mod.exit33:0 %ret_ln1870 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1870"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.i32.split:0 %specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_142

]]></Node>
<StgValue><ssdm name="specloopname_ln1786"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i32.split:8 %aw_3 = load i13 %vla18_addr_26

]]></Node>
<StgValue><ssdm name="aw_3"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="13">
<![CDATA[
for.inc17.i32.split:13 %vla18_load_20 = load i13 %vla18_addr_27

]]></Node>
<StgValue><ssdm name="vla18_load_20"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i32.split:14 %xor_ln1815_1 = xor i32 %vla18_load_20, i32 %select_ln1787_2

]]></Node>
<StgValue><ssdm name="xor_ln1815_1"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i32.split:15 %mw_1 = and i32 %xor_ln1815_1, i32 %select_ln1787_3

]]></Node>
<StgValue><ssdm name="mw_1"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i32.split:16 %sub_ln1816_1 = sub i32 %aw_3, i32 %mw_1

]]></Node>
<StgValue><ssdm name="sub_ln1816_1"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1">
<![CDATA[
for.inc17.i32.split:17 %zext_ln1811_1 = zext i1 %cc_11

]]></Node>
<StgValue><ssdm name="zext_ln1811_1"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i32.split:18 %aw_4 = sub i32 %sub_ln1816_1, i32 %zext_ln1811_1

]]></Node>
<StgValue><ssdm name="aw_4"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="32">
<![CDATA[
for.inc17.i32.split:19 %trunc_ln1812_1 = trunc i32 %aw_4

]]></Node>
<StgValue><ssdm name="trunc_ln1812_1"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="31">
<![CDATA[
for.inc17.i32.split:20 %zext_ln1817_1 = zext i31 %trunc_ln1812_1

]]></Node>
<StgValue><ssdm name="zext_ln1817_1"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc17.i32.split:21 %store_ln1817 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_26, i32 %zext_ln1817_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1817"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc17.i32.split:22 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %aw_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
for.inc17.i32.split:24 %br_ln1811 = br void %for.inc17.i32

]]></Node>
<StgValue><ssdm name="br_ln1811"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
