vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_1/sim/bd_6cc2_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_4/sim/design_1_rst_ps8_0_99M_4.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_1/sim/bd_68b9_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
