Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  6 19:27:40 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.653        0.000                      0                  272        0.214        0.000                      0                  272        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.653        0.000                      0                  272        0.214        0.000                      0                  272        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.204ns (23.524%)  route 3.914ns (76.475%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.114     6.777    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.901 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2/O
                         net (fo=3, routed)           0.946     7.847    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.829     8.800    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X64Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.952 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=3, routed)           0.496     9.448    sc/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.348     9.796 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.529    10.325    sc/M_result_d
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.506    14.910    sc/CLK
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[1]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.978    sc/M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.204ns (23.524%)  route 3.914ns (76.475%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.114     6.777    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.901 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2/O
                         net (fo=3, routed)           0.946     7.847    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.829     8.800    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X64Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.952 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=3, routed)           0.496     9.448    sc/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.348     9.796 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.529    10.325    sc/M_result_d
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.506    14.910    sc/CLK
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[1]_lopt_replica/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.978    sc/M_result_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.204ns (23.524%)  route 3.914ns (76.475%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.114     6.777    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.901 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2/O
                         net (fo=3, routed)           0.946     7.847    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.829     8.800    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X64Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.952 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=3, routed)           0.496     9.448    sc/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.348     9.796 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.529    10.325    sc/M_result_d
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.506    14.910    sc/CLK
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[2]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.978    sc/M_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 0.952ns (20.224%)  route 3.755ns (79.776%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.114     6.777    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.901 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2/O
                         net (fo=3, routed)           0.946     7.847    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.829     8.800    buttoncond_gen_0[3].buttoncond/M_last_q_reg[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.924 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[2]_i_2/O
                         net (fo=2, routed)           0.866     9.790    sc/M_sequence_d__2[0]
    SLICE_X65Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.914 r  sc/M_sequence_q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.914    sc/M_sequence_q[0]_i_1_n_0
    SLICE_X65Y64         FDRE                                         r  sc/M_sequence_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.908    sc/CLK
    SLICE_X65Y64         FDRE                                         r  sc/M_sequence_q_reg[0]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.031    15.176    sc/M_sequence_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/FSM_sequential_M_brain_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.204ns (25.889%)  route 3.447ns (74.111%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.114     6.777    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.901 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2/O
                         net (fo=3, routed)           0.946     7.847    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.829     8.800    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X64Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.952 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=3, routed)           0.557     9.510    sc/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I0_O)        0.348     9.858 r  sc/FSM_sequential_M_brain_q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.858    sc/FSM_sequential_M_brain_q[0]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.909    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[0]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.029    15.175    sc/FSM_sequential_M_brain_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/FSM_sequential_M_brain_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.198ns (25.794%)  route 3.447ns (74.206%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.114     6.777    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.901 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2/O
                         net (fo=3, routed)           0.946     7.847    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.829     8.800    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X64Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.952 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=3, routed)           0.557     9.510    sc/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I0_O)        0.342     9.852 r  sc/FSM_sequential_M_brain_q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.852    sc/FSM_sequential_M_brain_q[1]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.909    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[1]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.075    15.221    sc/FSM_sequential_M_brain_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.952ns (21.119%)  route 3.556ns (78.881%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.114     6.777    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.901 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2/O
                         net (fo=3, routed)           0.946     7.847    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.829     8.800    buttoncond_gen_0[3].buttoncond/M_last_q_reg[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.924 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[2]_i_2/O
                         net (fo=2, routed)           0.667     9.591    sc/M_sequence_d__2[0]
    SLICE_X65Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.715 r  sc/M_sequence_q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.715    sc/M_sequence_q[2]_i_1_n_0
    SLICE_X65Y64         FDRE                                         r  sc/M_sequence_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.908    sc/CLK
    SLICE_X65Y64         FDRE                                         r  sc/M_sequence_q_reg[2]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.029    15.174    sc/M_sequence_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.952ns (21.281%)  route 3.521ns (78.718%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.206    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.962     6.624    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X64Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.748 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__1/O
                         net (fo=3, routed)           1.162     7.910    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.034 r  buttoncond_gen_0[2].buttoncond/M_sequence_q[3]_i_3/O
                         net (fo=5, routed)           0.967     9.001    buttoncond_gen_0[2].buttoncond/M_buttondetector_out[0]
    SLICE_X64Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.125 r  buttoncond_gen_0[2].buttoncond/M_sequence_q[3]_i_4/O
                         net (fo=4, routed)           0.431     9.555    sc/M_sequence_q_reg[2]_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.679 r  sc/M_sequence_q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.679    sc/M_sequence_q[1]_i_1_n_0
    SLICE_X65Y64         FDRE                                         r  sc/M_sequence_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.908    sc/CLK
    SLICE_X65Y64         FDRE                                         r  sc/M_sequence_q_reg[1]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.032    15.177    sc/M_sequence_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.820ns (20.423%)  route 3.195ns (79.577%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y60         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.692     6.355    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           1.112     7.591    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.715 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=4, routed)           0.575     8.291    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.116     8.407 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.815     9.222    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X61Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.908    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X61Y62         FDRE (Setup_fdre_C_CE)      -0.409    14.736    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.820ns (20.423%)  route 3.195ns (79.577%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.207    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y60         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.692     6.355    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.479 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           1.112     7.591    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.715 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=4, routed)           0.575     8.291    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.116     8.407 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.815     9.222    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X61Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.908    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X61Y62         FDRE (Setup_fdre_C_CE)      -0.409    14.736    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.099%)  route 0.179ns (55.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.529    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X62Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.179     1.849    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X61Y66         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.044    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y66         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.070     1.635    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.929%)  route 0.166ns (54.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.531    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X61Y66         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.166     1.838    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.046    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.070     1.617    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.359%)  route 0.184ns (56.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.529    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X62Y69         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.184     1.854    buttoncond_gen_0[2].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X62Y67         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.045    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X62Y67         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.070     1.615    buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.531    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X62Y67         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.172     1.844    buttoncond_gen_0[3].buttoncond/sync/M_pipe_d__2[1]
    SLICE_X62Y67         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.045    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X62Y67         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.070     1.601    buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sc/FSM_sequential_M_brain_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.130%)  route 0.144ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.534    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  sc/FSM_sequential_M_brain_q_reg[1]/Q
                         net (fo=9, routed)           0.144     1.805    sc/M_brain_q[1]
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     2.051    sc/CLK
    SLICE_X64Y61         FDRE                                         r  sc/M_result_q_reg[2]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.009     1.560    sc/M_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sc/FSM_sequential_M_brain_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/FSM_sequential_M_brain_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.534    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sc/FSM_sequential_M_brain_q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.854    sc/M_brain_q[0]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.042     1.896 r  sc/FSM_sequential_M_brain_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    sc/FSM_sequential_M_brain_q[1]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.049    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/FSM_sequential_M_brain_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.107     1.641    sc/FSM_sequential_M_brain_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.534    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.118     1.793    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.901    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.049    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.639    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.533    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y64         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.792    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.900    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X63Y64         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.048    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y64         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.532    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.792    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.046    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.532    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.792    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.046    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y62   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y62   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C



