<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_raid_word_t Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_raid_word_t Union Reference</h1><!-- doxytag: class="cvmx_raid_word_t" -->
<p>This structure defines the type of command words the RAID block will accept.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-raid_8h_source.html">cvmx-raid.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__raid__word__t.html#ad102e835f990deabb6ba28083dbb62f3">u64</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a49e6d6118688e5e28c5b131cb4e0e481">reserved_37_63</a>:27</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#aeef5c6c7989303de9ef53d7d9ca52d7c"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a9dd50149bbc3df8bb0323e2be70c1ed8">q_cmp</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the Q pipe is in normal mode (CWORD[Q_CMP]=0) or in non-zero byte detect mode (CWORD[Q_CMP]=1).  <a href="#ad6db80d03e543dedaebd272a25753990"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a7ec481b1dc0a7597beddc36795a143b7">p_cmp</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the P pipe is in normal mode (CWORD[P_CMP]=0) or in non-zero byte detect mode (CWORD[P_CMP]=1).  <a href="#a200fe7e38d876aff25b6bb83cf06ba57"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#ac349b58001cf3786ab727ce8e8017af8">q_xor</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the Q output buffer bytes are the normal Q pipe result or the normal Q pipe result exclusive-OR'ed with the P pipe result.  <a href="#ae465f659248bdf7fd300c4ec61385ffe"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#af2ad961dd0204db8f1ef044120e9bbc6">p_xor</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the P output buffer bytes are the normal P pipe result or the normal P pipe result exclusive-OR'ed with the Q pipe result.  <a href="#af3c03f8bb85cdfd9d734ff2b225a59e4"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a8775f7e3cde1203a05d475ffacea8b3e">wqe</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether RAD submits a work queue entry or writes an L2/DRAM byte to zero after completing the instruction.  <a href="#af70c750499e2f199b31ff584148fadb1"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a2e46554a960dd2e119758feea85c781c">qout</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the Q pipe is used by this instruction.  <a href="#ad67cc0c3fbeed5b8df44d40974516290"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a767a43f65c1934c449a067bfe99a6195">pout</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the P pipe is used by this instruction.  <a href="#a7a37f3b60bc9b52bd4db61ecd844770c"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#abc4dc1991313f5c206712e7d99a687ab">iword</a>:6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates the number of input buffers used.  <a href="#a548ecadd7795c66e09fd5f56d1319efa"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a822084709d4fea54035db87cb7856ee2">size</a>:24</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates the size in bytes of all input buffers.  <a href="#a2021455b409ba4e641337b6e182f7745"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__raid__word__t.html#a1e5a44fd20e388ea3db43992267ce9f6">cword</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a5619042f4fa42d6f9c1920769de8be65">reserved_58_63</a>:6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#a537e2442d7dda1ca9cc075ecc827a877"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#aedf53285cb71f0fc28b5dbb9678ef409">fw</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When set, indicates that RAD can modify any byte in any (128B) cache line touched by L2/DRAM addresses OWORD[PTR] through OWORD[PTR]+CWORD[SIZE]�1.  <a href="#a1f601a61cde249fc64ab6e6ac5aec752"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a4308d852ec23af868102913dc1e25608">nc</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When set, indicates that RAD should not allocate L2 cache space for the P/Q data on L2 cache misses.  <a href="#af68f8a2945e208393fbd8d0b610122cd"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a5a8f8d5abcd0f053b83abf06e8a73d24">reserved_42_55</a>:14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#a766bdad3450f747e49a87e2f3f0b1e2e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#aecd103fbf6c58b27ecde3619fd26ac85">addr</a>:42</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When CWORD[P_CMP,Q_CMP]=0, OWORD[PTR] indicates the starting address of the L2/DRAM buffer that will receive the P/Q data.  <a href="#a0b313f13cbcbbdb924e2459b69527a47"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__raid__word__t.html#a4a6e23d5bbfa285586c31834ce282ec2">oword</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#ac4da809dc20741b08cec3326e40416a3">reserved_57_63</a>:7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#adf0674d2ec2fe3a49b60836ce6b0f00a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a4308d852ec23af868102913dc1e25608">nc</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When set, indicates that RAD should not allocate L2 cache space for this input buffer data on L2 cache misses.  <a href="#a70fccde3166dfea7026ab9c2384bf46e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#aac6be17c9a7c4acb0d2ac37612db8678">reserved_50_55</a>:6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#af3c1b8754b5e81075c58da34264ad6e9"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#ad4534f8c8c3815c682a56698d05ca79e">qen</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that this input buffer data should participate in the Q pipe result.  <a href="#a36d5b2862dde9471d5c209658402de75"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a96bffede664e25e23568db4cdccabe10">pen</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that this input buffer data should participate in the P pipe result.  <a href="#a16bcc26f7452fa060c7b05b187775365"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a3a12e8898525698a64674de095515927">qmult</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The Q pipe multiplier for the input buffer.  <a href="#a1d925c2a495f4d9ed81178650b66e871"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#aecd103fbf6c58b27ecde3619fd26ac85">addr</a>:40</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The starting address of the input buffer in L2/DRAM.  <a href="#a569b5d065adc972671c21c2ba7e52b6d"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__raid__word__t.html#a61660dcad0582e3a7b270bf4040679bc">iword</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#ac4da809dc20741b08cec3326e40416a3">reserved_57_63</a>:7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#ae71cf5f218615acf7ec2a547b9d94731"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a4308d852ec23af868102913dc1e25608">nc</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When set, indicates that RAD should not allocate L2 cache space for this input buffer data on L2 cache misses.  <a href="#a46318019477835264a2d492d8f07b918"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#ad4534f8c8c3815c682a56698d05ca79e">qen</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that this input buffer data should participate in the Q pipe result.  <a href="#afbbf3fdd21f1861d26be109c894676cb"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a96bffede664e25e23568db4cdccabe10">pen</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that this input buffer data should participate in the P pipe result.  <a href="#a25854983bdb7e6c32e5826a34c5ead77"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a3a12e8898525698a64674de095515927">qmult</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The Q pipe multiplier for the input buffer.  <a href="#a4d4a90f48331b1c9b40fc9cbf20cdad7"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#aaaa4fce04e555a4c08a5b675a32d087d">reserved_43_46</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#adc356cfc97509325de638913d50e755a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#aecd103fbf6c58b27ecde3619fd26ac85">addr</a>:42</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The starting address of the input buffer in L2/DRAM.  <a href="#aa5a5ca6d36ffb15ec0d05d3fe9b23717"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__raid__word__t.html#acffa1d3ac8f8a3de92fc0b59881189d2">iword_78xx</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#a1b66b8a534ab2cdc0f3dd93bccacda01">reserved_40_63</a>:22</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__raid__word__t.html#aecd103fbf6c58b27ecde3619fd26ac85">addr</a>:42</td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__raid__word__t.html#a4b15527e53376947648c8dd7614fd2df">respword</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This structure defines the type of command words the RAID block will accept. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="aecd103fbf6c58b27ecde3619fd26ac85"></a><!-- doxytag: member="cvmx_raid_word_t::addr" ref="aecd103fbf6c58b27ecde3619fd26ac85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#aecd103fbf6c58b27ecde3619fd26ac85">cvmx_raid_word_t::addr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When CWORD[P_CMP,Q_CMP]=0, OWORD[PTR] indicates the starting address of the L2/DRAM buffer that will receive the P/Q data. </p>
<p>The starting address of the input buffer in L2/DRAM.</p>
<p>In the non-compare mode, the output buffer receives all of the output buffer bytes. When CWORD[P_CMP,Q_CMP]=1, the corresponding P/Q pipe is in compare mode, and the only output of the pipe is the non-zero detect result. In this case, OWORD[PTR] indicates the 8-byte location of the non-zero detect result.</p>
<p>IWORD[PTR] must be naturally-aligned on an 8 byte boundary (i.e. &lt;2:0&gt; must be zero). </p>

</div>
</div>
<a class="anchor" id="a1e5a44fd20e388ea3db43992267ce9f6"></a><!-- doxytag: member="cvmx_raid_word_t::cword" ref="a1e5a44fd20e388ea3db43992267ce9f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__raid__word__t.html#a1e5a44fd20e388ea3db43992267ce9f6">cvmx_raid_word_t::cword</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf53285cb71f0fc28b5dbb9678ef409"></a><!-- doxytag: member="cvmx_raid_word_t::fw" ref="aedf53285cb71f0fc28b5dbb9678ef409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#aedf53285cb71f0fc28b5dbb9678ef409">cvmx_raid_word_t::fw</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When set, indicates that RAD can modify any byte in any (128B) cache line touched by L2/DRAM addresses OWORD[PTR] through OWORD[PTR]+CWORD[SIZE]�1. </p>
<p>Setting OWORD[FW] can improve hardware performance, as some DRAM loads can be avoided on L2 cache misses. The Q OWORD[FW] must not be set when CWORD[Q_CMP] is set, and the P OWORD[FW] must not be set when CWORD[P_CMP] is set. </p>

</div>
</div>
<a class="anchor" id="a61660dcad0582e3a7b270bf4040679bc"></a><!-- doxytag: member="cvmx_raid_word_t::iword" ref="a61660dcad0582e3a7b270bf4040679bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__raid__word__t.html#abc4dc1991313f5c206712e7d99a687ab">cvmx_raid_word_t::iword</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc4dc1991313f5c206712e7d99a687ab"></a><!-- doxytag: member="cvmx_raid_word_t::iword" ref="abc4dc1991313f5c206712e7d99a687ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#abc4dc1991313f5c206712e7d99a687ab">cvmx_raid_word_t::iword</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates the number of input buffers used. </p>
<p>1 &lt;= CWORD[IWORD] &lt;= 32. </p>

</div>
</div>
<a class="anchor" id="acffa1d3ac8f8a3de92fc0b59881189d2"></a><!-- doxytag: member="cvmx_raid_word_t::iword_78xx" ref="acffa1d3ac8f8a3de92fc0b59881189d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__raid__word__t.html#acffa1d3ac8f8a3de92fc0b59881189d2">cvmx_raid_word_t::iword_78xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4308d852ec23af868102913dc1e25608"></a><!-- doxytag: member="cvmx_raid_word_t::nc" ref="a4308d852ec23af868102913dc1e25608" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a4308d852ec23af868102913dc1e25608">cvmx_raid_word_t::nc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When set, indicates that RAD should not allocate L2 cache space for the P/Q data on L2 cache misses. </p>
<p>When set, indicates that RAD should not allocate L2 cache space for this input buffer data on L2 cache misses.</p>
<p>OWORD[NC] should typically be clear, though setting OWORD[NC] can improve performance in some circumstances, as the L2 cache will not be polluted by P/Q data. The Q OWORD[NC] must not be set when CWORD[Q_CMP] is set, and the P OWORD[NC] must not be set when CWORD[P_CMP] is set.</p>
<p>Setting IWORD[NC] may improve performance in some circumstances, as the L2 cache may not be polluted with input buffer data. </p>

</div>
</div>
<a class="anchor" id="a4a6e23d5bbfa285586c31834ce282ec2"></a><!-- doxytag: member="cvmx_raid_word_t::oword" ref="a4a6e23d5bbfa285586c31834ce282ec2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__raid__word__t.html#a4a6e23d5bbfa285586c31834ce282ec2">cvmx_raid_word_t::oword</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ec481b1dc0a7597beddc36795a143b7"></a><!-- doxytag: member="cvmx_raid_word_t::p_cmp" ref="a7ec481b1dc0a7597beddc36795a143b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a7ec481b1dc0a7597beddc36795a143b7">cvmx_raid_word_t::p_cmp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the P pipe is in normal mode (CWORD[P_CMP]=0) or in non-zero byte detect mode (CWORD[P_CMP]=1). </p>
<p>In non-zero byte detect mode, the P OWORD[PTR] result is the non-zero detect result, which indicates the position of the first non-zero byte in the pipe result bytes. CWORD[P_CMP] must not be set when CWORD[POUT]=0, and must not be set when CWORD[P_XOR] is set. </p>

</div>
</div>
<a class="anchor" id="af2ad961dd0204db8f1ef044120e9bbc6"></a><!-- doxytag: member="cvmx_raid_word_t::p_xor" ref="af2ad961dd0204db8f1ef044120e9bbc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#af2ad961dd0204db8f1ef044120e9bbc6">cvmx_raid_word_t::p_xor</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the P output buffer bytes are the normal P pipe result or the normal P pipe result exclusive-OR'ed with the Q pipe result. </p>
<p>When CWORD[P_XOR]=0 (and CWORD[P_CMP]=0), the P output buffer bytes are the normal P pipe result, which does not include the Q pipe result in any way. When CWORD[P_XOR]=1, the P output buffer bytes are the normal P pipe result exclusive-OR'ed with the Q pipe result, as if the Q pipe result were another P IWORD for the P pipe. CWORD[P_XOR] must not be set unless both CWORD[POUT,QOUT] are set, and must not be set when CWORD[P_CMP] is set. </p>

</div>
</div>
<a class="anchor" id="a96bffede664e25e23568db4cdccabe10"></a><!-- doxytag: member="cvmx_raid_word_t::pen" ref="a96bffede664e25e23568db4cdccabe10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a96bffede664e25e23568db4cdccabe10">cvmx_raid_word_t::pen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that this input buffer data should participate in the P pipe result. </p>
<p>The P pipe hardware accumulates each participating input byte by bit-wise exclusive-OR'ing it. IWORD[PEN] must not be set when CWORD[POUT] is not set. If CWORD[POUT] is set, IWORD[PEN] must be set for at least one IWORD. </p>

</div>
</div>
<a class="anchor" id="a767a43f65c1934c449a067bfe99a6195"></a><!-- doxytag: member="cvmx_raid_word_t::pout" ref="a767a43f65c1934c449a067bfe99a6195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a767a43f65c1934c449a067bfe99a6195">cvmx_raid_word_t::pout</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the P pipe is used by this instruction. </p>
<p>If CWORD[POUT] is set, IWORD[PEN] must be set for at least one IWORD. At least one of CWORD[QOUT,POUT] must be set. </p>

</div>
</div>
<a class="anchor" id="a9dd50149bbc3df8bb0323e2be70c1ed8"></a><!-- doxytag: member="cvmx_raid_word_t::q_cmp" ref="a9dd50149bbc3df8bb0323e2be70c1ed8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a9dd50149bbc3df8bb0323e2be70c1ed8">cvmx_raid_word_t::q_cmp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the Q pipe is in normal mode (CWORD[Q_CMP]=0) or in non-zero byte detect mode (CWORD[Q_CMP]=1). </p>
<p>In non-zero byte detect mode, the Q OWORD[PTR] result is the non-zero detect result, which indicates the position of the first non-zero byte in the pipe result bytes. CWORD[Q_CMP] must not be set when CWORD[QOUT]=0, and must not be set when CWORD[Q_XOR] is set. </p>

</div>
</div>
<a class="anchor" id="ac349b58001cf3786ab727ce8e8017af8"></a><!-- doxytag: member="cvmx_raid_word_t::q_xor" ref="ac349b58001cf3786ab727ce8e8017af8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#ac349b58001cf3786ab727ce8e8017af8">cvmx_raid_word_t::q_xor</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the Q output buffer bytes are the normal Q pipe result or the normal Q pipe result exclusive-OR'ed with the P pipe result. </p>
<p>When CWORD[Q_XOR]=0 (and CWORD[Q_CMP]=0), the Q output buffer bytes are the normal Q pipe result, which does not include the P pipe result in any way. When CWORD[Q_XOR]=1, the Q output buffer bytes are the normal Q pipe result exclusive-OR'ed with the P pipe result, as if the P pipe result were another Q IWORD for the Q pipe with QMULT=1. CWORD[Q_XOR] must not be set unless both CWORD[POUT,QOUT] are set, and must not be set when CWORD[Q_CMP] is set. </p>

</div>
</div>
<a class="anchor" id="ad4534f8c8c3815c682a56698d05ca79e"></a><!-- doxytag: member="cvmx_raid_word_t::qen" ref="ad4534f8c8c3815c682a56698d05ca79e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#ad4534f8c8c3815c682a56698d05ca79e">cvmx_raid_word_t::qen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that this input buffer data should participate in the Q pipe result. </p>
<p>The Q pipe hardware multiplies each participating input byte by IWORD[QMULT] before accumulating them by exclusive-OR'ing. IWORD[QEN] must not be set when CWORD[QOUT] is not set. If CWORD[QOUT] is set, IWORD[QEN] must be set for at least one IWORD. </p>

</div>
</div>
<a class="anchor" id="a3a12e8898525698a64674de095515927"></a><!-- doxytag: member="cvmx_raid_word_t::qmult" ref="a3a12e8898525698a64674de095515927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a3a12e8898525698a64674de095515927">cvmx_raid_word_t::qmult</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The Q pipe multiplier for the input buffer. </p>
<p>Section 26.1 above describes the GF(28) multiplication algorithm. IWORD[QMULT] must be zero when IWORD[QEN] is not set. IWORD[QMULT] must not be zero when IWORD[QEN] is set. When IWORD[QMULT] is 1, the multiplication simplifies to the identity function, and the Q pipe performs the same XOR function as the P pipe. </p>

</div>
</div>
<a class="anchor" id="a2e46554a960dd2e119758feea85c781c"></a><!-- doxytag: member="cvmx_raid_word_t::qout" ref="a2e46554a960dd2e119758feea85c781c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a2e46554a960dd2e119758feea85c781c">cvmx_raid_word_t::qout</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the Q pipe is used by this instruction. </p>
<p>If CWORD[QOUT] is set, IWORD[QEN] must be set for at least one IWORD. At least one of CWORD[QOUT,POUT] must be set. </p>

</div>
</div>
<a class="anchor" id="a49e6d6118688e5e28c5b131cb4e0e481"></a><!-- doxytag: member="cvmx_raid_word_t::reserved_37_63" ref="a49e6d6118688e5e28c5b131cb4e0e481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a49e6d6118688e5e28c5b131cb4e0e481">cvmx_raid_word_t::reserved_37_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="a1b66b8a534ab2cdc0f3dd93bccacda01"></a><!-- doxytag: member="cvmx_raid_word_t::reserved_40_63" ref="a1b66b8a534ab2cdc0f3dd93bccacda01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a1b66b8a534ab2cdc0f3dd93bccacda01">cvmx_raid_word_t::reserved_40_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a8f8d5abcd0f053b83abf06e8a73d24"></a><!-- doxytag: member="cvmx_raid_word_t::reserved_42_55" ref="a5a8f8d5abcd0f053b83abf06e8a73d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a5a8f8d5abcd0f053b83abf06e8a73d24">cvmx_raid_word_t::reserved_42_55</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="aaaa4fce04e555a4c08a5b675a32d087d"></a><!-- doxytag: member="cvmx_raid_word_t::reserved_43_46" ref="aaaa4fce04e555a4c08a5b675a32d087d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#aaaa4fce04e555a4c08a5b675a32d087d">cvmx_raid_word_t::reserved_43_46</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="aac6be17c9a7c4acb0d2ac37612db8678"></a><!-- doxytag: member="cvmx_raid_word_t::reserved_50_55" ref="aac6be17c9a7c4acb0d2ac37612db8678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#aac6be17c9a7c4acb0d2ac37612db8678">cvmx_raid_word_t::reserved_50_55</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="ac4da809dc20741b08cec3326e40416a3"></a><!-- doxytag: member="cvmx_raid_word_t::reserved_57_63" ref="ac4da809dc20741b08cec3326e40416a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#ac4da809dc20741b08cec3326e40416a3">cvmx_raid_word_t::reserved_57_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="a5619042f4fa42d6f9c1920769de8be65"></a><!-- doxytag: member="cvmx_raid_word_t::reserved_58_63" ref="a5619042f4fa42d6f9c1920769de8be65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a5619042f4fa42d6f9c1920769de8be65">cvmx_raid_word_t::reserved_58_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="a4b15527e53376947648c8dd7614fd2df"></a><!-- doxytag: member="cvmx_raid_word_t::respword" ref="a4b15527e53376947648c8dd7614fd2df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__raid__word__t.html#a4b15527e53376947648c8dd7614fd2df">cvmx_raid_word_t::respword</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a822084709d4fea54035db87cb7856ee2"></a><!-- doxytag: member="cvmx_raid_word_t::size" ref="a822084709d4fea54035db87cb7856ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a822084709d4fea54035db87cb7856ee2">cvmx_raid_word_t::size</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates the size in bytes of all input buffers. </p>
<p>When CWORD[Q_CMP,P_CMP]=0, also indicates the size of the Q/P output buffers. CWORD[SIZE] must be a multiple of 8B (i.e. &lt;2:0&gt; must be zero). </p>

</div>
</div>
<a class="anchor" id="ad102e835f990deabb6ba28083dbb62f3"></a><!-- doxytag: member="cvmx_raid_word_t::u64" ref="ad102e835f990deabb6ba28083dbb62f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#ad102e835f990deabb6ba28083dbb62f3">cvmx_raid_word_t::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8775f7e3cde1203a05d475ffacea8b3e"></a><!-- doxytag: member="cvmx_raid_word_t::wqe" ref="a8775f7e3cde1203a05d475ffacea8b3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__raid__word__t.html#a8775f7e3cde1203a05d475ffacea8b3e">cvmx_raid_word_t::wqe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether RAD submits a work queue entry or writes an L2/DRAM byte to zero after completing the instruction. </p>
<p>When CWORD[WQE] is set and RESP[PTR]!=0, RAD adds the work queue entry indicated by RESP[PTR] to the selected POW input queue after completing the instruction. When CWORD[WQE] is clear and RESP[PTR]!=0, RAD writes the L2/DRAM byte indicated by RESP[PTR] to zero after completing the instruction. </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-raid_8h_source.html">cvmx-raid.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
