INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mariu/Desktop/PROJECTS/VIVADO - VERILOG PROJECT/ComplexLogicModule-VIVADO/ComplexLogicModule/ComplexLogicModule.srcs/sources_1/new/DMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mariu/Desktop/PROJECTS/VIVADO - VERILOG PROJECT/ComplexLogicModule-VIVADO/ComplexLogicModule/ComplexLogicModule.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mariu/Desktop/PROJECTS/VIVADO - VERILOG PROJECT/ComplexLogicModule-VIVADO/ComplexLogicModule/ComplexLogicModule.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mariu/Desktop/PROJECTS/VIVADO - VERILOG PROJECT/ComplexLogicModule-VIVADO/ComplexLogicModule/ComplexLogicModule.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mariu/Desktop/PROJECTS/VIVADO - VERILOG PROJECT/ComplexLogicModule-VIVADO/ComplexLogicModule/ComplexLogicModule.srcs/sources_1/new/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mariu/Desktop/PROJECTS/VIVADO - VERILOG PROJECT/ComplexLogicModule-VIVADO/ComplexLogicModule/ComplexLogicModule.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
