TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
       3                    ;* Date/Time created: Sat Sep 26 11:09:26 2015                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_pre
       6                    
       7                    ;******************************************************************************
       8                    ;* GLOBAL FILE PARAMETERS                                                     *
       9                    ;*                                                                            *
      10                    ;*   Architecture      : TMS320C66xx                                          *
      11                    ;*   Optimization      : Enabled at level 3                                   *
      12                    ;*   Optimizing for    : Speed                                                *
      13                    ;*                       Based on options: -o3, no -ms                        *
      14                    ;*   Endian            : Little                                               *
      15                    ;*   Interrupt Thrshld : 10000                                                *
      16                    ;*   Data Access Model : Far                                                  *
      17                    ;*   Pipelining        : Enabled                                              *
      18                    ;*   Speculate Loads   : Enabled with threshold = 0                           *
      19                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      20                    ;*   Debug Info        : DWARF Debug w/Optimization                           *
      21                    ;*                                                                            *
      22                    ;******************************************************************************
      23                    
      24                            .asg    A15, FP
      25                            .asg    B14, DP
      26                            .asg    B15, SP
      27                            .global $bss
      28                    
      29                    
      30                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
      31                            .dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_c
      32                            .dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012
      33                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      34                            .dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")
      35                    
      36                    $C$DW$1 .dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
      37                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
      38                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
      39                            .dwattr $C$DW$1, DW_AT_declaration
      40                            .dwattr $C$DW$1, DW_AT_external
      41                            .dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c
      42                            .dwattr $C$DW$1, DW_AT_decl_line(0xdf)
      43                            .dwattr $C$DW$1, DW_AT_decl_column(0x0b)
      44                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      45                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
      46                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      47                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
      48                            .dwendtag $C$DW$1
      49                    
      50                    
      51                    $C$DW$4 .dwtag  DW_TAG_subprogram, DW_AT_name("printf")
      52                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
      53                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      54                            .dwattr $C$DW$4, DW_AT_declaration
      55                            .dwattr $C$DW$4, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    2

      56                            .dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      57                            .dwattr $C$DW$4, DW_AT_decl_line(0xb8)
      58                            .dwattr $C$DW$4, DW_AT_decl_column(0x19)
      59                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      60                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$103)
      61                    $C$DW$6 .dwtag  DW_TAG_unspecified_parameters
      62                            .dwendtag $C$DW$4
      63                    
      64                    
      65                    $C$DW$7 .dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
      66                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
      67                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
      68                            .dwattr $C$DW$7, DW_AT_declaration
      69                            .dwattr $C$DW$7, DW_AT_external
      70                            .dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      71                            .dwattr $C$DW$7, DW_AT_decl_line(0xbc)
      72                            .dwattr $C$DW$7, DW_AT_decl_column(0x19)
      73                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      74                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$59)
      75                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      76                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$103)
      77                    $C$DW$10        .dwtag  DW_TAG_unspecified_parameters
      78                            .dwendtag $C$DW$7
      79                    
      80                    
      81                    $C$DW$11        .dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
      82                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("malloc")
      83                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
      84                            .dwattr $C$DW$11, DW_AT_declaration
      85                            .dwattr $C$DW$11, DW_AT_external
      86                            .dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      87                            .dwattr $C$DW$11, DW_AT_decl_line(0x82)
      88                            .dwattr $C$DW$11, DW_AT_decl_column(0x19)
      89                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
      90                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$52)
      91                            .dwendtag $C$DW$11
      92                    
      93                    
      94                    $C$DW$13        .dwtag  DW_TAG_subprogram, DW_AT_name("free")
      95                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("free")
      96                            .dwattr $C$DW$13, DW_AT_declaration
      97                            .dwattr $C$DW$13, DW_AT_external
      98                            .dwattr $C$DW$13, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      99                            .dwattr $C$DW$13, DW_AT_decl_line(0x86)
     100                            .dwattr $C$DW$13, DW_AT_decl_column(0x19)
     101                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
     102                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$3)
     103                            .dwendtag $C$DW$13
     104                    
     105                    
     106                    $C$DW$15        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
     107                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("VLIB_cache_inval")
     108                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$10)
     109                            .dwattr $C$DW$15, DW_AT_declaration
     110                            .dwattr $C$DW$15, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    3

     111                            .dwattr $C$DW$15, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     112                            .dwattr $C$DW$15, DW_AT_decl_line(0x58)
     113                            .dwattr $C$DW$15, DW_AT_decl_column(0x05)
     114                    
     115                    $C$DW$16        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
     116                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("VLIB_profile_init")
     117                            .dwattr $C$DW$16, DW_AT_declaration
     118                            .dwattr $C$DW$16, DW_AT_external
     119                            .dwattr $C$DW$16, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     120                            .dwattr $C$DW$16, DW_AT_decl_line(0x7b)
     121                            .dwattr $C$DW$16, DW_AT_decl_column(0x06)
     122                    $C$DW$17        .dwtag  DW_TAG_formal_parameter
     123                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$10)
     124                    $C$DW$18        .dwtag  DW_TAG_formal_parameter
     125                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$59)
     126                            .dwendtag $C$DW$16
     127                    
     128                    
     129                    $C$DW$19        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_setMode")
     130                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("VLIB_profile_setMode")
     131                            .dwattr $C$DW$19, DW_AT_declaration
     132                            .dwattr $C$DW$19, DW_AT_external
     133                            .dwattr $C$DW$19, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     134                            .dwattr $C$DW$19, DW_AT_decl_line(0x7c)
     135                            .dwattr $C$DW$19, DW_AT_decl_column(0x06)
     136                    $C$DW$20        .dwtag  DW_TAG_formal_parameter
     137                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$10)
     138                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     139                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$10)
     140                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     141                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$59)
     142                    $C$DW$23        .dwtag  DW_TAG_formal_parameter
     143                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$10)
     144                            .dwendtag $C$DW$19
     145                    
     146                    
     147                    $C$DW$24        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
     148                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("VLIB_formula_add_test")
     149                            .dwattr $C$DW$24, DW_AT_declaration
     150                            .dwattr $C$DW$24, DW_AT_external
     151                            .dwattr $C$DW$24, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     152                            .dwattr $C$DW$24, DW_AT_decl_line(0x7d)
     153                            .dwattr $C$DW$24, DW_AT_decl_column(0x06)
     154                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     155                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     156                    $C$DW$26        .dwtag  DW_TAG_formal_parameter
     157                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
     158                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     159                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     160                    $C$DW$28        .dwtag  DW_TAG_formal_parameter
     161                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$10)
     162                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     163                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$59)
     164                    $C$DW$30        .dwtag  DW_TAG_formal_parameter
     165                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$10)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    4

     166                            .dwendtag $C$DW$24
     167                    
     168                    
     169                    $C$DW$31        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
     170                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("VLIB_skip_test")
     171                            .dwattr $C$DW$31, DW_AT_declaration
     172                            .dwattr $C$DW$31, DW_AT_external
     173                            .dwattr $C$DW$31, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     174                            .dwattr $C$DW$31, DW_AT_decl_line(0x7e)
     175                            .dwattr $C$DW$31, DW_AT_decl_column(0x06)
     176                    $C$DW$32        .dwtag  DW_TAG_formal_parameter
     177                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$59)
     178                            .dwendtag $C$DW$31
     179                    
     180                    
     181                    $C$DW$33        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
     182                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
     183                            .dwattr $C$DW$33, DW_AT_declaration
     184                            .dwattr $C$DW$33, DW_AT_external
     185                            .dwattr $C$DW$33, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     186                            .dwattr $C$DW$33, DW_AT_decl_line(0x7f)
     187                            .dwattr $C$DW$33, DW_AT_decl_column(0x06)
     188                    $C$DW$34        .dwtag  DW_TAG_formal_parameter
     189                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$10)
     190                    $C$DW$35        .dwtag  DW_TAG_formal_parameter
     191                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$59)
     192                    $C$DW$36        .dwtag  DW_TAG_formal_parameter
     193                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$59)
     194                            .dwendtag $C$DW$33
     195                    
     196                    
     197                    $C$DW$37        .dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
     198                            .dwattr $C$DW$37, DW_AT_TI_symbol_name("initStack")
     199                            .dwattr $C$DW$37, DW_AT_declaration
     200                            .dwattr $C$DW$37, DW_AT_external
     201                            .dwattr $C$DW$37, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     202                            .dwattr $C$DW$37, DW_AT_decl_line(0x80)
     203                            .dwattr $C$DW$37, DW_AT_decl_column(0x06)
     204                    $C$DW$38        .dwtag  DW_TAG_formal_parameter
     205                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$21)
     206                            .dwendtag $C$DW$37
     207                    
     208                    
     209                    $C$DW$39        .dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
     210                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("setStackDepth")
     211                            .dwattr $C$DW$39, DW_AT_declaration
     212                            .dwattr $C$DW$39, DW_AT_external
     213                            .dwattr $C$DW$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     214                            .dwattr $C$DW$39, DW_AT_decl_line(0x81)
     215                            .dwattr $C$DW$39, DW_AT_decl_column(0x06)
     216                    
     217                    $C$DW$40        .dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
     218                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("getSP")
     219                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$21)
     220                            .dwattr $C$DW$40, DW_AT_declaration
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    5

     221                            .dwattr $C$DW$40, DW_AT_external
     222                            .dwattr $C$DW$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     223                            .dwattr $C$DW$40, DW_AT_decl_line(0x82)
     224                            .dwattr $C$DW$40, DW_AT_decl_column(0x0a)
     225                    
     226                    $C$DW$41        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
     227                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("VLIB_stack_memory")
     228                            .dwattr $C$DW$41, DW_AT_declaration
     229                            .dwattr $C$DW$41, DW_AT_external
     230                            .dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     231                            .dwattr $C$DW$41, DW_AT_decl_line(0x83)
     232                            .dwattr $C$DW$41, DW_AT_decl_column(0x06)
     233                    
     234                    $C$DW$42        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_compare_mem")
     235                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("VLIB_compare_mem")
     236                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$22)
     237                            .dwattr $C$DW$42, DW_AT_declaration
     238                            .dwattr $C$DW$42, DW_AT_external
     239                            .dwattr $C$DW$42, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     240                            .dwattr $C$DW$42, DW_AT_decl_line(0x72)
     241                            .dwattr $C$DW$42, DW_AT_decl_column(0x11)
     242                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
     243                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$51)
     244                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     245                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$51)
     246                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     247                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$22)
     248                            .dwendtag $C$DW$42
     249                    
     250                    
     251                    $C$DW$46        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
     252                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("VLIB_fillBuffer")
     253                            .dwattr $C$DW$46, DW_AT_declaration
     254                            .dwattr $C$DW$46, DW_AT_external
     255                            .dwattr $C$DW$46, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     256                            .dwattr $C$DW$46, DW_AT_decl_line(0x7a)
     257                            .dwattr $C$DW$46, DW_AT_decl_column(0x06)
     258                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     259                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$19)
     260                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     261                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$19)
     262                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
     263                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$3)
     264                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
     265                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$3)
     266                    $C$DW$51        .dwtag  DW_TAG_formal_parameter
     267                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$75)
     268                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
     269                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$75)
     270                    $C$DW$53        .dwtag  DW_TAG_formal_parameter
     271                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$75)
     272                    $C$DW$54        .dwtag  DW_TAG_formal_parameter
     273                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$19)
     274                    $C$DW$55        .dwtag  DW_TAG_formal_parameter
     275                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$59)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    6

     276                            .dwendtag $C$DW$46
     277                    
     278                    
     279                    $C$DW$56        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_memalign")
     280                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("VLIB_memalign")
     281                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$3)
     282                            .dwattr $C$DW$56, DW_AT_declaration
     283                            .dwattr $C$DW$56, DW_AT_external
     284                            .dwattr $C$DW$56, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     285                            .dwattr $C$DW$56, DW_AT_decl_line(0xb1)
     286                            .dwattr $C$DW$56, DW_AT_decl_column(0x07)
     287                    $C$DW$57        .dwtag  DW_TAG_formal_parameter
     288                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$52)
     289                    $C$DW$58        .dwtag  DW_TAG_formal_parameter
     290                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$52)
     291                            .dwendtag $C$DW$56
     292                    
     293                    
     294                    $C$DW$59        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_align_free")
     295                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("VLIB_align_free")
     296                            .dwattr $C$DW$59, DW_AT_declaration
     297                            .dwattr $C$DW$59, DW_AT_external
     298                            .dwattr $C$DW$59, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     299                            .dwattr $C$DW$59, DW_AT_decl_line(0xb6)
     300                            .dwattr $C$DW$59, DW_AT_decl_column(0x07)
     301                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
     302                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$3)
     303                            .dwendtag $C$DW$59
     304                    
     305                    
     306                    $C$DW$61        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_convertUYVYsemipl_to_YUVpl")
     307                            .dwattr $C$DW$61, DW_AT_TI_symbol_name("VLIB_convertUYVYsemipl_to_YUVpl")
     308                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$22)
     309                            .dwattr $C$DW$61, DW_AT_declaration
     310                            .dwattr $C$DW$61, DW_AT_external
     311                            .dwattr $C$DW$61, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\c
     312                            .dwattr $C$DW$61, DW_AT_decl_line(0x7d)
     313                            .dwattr $C$DW$61, DW_AT_decl_column(0x09)
     314                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
     315                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$96)
     316                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
     317                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$21)
     318                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
     319                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$22)
     320                    $C$DW$65        .dwtag  DW_TAG_formal_parameter
     321                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$21)
     322                    $C$DW$66        .dwtag  DW_TAG_formal_parameter
     323                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$94)
     324                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
     325                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$94)
     326                            .dwendtag $C$DW$61
     327                    
     328                    
     329                    $C$DW$68        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_convertUYVYsemipl_to_YUVpl_cn")
     330                            .dwattr $C$DW$68, DW_AT_TI_symbol_name("VLIB_convertUYVYsemipl_to_YUVpl_cn")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    7

     331                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$22)
     332                            .dwattr $C$DW$68, DW_AT_declaration
     333                            .dwattr $C$DW$68, DW_AT_external
     334                            .dwattr $C$DW$68, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\V
     335                            .dwattr $C$DW$68, DW_AT_decl_line(0x20)
     336                            .dwattr $C$DW$68, DW_AT_decl_column(0x09)
     337                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
     338                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$96)
     339                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
     340                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$21)
     341                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
     342                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$22)
     343                    $C$DW$72        .dwtag  DW_TAG_formal_parameter
     344                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$21)
     345                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
     346                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$94)
     347                    $C$DW$74        .dwtag  DW_TAG_formal_parameter
     348                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$94)
     349                            .dwendtag $C$DW$68
     350                    
     351                    
     352                    $C$DW$75        .dwtag  DW_TAG_subprogram, DW_AT_name("UYVYsemipl_to_YUVpl_getTestParams")
     353                            .dwattr $C$DW$75, DW_AT_TI_symbol_name("UYVYsemipl_to_YUVpl_getTestParams")
     354                            .dwattr $C$DW$75, DW_AT_declaration
     355                            .dwattr $C$DW$75, DW_AT_external
     356                            .dwattr $C$DW$75, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\V
     357                            .dwattr $C$DW$75, DW_AT_decl_line(0x2d)
     358                            .dwattr $C$DW$75, DW_AT_decl_column(0x06)
     359                    $C$DW$76        .dwtag  DW_TAG_formal_parameter
     360                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$42)
     361                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
     362                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$78)
     363                            .dwendtag $C$DW$75
     364                    
     365                    $C$DW$78        .dwtag  DW_TAG_variable, DW_AT_name("test_cases")
     366                            .dwattr $C$DW$78, DW_AT_TI_symbol_name("test_cases")
     367                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$22)
     368                            .dwattr $C$DW$78, DW_AT_declaration
     369                            .dwattr $C$DW$78, DW_AT_external
     370                            .dwattr $C$DW$78, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     371                            .dwattr $C$DW$78, DW_AT_decl_line(0x60)
     372                            .dwattr $C$DW$78, DW_AT_decl_column(0x13)
     373                    $C$DW$79        .dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
     374                            .dwattr $C$DW$79, DW_AT_TI_symbol_name("act_kernel")
     375                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$10)
     376                            .dwattr $C$DW$79, DW_AT_declaration
     377                            .dwattr $C$DW$79, DW_AT_external
     378                            .dwattr $C$DW$79, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     379                            .dwattr $C$DW$79, DW_AT_decl_line(0x62)
     380                            .dwattr $C$DW$79, DW_AT_decl_column(0x13)
     381                    $C$DW$80        .dwtag  DW_TAG_variable, DW_AT_name("desc")
     382                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("desc")
     383                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$159)
     384                            .dwattr $C$DW$80, DW_AT_declaration
     385                            .dwattr $C$DW$80, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    8

     386                            .dwattr $C$DW$80, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     387                            .dwattr $C$DW$80, DW_AT_decl_line(0x63)
     388                            .dwattr $C$DW$80, DW_AT_decl_column(0x13)
     389                    $C$DW$81        .dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
     390                            .dwattr $C$DW$81, DW_AT_TI_symbol_name("testPatternString")
     391                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$159)
     392                            .dwattr $C$DW$81, DW_AT_declaration
     393                            .dwattr $C$DW$81, DW_AT_external
     394                            .dwattr $C$DW$81, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     395                            .dwattr $C$DW$81, DW_AT_decl_line(0x64)
     396                            .dwattr $C$DW$81, DW_AT_decl_column(0x13)
     397                    $C$DW$82        .dwtag  DW_TAG_variable, DW_AT_name("est_test")
     398                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("est_test")
     399                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$10)
     400                            .dwattr $C$DW$82, DW_AT_declaration
     401                            .dwattr $C$DW$82, DW_AT_external
     402                            .dwattr $C$DW$82, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     403                            .dwattr $C$DW$82, DW_AT_decl_line(0x75)
     404                            .dwattr $C$DW$82, DW_AT_decl_column(0x14)
     405                    $C$DW$83        .dwtag  DW_TAG_variable, DW_AT_name("beg_count")
     406                            .dwattr $C$DW$83, DW_AT_TI_symbol_name("beg_count")
     407                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$149)
     408                            .dwattr $C$DW$83, DW_AT_declaration
     409                            .dwattr $C$DW$83, DW_AT_external
     410                            .dwattr $C$DW$83, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     411                            .dwattr $C$DW$83, DW_AT_decl_line(0x76)
     412                            .dwattr $C$DW$83, DW_AT_decl_column(0x14)
     413                    $C$DW$84        .dwtag  DW_TAG_variable, DW_AT_name("end_count")
     414                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("end_count")
     415                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$149)
     416                            .dwattr $C$DW$84, DW_AT_declaration
     417                            .dwattr $C$DW$84, DW_AT_external
     418                            .dwattr $C$DW$84, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     419                            .dwattr $C$DW$84, DW_AT_decl_line(0x77)
     420                            .dwattr $C$DW$84, DW_AT_decl_column(0x14)
     421                    $C$DW$85        .dwtag  DW_TAG_variable, DW_AT_name("overhead")
     422                            .dwattr $C$DW$85, DW_AT_TI_symbol_name("overhead")
     423                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$149)
     424                            .dwattr $C$DW$85, DW_AT_declaration
     425                            .dwattr $C$DW$85, DW_AT_external
     426                            .dwattr $C$DW$85, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     427                            .dwattr $C$DW$85, DW_AT_decl_line(0x78)
     428                            .dwattr $C$DW$85, DW_AT_decl_column(0x14)
     429                    $C$DW$86        .dwtag  DW_TAG_variable, DW_AT_name("cycles")
     430                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("cycles")
     431                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$150)
     432                            .dwattr $C$DW$86, DW_AT_declaration
     433                            .dwattr $C$DW$86, DW_AT_external
     434                            .dwattr $C$DW$86, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\.
     435                            .dwattr $C$DW$86, DW_AT_decl_line(0x79)
     436                            .dwattr $C$DW$86, DW_AT_decl_column(0x14)
     437                    ;       C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\
     438 00000000                   .sect   ".text"
     439                            .clink
     440                            .global VLIB_convertUYVYsemipl_to_YUVpl_d
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE    9

     441                    
     442                    $C$DW$87        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_convertUYVYsemipl_to_YUVpl_d")
     443                            .dwattr $C$DW$87, DW_AT_low_pc(VLIB_convertUYVYsemipl_to_YUVpl_d)
     444                            .dwattr $C$DW$87, DW_AT_high_pc(0x00)
     445                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("VLIB_convertUYVYsemipl_to_YUVpl_d")
     446                            .dwattr $C$DW$87, DW_AT_external
     447                            .dwattr $C$DW$87, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUV
     448                            .dwattr $C$DW$87, DW_AT_TI_begin_line(0x26)
     449                            .dwattr $C$DW$87, DW_AT_TI_begin_column(0x06)
     450                            .dwattr $C$DW$87, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/V
     451                            .dwattr $C$DW$87, DW_AT_decl_line(0x26)
     452                            .dwattr $C$DW$87, DW_AT_decl_column(0x06)
     453                            .dwattr $C$DW$87, DW_AT_TI_max_frame_size(0x68)
     454                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     455                    
     456                            .dwfde $C$DW$CIE, VLIB_convertUYVYsemipl_to_YUVpl_d
     457                    $C$DW$88        .dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
     458                            .dwattr $C$DW$88, DW_AT_TI_symbol_name("LevelOfFeedback")
     459                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$19)
     460                            .dwattr $C$DW$88, DW_AT_location[DW_OP_reg4]
     461                    ;----------------------------------------------------------------------
     462                    ;  38 | void VLIB_convertUYVYsemipl_to_YUVpl_d (uint8_t LevelOfFeedback)       
     463                    ;----------------------------------------------------------------------
     464                    
     465                    ;******************************************************************************
     466                    ;* FUNCTION NAME: VLIB_convertUYVYsemipl_to_YUVpl_d                           *
     467                    ;*                                                                            *
     468                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     469                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     470                    ;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
     471                    ;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
     472                    ;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
     473                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     474                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     475                    ;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
     476                    ;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
     477                    ;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
     478                    ;*   Local Frame Size  : 24 Args + 24 Auto + 56 Save = 104 byte               *
     479                    ;******************************************************************************
     480                    
     481                    ;******************************************************************************
     482                    ;*                                                                            *
     483                    ;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
     484                    ;*                                                                            *
     485                    ;******************************************************************************
     486 00000000           VLIB_convertUYVYsemipl_to_YUVpl_d:
     487                    ;** --------------------------------------------------------------------------*
     488                    ;          EXCLUSIVE CPU CYCLES: 16
     489                    ;** 45  -----------------------    UYVYsemipl_to_YUVpl_getTestParams(&prm, &test_cases);
     490                    ;** 48  -----------------------    VLIB_profile_init(3, "VLIB_convertUYVYsemipl_to_YUVpl");
     491                    ;** 51  -----------------------    if ( test_cases <= 0 ) goto g16;
     492                            .dwcfi  cfa_offset, 0
     493                    ;----------------------------------------------------------------------
     494                    ;  40 | int32_t    tpi;  /* test parameter index */                            
     495                    ;  43 | UYVYsemipl_to_YUVpl_testParams_t   *prm;                               
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   10

     496                    ;----------------------------------------------------------------------
     497 00000000     25f7             STW     .D2T1   A11,*SP--(8)      ; |39| 
     498                            .dwcfi  cfa_offset, 8
     499                            .dwcfi  save_reg_to_mem, 11, 0
     500 00000002     2577             STW     .D2T1   A10,*SP--(8)      ; |39| 
     501                            .dwcfi  cfa_offset, 16
     502                            .dwcfi  save_reg_to_mem, 10, -8
     503 00000004     9677             STDW    .D2T2   B13:B12,*SP--     ; |39| 
     504                            .dwcfi  cfa_offset, 24
     505                            .dwcfi  save_reg_to_mem, 29, -12
     506                            .dwcfi  save_reg_to_mem, 28, -16
     507 00000006     9577             STDW    .D2T2   B11:B10,*SP--     ; |39| 
     508                            .dwcfi  cfa_offset, 32
     509                            .dwcfi  save_reg_to_mem, 27, -20
     510                            .dwcfi  save_reg_to_mem, 26, -24
     511 00000008     8777             STDW    .D2T1   A15:A14,*SP--     ; |39| 
     512                            .dwcfi  cfa_offset, 40
     513                            .dwcfi  save_reg_to_mem, 15, -28
     514                            .dwcfi  save_reg_to_mem, 14, -32
     515 0000000a     8677             STDW    .D2T1   A13:A12,*SP--     ; |39| 
     516                            .dwcfi  cfa_offset, 48
     517                            .dwcfi  save_reg_to_mem, 13, -36
     518                            .dwcfi  save_reg_to_mem, 12, -40
     519 0000000c 01bdd4f6             STW     .D2T2   B3,*SP--(56)      ; |39| 
     520                            .dwcfi  cfa_offset, 104
     521                            .dwcfi  save_reg_to_mem, 19, 0
     522                    $C$DW$89        .dwtag  DW_TAG_variable, DW_AT_name("$O$C1")
     523                            .dwattr $C$DW$89, DW_AT_TI_symbol_name("$O$C1")
     524                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$82)
     525                            .dwattr $C$DW$89, DW_AT_location[DW_OP_reg10]
     526                    $C$DW$90        .dwtag  DW_TAG_variable, DW_AT_name("$O$C2")
     527                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("$O$C2")
     528                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$43)
     529                            .dwattr $C$DW$90, DW_AT_location[DW_OP_reg20]
     530                    $C$DW$91        .dwtag  DW_TAG_variable, DW_AT_name("$O$C3")
     531                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("$O$C3")
     532                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$24)
     533                            .dwattr $C$DW$91, DW_AT_location[DW_OP_reg0]
     534                    $C$DW$92        .dwtag  DW_TAG_variable, DW_AT_name("$O$C4")
     535                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("$O$C4")
     536                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$10)
     537                            .dwattr $C$DW$92, DW_AT_location[DW_OP_reg3]
     538                    $C$DW$93        .dwtag  DW_TAG_variable, DW_AT_name("$O$C5")
     539                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("$O$C5")
     540                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$10)
     541                            .dwattr $C$DW$93, DW_AT_location[DW_OP_reg3]
     542                    $C$DW$94        .dwtag  DW_TAG_variable, DW_AT_name("$O$C6")
     543                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("$O$C6")
     544                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$11)
     545                            .dwattr $C$DW$94, DW_AT_location[DW_OP_reg11]
     546                    $C$DW$95        .dwtag  DW_TAG_variable, DW_AT_name("$O$C7")
     547                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("$O$C7")
     548                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$11)
     549                            .dwattr $C$DW$95, DW_AT_location[DW_OP_reg13]
     550                    $C$DW$96        .dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   11

     551                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("$O$U12")
     552                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$43)
     553                            .dwattr $C$DW$96, DW_AT_location[DW_OP_reg14]
     554                    $C$DW$97        .dwtag  DW_TAG_variable, DW_AT_name("$O$K42")
     555                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("$O$K42")
     556                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$82)
     557                            .dwattr $C$DW$97, DW_AT_location[DW_OP_reg12]
     558                    $C$DW$98        .dwtag  DW_TAG_variable, DW_AT_name("$O$K48")
     559                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("$O$K48")
     560                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$10)
     561                            .dwattr $C$DW$98, DW_AT_location[DW_OP_reg20]
     562                    $C$DW$99        .dwtag  DW_TAG_variable, DW_AT_name("$O$K56")
     563                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("$O$K56")
     564                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$148)
     565                            .dwattr $C$DW$99, DW_AT_location[DW_OP_reg4]
     566                    $C$DW$100       .dwtag  DW_TAG_variable, DW_AT_name("$O$U64")
     567                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("$O$U64")
     568                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$10)
     569                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg11]
     570                    $C$DW$101       .dwtag  DW_TAG_variable, DW_AT_name("$O$U11")
     571                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("$O$U11")
     572                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$10)
     573                            .dwattr $C$DW$101, DW_AT_location[DW_OP_reg27]
     574                    $C$DW$102       .dwtag  DW_TAG_variable, DW_AT_name("$O$K85")
     575                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("$O$K85")
     576                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$82)
     577                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg8]
     578                    $C$DW$103       .dwtag  DW_TAG_variable, DW_AT_name("tpi")
     579                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("tpi")
     580                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$22)
     581                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg15]
     582                    $C$DW$104       .dwtag  DW_TAG_variable, DW_AT_name("prm")
     583                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("prm")
     584                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$41)
     585                            .dwattr $C$DW$104, DW_AT_location[DW_OP_breg31 28]
     586                    $C$DW$105       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
     587                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("status_nat_vs_int")
     588                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$22)
     589                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg28]
     590                    $C$DW$106       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_ref")
     591                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("status_nat_vs_ref")
     592                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$22)
     593                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg29]
     594                    $C$DW$107       .dwtag  DW_TAG_variable, DW_AT_name("out_size")
     595                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("out_size")
     596                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$21)
     597                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg11]
     598                    $C$DW$108       .dwtag  DW_TAG_variable, DW_AT_name("num_pts")
     599                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("num_pts")
     600                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$21)
     601                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg13]
     602                    $C$DW$109       .dwtag  DW_TAG_variable, DW_AT_name("crcb")
     603                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("crcb")
     604                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$20)
     605                            .dwattr $C$DW$109, DW_AT_location[DW_OP_breg31 32]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   12

     606                    $C$DW$110       .dwtag  DW_TAG_variable, DW_AT_name("cr")
     607                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("cr")
     608                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$20)
     609                            .dwattr $C$DW$110, DW_AT_location[DW_OP_breg31 36]
     610                    $C$DW$111       .dwtag  DW_TAG_variable, DW_AT_name("cb")
     611                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("cb")
     612                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$20)
     613                            .dwattr $C$DW$111, DW_AT_location[DW_OP_breg31 40]
     614                    $C$DW$112       .dwtag  DW_TAG_variable, DW_AT_name("cr_cn")
     615                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("cr_cn")
     616                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$20)
     617                            .dwattr $C$DW$112, DW_AT_location[DW_OP_breg31 44]
     618                    $C$DW$113       .dwtag  DW_TAG_variable, DW_AT_name("cb_cn")
     619                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("cb_cn")
     620                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$20)
     621                            .dwattr $C$DW$113, DW_AT_location[DW_OP_breg31 48]
     622                    $C$DW$114       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     623                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("$O$v1")
     624                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$41)
     625                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg26]
     626                    $C$DW$115       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     627                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("$O$v2")
     628                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$149)
     629                            .dwattr $C$DW$115, DW_AT_location[DW_OP_reg24]
     630                    $C$DW$116       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     631                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("$O$v2")
     632                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$149)
     633                            .dwattr $C$DW$116, DW_AT_location[DW_OP_reg22]
     634 00000010 05000028!            MVKL    .S1     test_cases,A10
     635 00000014 05000068!            MVKH    .S1     test_cases,A10
     636                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     637                    ;----------------------------------------------------------------------
     638                    ;  45 | UYVYsemipl_to_YUVpl_getTestParams(&prm, &test_cases);                  
     639                    ;----------------------------------------------------------------------
     640 00000018     e636             ADDAW   .D1X    SP,7,A4           ; |45| 
     641                    $C$DW$117       .dwtag  DW_TAG_TI_branch
     642                            .dwattr $C$DW$117, DW_AT_low_pc(0x00)
     643                            .dwattr $C$DW$117, DW_AT_name("UYVYsemipl_to_YUVpl_getTestParams")
     644                            .dwattr $C$DW$117, DW_AT_TI_call
     645                    
     646 00000020 10000012!            CALLP   .S2     UYVYsemipl_to_YUVpl_getTestParams,B3
     647 0000001a     9507  ||         MV      .L2X    A10,B4            ; |45| 
     648                    
     649 00000024           $C$RL0:    ; CALL OCCURS {UYVYsemipl_to_YUVpl_getTestParams} {0}  ; |45| 
     650                    ;** --------------------------------------------------------------------------*
     651                    ;          EXCLUSIVE CPU CYCLES: 8
     652 00000024 0200002a!            MVKL    .S2     $C$SL1+0,B4
     653 00000028 0200006a!            MVKH    .S2     $C$SL1+0,B4
     654                    $C$DW$118       .dwtag  DW_TAG_TI_branch
     655                            .dwattr $C$DW$118, DW_AT_low_pc(0x00)
     656                            .dwattr $C$DW$118, DW_AT_name("VLIB_profile_init")
     657                            .dwattr $C$DW$118, DW_AT_TI_call
     658                    
     659 0000002c 10000013!            CALLP   .S2     VLIB_profile_init,B3
     660 00000030 020ca358  ||         MVK     .L1     0x3,A4            ; |48| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   13

     661                    
     662                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     663                    ;----------------------------------------------------------------------
     664                    ;  48 | VLIB_profile_init(3, "VLIB_convertUYVYsemipl_to_YUVpl");               
     665                    ;----------------------------------------------------------------------
     666 00000034           $C$RL1:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |48| 
     667                    ;** --------------------------------------------------------------------------*
     668                    ;          EXCLUSIVE CPU CYCLES: 12
     669                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     670                    ;----------------------------------------------------------------------
     671                    ;  51 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
     672                    ;----------------------------------------------------------------------
     673 00000034 02280264             LDW     .D1T1   *A10,A4           ; |51| 
     674 00000038 02bce2e4             LDW     .D2T1   *+SP(28),A5
     675                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     676                    ;----------------------------------------------------------------------
     677                    ;  54 | int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : Natur
     678                    ;     | al c vs. Optimized */                                                  
     679                    ;  55 | int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : Natur
     680                    ;     | al c vs. Static Reference */                                           
     681                    ;  58 | uint32_t    inp_size   =  prm[tpi].pitch * prm[tpi].height;            
     682                    ;----------------------------------------------------------------------
     683 0000003c 0580a35a             ZERO    .L2     B11               ; |51| 
     684 00000040 0780a358             ZERO    .L1     A15               ; |51| 
     685 00000044     0c6e             NOP             1
     686                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     687 00000046     1226             CMPGT   .L1     A4,0,A0           ; |51| 
     688                    
     689 00000048 d000a091     [!A0]   B       .S1     $C$L9             ; |51| 
     690 0000004c 071789c0  ||         SUB     .D1     A5,28,A14
     691                    
     692                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     693                    ;----------------------------------------------------------------------
     694                    ;  59 | uint32_t    out_size   =  prm[tpi].width * prm[tpi].height / 2;        
     695                    ;  60 | uint32_t    num_pts    =  prm[tpi].width * prm[tpi].height;            
     696                    ;----------------------------------------------------------------------
     697 00000050 c7000e50     [ A0]   ADDK    .S1     28,A14            ; |59| 
     698 00000054 c5b8c264     [ A0]   LDW     .D1T1   *+A14(24),A11     ; |59| 
     699                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     700                    ;----------------------------------------------------------------------
     701                    ;  63 | uint8_t   *crcb  = (uint8_t *) VLIB_memalign(8, inp_size);             
     702                    ;----------------------------------------------------------------------
     703 00000058 c238a266     [ A0]   LDW     .D1T2   *+A14(20),B4      ; |63| 
     704 00000060 c220a358     [ A0]   MVK     .L1     0x8,A4            ; |63| 
     705                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     706 00000064 c6388264     [ A0]   LDW     .D1T1   *+A14(16),A12     ; |59| 
     707                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     708                               ; BRANCHCC OCCURS {$C$L9}         ; |51| 
     709                    ;** --------------------------------------------------------------------------*
     710                    ;**     -----------------------    K$42 = &testPatternString[0];
     711                    ;**     -----------------------    K$48 = 255;
     712                    ;**     -----------------------    K$56 = &cycles[0];
     713                    ;**     -----------------------    K$85 = &desc[0];
     714                    ;**     -----------------------    U$12 = prm-28;
     715                    ;**     -----------------------    U$11 = 0;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   14

     716                    ;** 51  -----------------------    tpi = 0;
     717                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
     718                    ;*----------------------------------------------------------------------------*
     719                    ;*   SOFTWARE PIPELINE INFORMATION
     720                    ;*      Disqualified loop: Loop contains a call
     721                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
     722                    ;*      Disqualified loop: Loop contains a call
     723                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
     724                    ;*      Disqualified loop: Loop contains a call
     725                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
     726                    ;*      Disqualified loop: Loop contains a call
     727                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
     728                    ;*      Disqualified loop: Loop contains a call
     729                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
     730                    ;*      Disqualified loop: Loop contains control code
     731                    ;*----------------------------------------------------------------------------*
     732 00000068           $C$L1:    
     733                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     734 00000068           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$5$B:
     735                    ;          EXCLUSIVE CPU CYCLES: 6
     736                    ;**     -----------------------g3:
     737                    ;** 59  -----------------------    C$6 = (*(U$12 += 28)).height;
     738                    ;** 59  -----------------------    C$7 = (*U$12).width*C$6;
     739                    ;** 59  -----------------------    out_size = C$7>>1;
     740                    ;** 60  -----------------------    num_pts = C$7;
     741                    ;** 63  -----------------------    crcb = VLIB_memalign(8u, (*U$12).pitch*C$6);
     742                    ;** 64  -----------------------    cr = VLIB_memalign(8u, out_size);
     743                    ;** 65  -----------------------    cb = VLIB_memalign(8u, out_size);
     744                    ;** 66  -----------------------    cr_cn = malloc(out_size);
     745                    ;** 67  -----------------------    cb_cn = malloc(out_size);
     746                    ;** 70  -----------------------    if ( !((crcb != NULL)&(cr != NULL)&(cb != NULL)&(cr_cn != NULL)&(cb
     747                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     748                    $C$DW$119       .dwtag  DW_TAG_TI_branch
     749                            .dwattr $C$DW$119, DW_AT_low_pc(0x00)
     750                            .dwattr $C$DW$119, DW_AT_name("VLIB_memalign")
     751                            .dwattr $C$DW$119, DW_AT_TI_call
     752 00000068 00000010!            CALL    .S1     VLIB_memalign     ; |63| 
     753 0000006c 01860162             ADDKPC  .S2     $C$RL2,B3,0       ; |63| 
     754 00000070 022c9802             MPY32   .M2X    A11,B4,B4         ; |63| 
     755 00000074 00004000             NOP             3
     756 00000078           $C$RL2:    ; CALL OCCURS {VLIB_memalign} {0}  ; |63| 
     757 00000078           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$5$E:
     758                    ;** --------------------------------------------------------------------------*
     759 00000078           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$6$B:
     760                    ;          EXCLUSIVE CPU CYCLES: 33
     761                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     762 00000078 06b16800             MPY32   .M1     A11,A12,A13       ; |59| 
     763                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     764 0000007c 05100fd8             MV      .L1     A4,A10            ; |63| 
     765 00000080 053d02f4             STW     .D2T1   A10,*+SP(32)      ; |63| 
     766                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     767                    ;----------------------------------------------------------------------
     768                    ;  64 | uint8_t   *cr    = (uint8_t *) VLIB_memalign(8, out_size);             
     769                    ;----------------------------------------------------------------------
     770 00000084 0220a358             MVK     .L1     0x8,A4            ; |64| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   15

     771                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     772 00000088 05b429a0             SHRU    .S1     A13,1,A11         ; |59| 
     773 0000008c     0c6e             NOP             1
     774                    $C$DW$120       .dwtag  DW_TAG_TI_branch
     775                            .dwattr $C$DW$120, DW_AT_low_pc(0x00)
     776                            .dwattr $C$DW$120, DW_AT_name("VLIB_memalign")
     777                            .dwattr $C$DW$120, DW_AT_TI_call
     778                    
     779 00000090 10000012!            CALLP   .S2     VLIB_memalign,B3
     780 0000008e     9587  ||         MV      .L2X    A11,B4            ; |64| 
     781                    
     782                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     783 00000094           $C$RL3:    ; CALL OCCURS {VLIB_memalign} {0}  ; |64| 
     784 00000094     8646             MV      .L1     A4,A12            ; |64| 
     785                    $C$DW$121       .dwtag  DW_TAG_TI_branch
     786                            .dwattr $C$DW$121, DW_AT_low_pc(0x00)
     787                            .dwattr $C$DW$121, DW_AT_name("VLIB_memalign")
     788                            .dwattr $C$DW$121, DW_AT_TI_call
     789                    
     790 000000a0 10000013!            CALLP   .S2     VLIB_memalign,B3
     791 00000098 063d22f5  ||         STW     .D2T1   A12,*+SP(36)      ; |64| 
     792 00000096     9587  ||         MV      .L2X    A11,B4            ; |65| 
     793 000000a4     0e26  ||         MVK     .L1     0x8,A4            ; |65| 
     794                    
     795                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     796                    ;----------------------------------------------------------------------
     797                    ;  65 | uint8_t   *cb    = (uint8_t *) VLIB_memalign(8, out_size);             
     798                    ;----------------------------------------------------------------------
     799 000000a6           $C$RL4:    ; CALL OCCURS {VLIB_memalign} {0}  ; |65| 
     800 000000a6     5647             MV      .L2X    A4,B10            ; |65| 
     801                    $C$DW$122       .dwtag  DW_TAG_TI_branch
     802                            .dwattr $C$DW$122, DW_AT_low_pc(0x00)
     803                            .dwattr $C$DW$122, DW_AT_name("malloc")
     804                            .dwattr $C$DW$122, DW_AT_TI_call
     805                    
     806 000000a8 10000013!            CALLP   .S2     malloc,B3
     807 000000ac 053d42f7  ||         STW     .D2T2   B10,*+SP(40)      ; |65| 
     808 000000b0     8586  ||         MV      .L1     A11,A4            ; |66| 
     809                    
     810                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     811                    ;----------------------------------------------------------------------
     812                    ;  66 | uint8_t   *cr_cn = (uint8_t *) malloc(out_size);                       
     813                    ;----------------------------------------------------------------------
     814 000000b2           $C$RL5:    ; CALL OCCURS {malloc} {0}        ; |66| 
     815 000000b2     b647             MV      .L2X    A4,B13            ; |66| 
     816                    $C$DW$123       .dwtag  DW_TAG_TI_branch
     817                            .dwattr $C$DW$123, DW_AT_low_pc(0x00)
     818                            .dwattr $C$DW$123, DW_AT_name("malloc")
     819                            .dwattr $C$DW$123, DW_AT_TI_call
     820                    
     821 000000b4 10000013!            CALLP   .S2     malloc,B3
     822 000000b8 06bd62f7  ||         STW     .D2T2   B13,*+SP(44)      ; |66| 
     823 000000c0     8586  ||         MV      .L1     A11,A4            ; |67| 
     824                    
     825                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   16

     826                    ;----------------------------------------------------------------------
     827                    ;  67 | uint8_t   *cb_cn = (uint8_t *) malloc(out_size);                       
     828                    ;----------------------------------------------------------------------
     829 000000c2           $C$RL6:    ; CALL OCCURS {malloc} {0}        ; |67| 
     830 000000c2           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$6$E:
     831                    ;** --------------------------------------------------------------------------*
     832 000000c2           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$7$B:
     833                    ;          EXCLUSIVE CPU CYCLES: 13
     834                    
     835 000000c2     06a7             ZERO    .L2     B5                ; |70| 
     836 000000c4     160f  ||         MV      .S2X    A12,B0            ; |70| 
     837 000000c6     0506  ||         MV      .L1     A10,A0            ; |70| 
     838 000000c8     1a77  ||         ZERO    .D2     B4                ; |70| 
     839 000000ca     550e  ||         MV      .S1X    B10,A2            ; |70| 
     840 000000cc     19f6  ||         ZERO    .D1     A3                ; |70| 
     841                    
     842 000000ce     2ae7     [ A0]   MVK     .L2     0x1,B5            ; |70| 
     843 000000d0     aa6f  || [ B0]   MVK     .S2     0x1,B4            ; |70| 
     844 000000d2     1b77  ||         ZERO    .D2     B6                ; |70| 
     845 000000d4     2246  ||         MV      .L1     A4,A1             ; |70| 
     846                    
     847 000000d6     4687             MV      .L2     B13,B2            ; |70| 
     848 000000d8 021487e3  ||         AND     .S2     B4,B5,B4          ; |70| 
     849 000000e0 a3002042  || [ A2]   MVK     .D2     0x1,B6            ; |70| 
     850                    
     851 000000e4 6184a359     [ B2]   MVK     .L1     0x1,A3            ; |70| 
     852 000000e8 0290cf7b  ||         AND     .L2     B6,B4,B5          ; |70| 
     853 000000f0     0213  ||         ZERO    .S2     B4                ; |70| 
     854 000000ec 06bd02e7  ||         LDW     .D2T2   *+SP(32),B13      ; |75| 
     855                    
     856 000000f4 8204a35a     [ A1]   MVK     .L2     0x1,B4            ; |70| 
     857 000000f2     8dc5  ||         STW     .D2T1   A4,*+SP(48)       ; |67| 
     858                    
     859                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     860                    ;----------------------------------------------------------------------
     861                    ;  70 | if( crcb && cr && cb && cr_cn && cb_cn ) {                             
     862                    ;  72 |     int32_t    fail, mode;                                             
     863                    ;----------------------------------------------------------------------
     864 000000f8 028cbf7a             AND     .L2X    A3,B5,B5          ; |70| 
     865 00000100 00148f7a             AND     .L2     B4,B5,B0          ; |70| 
     866                    
     867 00000104 26000029!    [ B0]   MVKL    .S1     testPatternString,A12
     868 00000108 25394205  || [ B0]   LDHU    .D1T1   *+A14(20),A10     ; |75| 
     869 0000010c 30007412  || [!B0]   B       .S2     $C$L7             ; |70| 
     870                    
     871 00000110 22007fab     [ B0]   MVK     .S2     0xff,B4
     872 00000114 23382266  || [ B0]   LDW     .D1T2   *+A14(4),B6       ; |75| 
     873                    
     874                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     875                    ;----------------------------------------------------------------------
     876                    ;  75 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
     877                    ;  76 |                 (uint8_t)255,                                          
     878                    ;  77 |                 crcb, prm[tpi].staticIn,                               
     879                    ;  78 |                 prm[tpi].width, prm[tpi].height, prm[tpi].pitch,       
     880                    ;  79 |                 sizeof(uint8_t), testPatternString);                   
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   17

     881                    ;  82 | VLIB_profile_start(vlib_KERNEL_OPT);                                   
     882                    ;  83 | VLIB_convertUYVYsemipl_to_YUVpl(crcb, prm[tpi].width, prm[tpi].pitch, p
     883                    ;     | rm[tpi].height, cr, cb);                                               
     884                    ;  84 | VLIB_profile_stop();                                                   
     885                    ;  87 | VLIB_profile_start(vlib_KERNEL_CN);                                    
     886                    ;  88 | VLIB_convertUYVYsemipl_to_YUVpl_cn(crcb, prm[tpi].width, prm[tpi].pitch
     887                    ;     | , prm[tpi].height, cr_cn, cb_cn);                                      
     888                    ;  89 | VLIB_profile_stop();                                                   
     889                    ;  93 | if( VLIB_compare_mem((void *) cr, (void *)cr_cn, out_size) == vlib_KERN
     890                    ;     | EL_FAIL ||                                                             
     891                    ;  94 |     VLIB_compare_mem((void *) cb, (void *)cb_cn, out_size) == vlib_KERN
     892                    ;     | EL_FAIL ) {                                                            
     893                    ;  95 |     status_nat_vs_int = vlib_KERNEL_FAIL;                              
     894                    ;  96 | } else {                                                               
     895                    ;  97 |     status_nat_vs_int = vlib_KERNEL_PASS;                              
     896                    ; 101 | if( prm[tpi].staticOutCr != NULL &&                                    
     897                    ; 102 |     prm[tpi].staticOutCb != NULL ) {                                   
     898                    ; 104 |     if( VLIB_compare_mem((void *) prm[tpi].staticOutCr, (void *)cr_cn,
     899                    ;     | out_size) == vlib_KERNEL_FAIL ||                                       
     900                    ; 105 |         VLIB_compare_mem((void *) prm[tpi].staticOutCb, (void *)cb_cn,
     901                    ;     | out_size) == vlib_KERNEL_FAIL ) {                                      
     902                    ; 106 |         status_nat_vs_ref = vlib_KERNEL_FAIL;                          
     903                    ; 107 |     } else {                                                           
     904                    ; 108 |         status_nat_vs_ref = vlib_KERNEL_PASS;                          
     905                    ; 113 | fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) || (status_nat_vs_ref =
     906                    ;     | = vlib_KERNEL_FAIL)) ? 1 : 0;                                          
     907                    ; 115 | est_test=1;                                                            
     908                    ; 118 | sprintf(desc, "%s generated input | Opt results compared to NatC result
     909                    ;     | s | width=%d, pitch=%d, height=%d, num_pts=%d",                        
     910                    ; 119 |         testPatternString, prm[tpi].width, prm[tpi].pitch, prm[tpi].hei
     911                    ;     | ght, num_pts);                                                         
     912                    ; 120 | mode = (prm[tpi].pitch == prm[tpi].width) ? 1 : 2;                     
     913                    ; 121 | VLIB_formula_add_test(num_pts, prm[tpi].height, NULL, fail, desc, mode)
     914                    ;     | ;                                                                      
     915                    ; 123 | } else {                                                               
     916                    ;----------------------------------------------------------------------
     917 00000118 24398206     [ B0]   LDHU    .D1T2   *+A14(24),B8      ; |75| 
     918                    $C$DW$124       .dwtag  DW_TAG_TI_branch
     919                            .dwattr $C$DW$124, DW_AT_low_pc(0x04)
     920                            .dwattr $C$DW$124, DW_AT_name("VLIB_fillBuffer")
     921                            .dwattr $C$DW$124, DW_AT_TI_call
     922                    
     923 0000011c 24390205     [ B0]   LDHU    .D1T1   *+A14(16),A8      ; |75| 
     924 00000120 20000010! || [ B0]   CALL    .S1     VLIB_fillBuffer   ; |75| 
     925                    
     926 00000124 22380214     [ B0]   LDBU    .D1T1   *A14,A4           ; |75| 
     927                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     928                    ;----------------------------------------------------------------------
     929                    ; 125 | sprintf(desc, "width=%d, pitch=%d, height=%d, num_pts=%d",             
     930                    ; 126 |         prm[tpi].width, prm[tpi].pitch, prm[tpi].height, num_pts);     
     931                    ; 127 | VLIB_skip_test(desc);                                                  
     932                    ; 131 | free(cb_cn);                                                           
     933                    ; 132 | free(cr_cn);                                                           
     934                    ; 133 | VLIB_align_free(cb);                                                   
     935                    ; 134 | VLIB_align_free(cr);                                                   
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   18

     936                    ; 135 | VLIB_align_free(crcb);                                                 
     937                    ; 139 | VLIB_profile_setMode(1, 2, "pitch == width", 0); /* Mode 1 */          
     938                    ;----------------------------------------------------------------------
     939 00000128 3238a264     [!B0]   LDW     .D1T1   *+A14(20),A4      ; |125| 
     940                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     941                               ; BRANCHCC OCCURS {$C$L7}         ; |70| 
     942 0000012c           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$7$E:
     943                    ;** --------------------------------------------------------------------------*
     944 0000012c           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$8$B:
     945                    ;          EXCLUSIVE CPU CYCLES: 3
     946                    ;** 75  -----------------------    VLIB_fillBuffer((*U$12).testPattern, (unsigned char)K$48, (void *)c
     947                    ;** 137 -----------------------    act_kernel = 0;  // [15]
     948                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
     949                    ;** 143 -----------------------    initStack(getSP());  // [15]
     950                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
     951                    ;** 83  -----------------------    VLIB_convertUYVYsemipl_to_YUVpl(crcb, (*U$12).width, (*U$12).pitch,
     952                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
     953                    ;** 153 -----------------------    end_count = v$2;  // [16]
     954                    ;** 156 -----------------------    C$5 = act_kernel;  // [16]
     955                    ;** 156 -----------------------    *((C$5<<3)+K$56) = *((C$5<<3)+K$56)+(v$2-(beg_count+overhead));  //
     956                    ;** 159 -----------------------    setStackDepth();  // [16]
     957                    ;** 137 -----------------------    act_kernel = 1;  // [15]
     958                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
     959                    ;** 143 -----------------------    initStack(getSP());  // [15]
     960                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
     961                    ;** 88  -----------------------    VLIB_convertUYVYsemipl_to_YUVpl_cn(crcb, (*U$12).width, (*U$12).pit
     962                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
     963                    ;** 153 -----------------------    end_count = v$2;  // [16]
     964                    ;** 156 -----------------------    C$4 = act_kernel;  // [16]
     965                    ;** 156 -----------------------    *((C$4<<3)+K$56) = *((C$4<<3)+K$56)+(v$2-(beg_count+overhead));  //
     966                    ;** 159 -----------------------    setStackDepth();  // [16]
     967                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
     968 0000012c 0213180a             EXTU    .S2     B4,24,24,B4       ; |75| 
     969 00000130 06000068!            MVKH    .S1     testPatternString,A12
     970                    
     971 00000134 0504a35b             MVK     .L2     0x1,B10           ; |75| 
     972 00000138 03341fd9  ||         MV      .L1X    B13,A6            ; |75| 
     973 0000013c 01880162  ||         ADDKPC  .S2     $C$RL7,B3,0       ; |75| 
     974                    
     975 00000140           $C$RL7:    ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |75| 
     976 00000140           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$8$E:
     977                    ;** --------------------------------------------------------------------------*
     978 00000140           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$9$B:
     979                    ;          EXCLUSIVE CPU CYCLES: 113
     980 00000140 0280002a!            MVKL    .S2     act_kernel,B5
     981                    
     982 00000144 0280006b!            MVKH    .S2     act_kernel,B5
     983 00000148     0627  ||         ZERO    .L2     B4                ; |137| 
     984                    
     985                    $C$DW$125       .dwtag  DW_TAG_TI_branch
     986                            .dwattr $C$DW$125, DW_AT_low_pc(0x00)
     987                            .dwattr $C$DW$125, DW_AT_name("VLIB_cache_inval")
     988                            .dwattr $C$DW$125, DW_AT_TI_call
     989                    
     990 0000014c 10000012!            CALLP   .S2     VLIB_cache_inval,B3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   19

     991 0000014a     10c5  ||         STW     .D2T2   B4,*B5            ; |137| 
     992                    
     993                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
     994                    ;----------------------------------------------------------------------
     995                    ; 140 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
     996                    ; 141 |                           "N = width * height",                        
     997                    ; 142 |                           "width * height");                           
     998                    ;----------------------------------------------------------------------
     999                    $C$RL8:    ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1000                    $C$DW$126       .dwtag  DW_TAG_TI_branch
    1001                            .dwattr $C$DW$126, DW_AT_low_pc(0x00)
    1002                            .dwattr $C$DW$126, DW_AT_name("getSP")
    1003                            .dwattr $C$DW$126, DW_AT_TI_call
    1004 00000150 10000012!            CALLP   .S2     getSP,B3
    1005                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1006                    ;----------------------------------------------------------------------
    1007                    ; 144 | VLIB_profile_setMode(2, 3, "pitch > width", 1); /* Mode 2 */           
    1008                    ; 145 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    1009                    ;----------------------------------------------------------------------
    1010                    $C$RL9:    ; CALL OCCURS {getSP} {0}         ; |143| 
    1011                    $C$DW$127       .dwtag  DW_TAG_TI_branch
    1012                            .dwattr $C$DW$127, DW_AT_low_pc(0x00)
    1013                            .dwattr $C$DW$127, DW_AT_name("initStack")
    1014                            .dwattr $C$DW$127, DW_AT_TI_call
    1015 00000154 10000012!            CALLP   .S2     initStack,B3
    1016 00000158           $C$RL10:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1017                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1018                    ;----------------------------------------------------------------------
    1019                    ; 146 | "N = width * height; M = height",                                      
    1020                    ; 147 | "width * height");                                                     
    1021                    ; 150 | VLIB_kernel_memory();                                                  
    1022                    ;----------------------------------------------------------------------
    1023 00000158 042803e2             MVC     .S2     TSCL,B8           ; |146| 
    1024 00000160 022c03e2             MVC     .S2     TSCH,B4           ; |146| 
    1025                    
    1026 00000164 0280002b!            MVKL    .S2     beg_count,B5
    1027 00000168 0338c266  ||         LDW     .D1T2   *+A14(24),B6      ; |83| 
    1028                    
    1029 0000016c 0280006b!            MVKH    .S2     beg_count,B5
    1030 00000170 04900fdb  ||         MV      .L2     B4,B9             ; |146| 
    1031 00000174 043d22e5  ||         LDW     .D2T1   *+SP(36),A8       ; |83| 
    1032 00000178 02388266  ||         LDW     .D1T2   *+A14(16),B4      ; |83| 
    1033                    
    1034 0000017c 041403c6             STDW    .D2T2   B9:B8,*B5         ; |146| 
    1035                    $C$DW$128       .dwtag  DW_TAG_TI_branch
    1036                            .dwattr $C$DW$128, DW_AT_low_pc(0x00)
    1037                            .dwattr $C$DW$128, DW_AT_name("VLIB_convertUYVYsemipl_to_YUVpl")
    1038                            .dwattr $C$DW$128, DW_AT_TI_call
    1039                    
    1040 00000180 10000013!            CALLP   .S2     VLIB_convertUYVYsemipl_to_YUVpl,B3
    1041 00000184 043d42e7  ||         LDW     .D2T2   *+SP(40),B8       ; |83| 
    1042 00000188 0338a265  ||         LDW     .D1T1   *+A14(20),A6      ; |83| 
    1043 0000018c 02341fd8  ||         MV      .L1X    B13,A4            ; |83| 
    1044                    
    1045                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   20

    1046 00000190           $C$RL11:   ; CALL OCCURS {VLIB_convertUYVYsemipl_to_YUVpl} {0}  ; |83| 
    1047                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1048                    ;----------------------------------------------------------------------
    1049                    ; 154 | #ifndef __ONESHOTTEST                                                  
    1050                    ;----------------------------------------------------------------------
    1051 00000190 042803e2             MVC     .S2     TSCL,B8           ; |153| 
    1052 00000194 032c03e2             MVC     .S2     TSCH,B6           ; |153| 
    1053 00000198 02000028!            MVKL    .S1     beg_count,A4
    1054 0000019c 01800028!            MVKL    .S1     act_kernel,A3
    1055                    
    1056 000001a0 01800069!            MVKH    .S1     act_kernel,A3
    1057 000001a4 0200002a! ||         MVKL    .S2     overhead,B4
    1058                    
    1059 000001a8 018c0265             LDW     .D1T1   *A3,A3            ; |156| 
    1060 000001ac 02000069! ||         MVKH    .S1     beg_count,A4
    1061 000001b0 0200006a! ||         MVKH    .S2     overhead,B4
    1062                    
    1063 000001b4     004c             LDDW    .D1T1   *A4,A5:A4         ; |156| 
    1064 000001b6     104d  ||         LDDW    .D2T2   *B4,B5:B4         ; |156| 
    1065                    
    1066 000001b8 03000028!            MVKL    .S1     cycles,A6
    1067 000001c0 03000068!            MVKH    .S1     cycles,A6
    1068 000001c4     2747             MV      .L2     B6,B9             ; |153| 
    1069                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1070                    ;----------------------------------------------------------------------
    1071                    ; 156 | main() {                                                               
    1072                    ; 157 | if( VLIB_cache_init()) {                                               
    1073                    ; 158 |     VLIB_memError("VLIB_convertUYVYsemipl_to_YUVpl");                  
    1074                    ;----------------------------------------------------------------------
    1075 000001c6     656c             LDDW    .D1T1   *+A6[A3],A7:A6    ; |156| 
    1076 000001c8 0310957a             ADDU    .L2X    B4,A4,B7:B6       ; |156| 
    1077                    
    1078 000001d0     e2eb             ADD     .S2     B7,B5,B6          ; |156| 
    1079 000001cc 021905fb  ||         SUBU    .L2     B8,B6,B5:B4       ; |156| 
    1080                    
    1081 000001d2     d2e1             ADD     .L2X    B6,A5,B6          ; |156| 
    1082                    
    1083 000001d4 0f9920fb             SUB     .L2     B9,B6,B31         ; |156| 
    1084 000001d8 0297184a  ||         EXT     .S2     B5,24,24,B5       ; |156| 
    1085                    
    1086 000001e0 0210d579             ADDU    .L1X    A6,B4,A5:A4       ; |156| 
    1087 000001e4 0217e07b  ||         ADD     .L2     B31,B5,B4         ; |156| 
    1088 000001e8 04000028! ||         MVKL    .S1     end_count,A8
    1089                    
    1090 000001f4     c246             MV      .L1     A4,A6             ; |156| 
    1091 000001f0 0214e841  ||         ADD     .D1     A5,A7,A4          ; |156| 
    1092 000001ec 04000069! ||         MVKH    .S1     end_count,A8
    1093                    
    1094 000001f6     9270             ADD     .L1X    A4,B4,A7          ; |156| 
    1095 000001f8 02000028! ||         MVKL    .S1     cycles,A4
    1096                    
    1097 00000200 02000069!            MVKH    .S1     cycles,A4
    1098 00000204 04200346  ||         STDW    .D1T2   B9:B8,*A8         ; |153| 
    1099                    
    1100                    $C$DW$129       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   21

    1101                            .dwattr $C$DW$129, DW_AT_low_pc(0x00)
    1102                            .dwattr $C$DW$129, DW_AT_name("setStackDepth")
    1103                            .dwattr $C$DW$129, DW_AT_TI_call
    1104                    
    1105 00000208 10000013!            CALLP   .S2     setStackDepth,B3
    1106 0000020c 03106b44  ||         STDW    .D1T1   A7:A6,*+A4[A3]    ; |156| 
    1107                    
    1108                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1109                    ;----------------------------------------------------------------------
    1110                    ; 159 | } else {                                                               
    1111                    ;----------------------------------------------------------------------
    1112 00000210           $C$RL12:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    1113 00000210 0280002a!            MVKL    .S2     act_kernel,B5
    1114                    
    1115 00000214 0280006b!            MVKH    .S2     act_kernel,B5
    1116 00000218     2627  ||         MVK     .L2     1,B4              ; |137| 
    1117                    
    1118                    $C$DW$130       .dwtag  DW_TAG_TI_branch
    1119                            .dwattr $C$DW$130, DW_AT_low_pc(0x00)
    1120                            .dwattr $C$DW$130, DW_AT_name("VLIB_cache_inval")
    1121                            .dwattr $C$DW$130, DW_AT_TI_call
    1122                    
    1123 00000220 10000012!            CALLP   .S2     VLIB_cache_inval,B3
    1124 0000021a     10c5  ||         STW     .D2T2   B4,*B5            ; |137| 
    1125                    
    1126                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1127                    $C$RL13:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1128                    $C$DW$131       .dwtag  DW_TAG_TI_branch
    1129                            .dwattr $C$DW$131, DW_AT_low_pc(0x00)
    1130                            .dwattr $C$DW$131, DW_AT_name("getSP")
    1131                            .dwattr $C$DW$131, DW_AT_TI_call
    1132 00000224 10000012!            CALLP   .S2     getSP,B3
    1133                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1134                    $C$RL14:   ; CALL OCCURS {getSP} {0}         ; |143| 
    1135                    $C$DW$132       .dwtag  DW_TAG_TI_branch
    1136                            .dwattr $C$DW$132, DW_AT_low_pc(0x00)
    1137                            .dwattr $C$DW$132, DW_AT_name("initStack")
    1138                            .dwattr $C$DW$132, DW_AT_TI_call
    1139 00000228 10000012!            CALLP   .S2     initStack,B3
    1140 0000022c           $C$RL15:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1141                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1142 0000022c 032803e2             MVC     .S2     TSCL,B6           ; |146| 
    1143 00000230 022c03e2             MVC     .S2     TSCH,B4           ; |146| 
    1144 00000234 0280002a!            MVKL    .S2     beg_count,B5
    1145                    
    1146 00000238 0280006b!            MVKH    .S2     beg_count,B5
    1147 0000023c 03900fdb  ||         MV      .L2     B4,B7             ; |146| 
    1148 00000240 043d82e6  ||         LDW     .D2T2   *+SP(48),B8       ; |88| 
    1149                    
    1150 00000244 031403c7             STDW    .D2T2   B7:B6,*B5         ; |146| 
    1151 00000248 0338a264  ||         LDW     .D1T1   *+A14(20),A6      ; |88| 
    1152                    
    1153                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1154 0000024c 02388266             LDW     .D1T2   *+A14(16),B4      ; |88| 
    1155                    $C$DW$133       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   22

    1156                            .dwattr $C$DW$133, DW_AT_low_pc(0x00)
    1157                            .dwattr $C$DW$133, DW_AT_name("VLIB_convertUYVYsemipl_to_YUVpl_cn")
    1158                            .dwattr $C$DW$133, DW_AT_TI_call
    1159                    
    1160 00000250 10000013!            CALLP   .S2     VLIB_convertUYVYsemipl_to_YUVpl_cn,B3
    1161 00000254 0338c267  ||         LDW     .D1T2   *+A14(24),B6      ; |88| 
    1162 00000258 043d62e5  ||         LDW     .D2T1   *+SP(44),A8       ; |88| 
    1163 0000025c 02341fd8  ||         MV      .L1X    B13,A4            ; |88| 
    1164                    
    1165 00000260           $C$RL16:   ; CALL OCCURS {VLIB_convertUYVYsemipl_to_YUVpl_cn} {0}  ; |88| 
    1166                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1167 00000260 032803e2             MVC     .S2     TSCL,B6           ; |153| 
    1168 00000264 03ac03e2             MVC     .S2     TSCH,B7           ; |153| 
    1169 00000268 0280002a!            MVKL    .S2     beg_count,B5
    1170                    
    1171 0000026c 01800029!            MVKL    .S1     act_kernel,A3
    1172 00000270 0200002a! ||         MVKL    .S2     overhead,B4
    1173                    
    1174 00000274 01800069!            MVKH    .S1     act_kernel,A3
    1175 00000278 0280006a! ||         MVKH    .S2     beg_count,B5
    1176                    
    1177 0000027c 018c0265             LDW     .D1T1   *A3,A3            ; |156| 
    1178 00000280 0200006b! ||         MVKH    .S2     overhead,B4
    1179 00000284 041403e6  ||         LDDW    .D2T2   *B5,B9:B8         ; |156| 
    1180                    
    1181                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1182 00000288 081003e6             LDDW    .D2T2   *B4,B17:B16       ; |156| 
    1183 0000028c 02000028!            MVKL    .S1     cycles,A4
    1184 00000290 02000068!            MVKH    .S1     cycles,A4
    1185 00000294     0c6e             NOP             1
    1186 00000296     646c             LDDW    .D1T1   *+A4[A3],A7:A6    ; |156| 
    1187 00000298 0222057a             ADDU    .L2     B16,B8,B5:B4      ; |156| 
    1188 000002a0 0444a07a             ADD     .L2     B5,B17,B8         ; |156| 
    1189                    
    1190 000002a4 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    1191 000002a8 0210c5fa  ||         SUBU    .L2     B6,B4,B5:B4       ; |156| 
    1192                    
    1193 000002ac 0fa0e0fb             SUB     .L2     B7,B8,B31         ; |156| 
    1194 000002b0 0297184a  ||         EXT     .S2     B5,24,24,B5       ; |156| 
    1195                    
    1196 000002b4 0210d579             ADDU    .L1X    A6,B4,A5:A4       ; |156| 
    1197 000002b8 0217e07a  ||         ADD     .L2     B31,B5,B4         ; |156| 
    1198                    
    1199 000002bc 03100fd9             MV      .L1     A4,A6             ; |156| 
    1200 000002c0     a3ca  ||         ADD     .S1     A5,A7,A4          ; |156| 
    1201                    
    1202 000002c2     9270             ADD     .L1X    A4,B4,A7          ; |156| 
    1203 000002c4 02000029! ||         MVKL    .S1     cycles,A4
    1204 000002c8 0800002a! ||         MVKL    .S2     end_count,B16
    1205                    
    1206 000002cc 02000069!            MVKH    .S1     cycles,A4
    1207 000002d0 0800006a! ||         MVKH    .S2     end_count,B16
    1208                    
    1209                    $C$DW$134       .dwtag  DW_TAG_TI_branch
    1210                            .dwattr $C$DW$134, DW_AT_low_pc(0x00)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   23

    1211                            .dwattr $C$DW$134, DW_AT_name("setStackDepth")
    1212                            .dwattr $C$DW$134, DW_AT_TI_call
    1213                    
    1214 000002d4 10000013!            CALLP   .S2     setStackDepth,B3
    1215 000002d8 03106b45  ||         STDW    .D1T1   A7:A6,*+A4[A3]    ; |156| 
    1216 000002e0 034003c6  ||         STDW    .D2T2   B7:B6,*B16        ; |153| 
    1217                    
    1218                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\..\common\VLIB_profile
    1219                    ;----------------------------------------------------------------------
    1220                    ; 160 | VLIB_convertUYVYsemipl_to_YUVpl_d(0);                                  
    1221                    ;----------------------------------------------------------------------
    1222 000002e4           $C$RL17:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    1223 000002e4           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$9$E:
    1224                    ;** --------------------------------------------------------------------------*
    1225 000002e4           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$10$B:
    1226                    ;          EXCLUSIVE CPU CYCLES: 7
    1227                    ;** 93  -----------------------    U$64 = out_size;
    1228                    ;** 55  -----------------------    status_nat_vs_ref = 1;
    1229                    ;** 93  -----------------------    if ( !VLIB_compare_mem((void *)cr, (void *)cr_cn, U$64) ) goto g7;
    1230                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1231 000002e4     ad4d             LDW     .D2T1   *+SP(36),A4       ; |93| 
    1232                    $C$DW$135       .dwtag  DW_TAG_TI_branch
    1233                            .dwattr $C$DW$135, DW_AT_low_pc(0x00)
    1234                            .dwattr $C$DW$135, DW_AT_name("VLIB_compare_mem")
    1235                            .dwattr $C$DW$135, DW_AT_TI_call
    1236                    
    1237 000002e8 10000013!            CALLP   .S2     VLIB_compare_mem,B3
    1238 000002e6     fd4d  ||         LDW     .D2T2   *+SP(44),B4       ; |93| 
    1239 000002ec     c586  ||         MV      .L1     A11,A6            ; |93| 
    1240                    
    1241 000002ee           $C$RL18:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |93| 
    1242 000002ee           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$10$E:
    1243                    ;** --------------------------------------------------------------------------*
    1244 000002ee           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$11$B:
    1245                    ;          EXCLUSIVE CPU CYCLES: 7
    1246 000002ee     0246             MV      .L1     A4,A0             ; |93| 
    1247                    
    1248 000002f0 d0000b91     [!A0]   B       .S1     $C$L2             ; |93| 
    1249 000002f4 c23d82e6  || [ A0]   LDW     .D2T2   *+SP(48),B4       ; |93| 
    1250                    
    1251                    $C$DW$136       .dwtag  DW_TAG_TI_branch
    1252                            .dwattr $C$DW$136, DW_AT_low_pc(0x00)
    1253                            .dwattr $C$DW$136, DW_AT_name("VLIB_compare_mem")
    1254                            .dwattr $C$DW$136, DW_AT_TI_call
    1255 000002f8 c0000010!    [ A0]   CALL    .S1     VLIB_compare_mem  ; |93| 
    1256 00000300 c23d42e4     [ A0]   LDW     .D2T1   *+SP(40),A4       ; |93| 
    1257 00000304 06a80fda             MV      .L2     B10,B13           ; |93| 
    1258                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1259 00000308 d600a35a     [!A0]   ZERO    .L2     B12               ; |95| 
    1260 0000030c     0c6e             NOP             1
    1261                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1262                               ; BRANCHCC OCCURS {$C$L2}         ; |93| 
    1263 0000030e           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$11$E:
    1264                    ;** --------------------------------------------------------------------------*
    1265 0000030e           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$12$B:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   24

    1266                    ;          EXCLUSIVE CPU CYCLES: 1
    1267                    ;** 93  -----------------------    if ( !VLIB_compare_mem((void *)cb, (void *)cb_cn, U$64) ) goto g7;
    1268                    ;** 54  -----------------------    status_nat_vs_int = 1;
    1269                    ;**     -----------------------    goto g8;
    1270                    
    1271 0000030e     c586             MV      .L1     A11,A6            ; |93| 
    1272 00000310 01850162  ||         ADDKPC  .S2     $C$RL19,B3,0      ; |93| 
    1273                    
    1274 00000314           $C$RL19:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |93| 
    1275 00000314           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$12$E:
    1276                    ;** --------------------------------------------------------------------------*
    1277 00000314           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$13$B:
    1278                    ;          EXCLUSIVE CPU CYCLES: 7
    1279 00000314     0246             MV      .L1     A4,A0             ; |93| 
    1280                    
    1281 00000320 c00b2121     [ A0]   BNOP    .S1     $C$L3,1
    1282 00000318 c0b86265  || [ A0]   LDW     .D1T1   *+A14(12),A1      ; |101| 
    1283 00000316     4046  ||         MV      .L1     A0,A2             ; guard predicate rewrite
    1284 00000324 c6340fdb  || [ A0]   MV      .L2     B13,B12           ; |93| 
    1285 00000328 d600002a  || [!A0]   ZERO    .S2     B12               ; |95| 
    1286                    
    1287                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1288 0000032c c0384264     [ A0]   LDW     .D1T1   *+A14(8),A0       ; |101| 
    1289 00000330 a180a358     [ A2]   ZERO    .L1     A3                ; |101| 
    1290 00000334 a200a358     [ A2]   ZERO    .L1     A4                ; |101| 
    1291 00000338 00000000             NOP             1
    1292                               ; BRANCHCC OCCURS {$C$L3}  
    1293 0000033c           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$13$E:
    1294                    ;** --------------------------------------------------------------------------*
    1295 0000033c           $C$L2:    
    1296                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1297 0000033c           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$14$B:
    1298                    ;          EXCLUSIVE CPU CYCLES: 5
    1299                    ;**     -----------------------g7:
    1300                    ;** 95  -----------------------    status_nat_vs_int = 0;
    1301                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1302 0000033c 00b86264             LDW     .D1T1   *+A14(12),A1      ; |101| 
    1303 00000340 00384264             LDW     .D1T1   *+A14(8),A0       ; |101| 
    1304 00000344     05a6             ZERO    .L1     A3                ; |101| 
    1305 00000346     0626             ZERO    .L1     A4                ; |101| 
    1306 00000348 00000000             NOP             1
    1307 0000034c           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$14$E:
    1308                    ;** --------------------------------------------------------------------------*
    1309 0000034c           $C$L3:    
    1310 0000034c           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$15$B:
    1311                    ;          EXCLUSIVE CPU CYCLES: 9
    1312                    ;**     -----------------------g8:
    1313                    ;** 101 -----------------------    v$1 = prm;
    1314                    ;** 101 -----------------------    C$3 = (*U$12).staticOutCr;
    1315                    ;** 101 -----------------------    if ( !((C$3 != NULL)&((*U$12).staticOutCb != NULL)) ) goto g13;
    1316                    
    1317 0000034c 81b41fd9     [ A1]   MV      .L1X    B13,A3            ; |101| 
    1318 00000350 053ce2e6  ||         LDW     .D2T2   *+SP(28),B10      ; |101| 
    1319                    
    1320 00000354 c2341fd8     [ A0]   MV      .L1X    B13,A4            ; |101| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   25

    1321 00000358 00906f78             AND     .L1     A3,A4,A1          ; |101| 
    1322                    
    1323 00000360 823d62e7     [ A1]   LDW     .D2T2   *+SP(44),B4       ; |104| 
    1324 00000364 91800029! || [!A1]   MVKL    .S1     $C$SL2+0,A3
    1325 00000368 90001b12  || [!A1]   B       .S2     $C$L6             ; |101| 
    1326                    
    1327                    $C$DW$137       .dwtag  DW_TAG_TI_branch
    1328                            .dwattr $C$DW$137, DW_AT_low_pc(0x04)
    1329                            .dwattr $C$DW$137, DW_AT_name("VLIB_compare_mem")
    1330                            .dwattr $C$DW$137, DW_AT_TI_call
    1331                    
    1332 0000036c 91800069!    [!A1]   MVKH    .S1     $C$SL2+0,A3
    1333 00000370 80000012! || [ A1]   CALL    .S2     VLIB_compare_mem  ; |104| 
    1334                    
    1335 00000374 922d407b     [!A1]   ADD     .L2     B10,B11,B4        ; |118| 
    1336 00000378 92000029! || [!A1]   MVKL    .S1     est_test,A4
    1337 0000037c 91bc22f5  || [!A1]   STW     .D2T1   A3,*+SP(4)        ; |118| 
    1338 00000380 9184a358  || [!A1]   MVK     .L1     1,A3              ; |115| 
    1339                    
    1340 00000384 939082e7     [!A1]   LDW     .D2T2   *+B4(16),B7       ; |118| 
    1341 00000388 92000068! || [!A1]   MVKH    .S1     est_test,A4
    1342                    
    1343 0000038c 9290c2e7     [!A1]   LDW     .D2T2   *+B4(24),B5       ; |118| 
    1344 00000390 91900275  || [!A1]   STW     .D1T1   A3,*A4            ; |115| 
    1345 00000394 92000028! || [!A1]   MVKL    .S1     desc,A4
    1346                    
    1347                    $C$DW$138       .dwtag  DW_TAG_TI_branch
    1348                            .dwattr $C$DW$138, DW_AT_low_pc(0x04)
    1349                            .dwattr $C$DW$138, DW_AT_name("sprintf")
    1350                            .dwattr $C$DW$138, DW_AT_TI_call
    1351                    
    1352 00000398 9310a2e7     [!A1]   LDW     .D2T2   *+B4(20),B6       ; |118| 
    1353 0000039c 90000011! || [!A1]   CALL    .S1     sprintf           ; |118| 
    1354 000003a0 92301fda  || [!A1]   MV      .L2X    A12,B4            ; |118| 
    1355                    
    1356                               ; BRANCHCC OCCURS {$C$L6}         ; |101| 
    1357 000003a4           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$15$E:
    1358                    ;** --------------------------------------------------------------------------*
    1359 000003a4           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$16$B:
    1360                    ;          EXCLUSIVE CPU CYCLES: 1
    1361                    ;** 104 -----------------------    if ( !VLIB_compare_mem((void *)C$3, (void *)cr_cn, U$64) ) goto g12
    1362                    
    1363 000003a4     c586             MV      .L1     A11,A6            ; |104| 
    1364 000003a6     804e  ||         MV      .S1     A0,A4             ; |104| 
    1365 000003a8 01830162  ||         ADDKPC  .S2     $C$RL20,B3,0      ; |104| 
    1366                    
    1367                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1368 000003ac           $C$RL20:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |104| 
    1369 000003ac           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$16$E:
    1370                    ;** --------------------------------------------------------------------------*
    1371 000003ac           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$17$B:
    1372                    ;          EXCLUSIVE CPU CYCLES: 7
    1373 000003ac     0246             MV      .L1     A4,A0             ; |104| 
    1374                    
    1375 000003b0 c2386264     [ A0]   LDW     .D1T1   *+A14(12),A4      ; |104| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   26

    1376 000003ae     0d3a  || [!A0]   B       .S1     $C$L4             ; |104| 
    1377                    
    1378                    $C$DW$139       .dwtag  DW_TAG_TI_branch
    1379                            .dwattr $C$DW$139, DW_AT_low_pc(0x00)
    1380                            .dwattr $C$DW$139, DW_AT_name("VLIB_compare_mem")
    1381                            .dwattr $C$DW$139, DW_AT_TI_call
    1382                    
    1383 000003b4 c0000011!    [ A0]   CALL    .S1     VLIB_compare_mem  ; |104| 
    1384 000003b8 d53ce2e6  || [!A0]   LDW     .D2T2   *+SP(28),B10      ; |107| 
    1385                    
    1386 000003c0 c23d82e6     [ A0]   LDW     .D2T2   *+SP(48),B4       ; |104| 
    1387                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1388 000003c4 d680a35a     [!A0]   ZERO    .L2     B13               ; |106| 
    1389 000003c8     2c6e             NOP             2
    1390                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1391                               ; BRANCHCC OCCURS {$C$L4}         ; |104| 
    1392 000003ca           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$17$E:
    1393                    ;** --------------------------------------------------------------------------*
    1394 000003ca           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$18$B:
    1395                    ;          EXCLUSIVE CPU CYCLES: 1
    1396                    ;** 104 -----------------------    if ( !VLIB_compare_mem((*U$12).staticOutCb, (void *)cb_cn, U$64) ) 
    1397                    ;** 108 -----------------------    status_nat_vs_ref = 1;
    1398                    ;** 108 -----------------------    goto g13;
    1399                    
    1400 000003ca     c586             MV      .L1     A11,A6            ; |104| 
    1401 000003cc 01840162  ||         ADDKPC  .S2     $C$RL21,B3,0      ; |104| 
    1402                    
    1403 000003d0           $C$RL21:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |104| 
    1404 000003d0           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$18$E:
    1405                    ;** --------------------------------------------------------------------------*
    1406 000003d0           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$19$B:
    1407                    ;          EXCLUSIVE CPU CYCLES: 7
    1408 000003d0 00100fd8             MV      .L1     A4,A0             ; |104| 
    1409                    
    1410 000003d4 c0000d13     [ A0]   B       .S2     $C$L5             ; |108| 
    1411 000003d8 d53ce2e7  || [!A0]   LDW     .D2T2   *+SP(28),B10      ; |107| 
    1412 000003e0 c22d407b  || [ A0]   ADD     .L2     B10,B11,B4        ; |118| 
    1413 000003e4 c1800028! || [ A0]   MVKL    .S1     $C$SL2+0,A3
    1414                    
    1415 000003e8 c1800069!    [ A0]   MVKH    .S1     $C$SL2+0,A3
    1416 000003ec c39082e7  || [ A0]   LDW     .D2T2   *+B4(16),B7       ; |118| 
    1417 000003f0 d680a35a  || [!A0]   ZERO    .L2     B13               ; |106| 
    1418                    
    1419 000003f4 c1bc22f5     [ A0]   STW     .D2T1   A3,*+SP(4)        ; |118| 
    1420 000003f8 c184a358  || [ A0]   MVK     .L1     1,A3              ; |115| 
    1421                    
    1422 000003fc c2000028!    [ A0]   MVKL    .S1     est_test,A4
    1423                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1424 00000400 c290c2e6     [ A0]   LDW     .D2T2   *+B4(24),B5       ; |118| 
    1425 00000404 c2000068!    [ A0]   MVKH    .S1     est_test,A4
    1426                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1427                               ; BRANCHCC OCCURS {$C$L5}         ; |108| 
    1428 00000408           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$19$E:
    1429                    ;** --------------------------------------------------------------------------*
    1430 00000408           $C$L4:    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   27

    1431                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1432 00000408           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$20$B:
    1433                    ;          EXCLUSIVE CPU CYCLES: 4
    1434                    ;**     -----------------------g12:
    1435                    ;** 107 -----------------------    v$1 = prm;
    1436                    ;** 106 -----------------------    status_nat_vs_ref = 0;
    1437                    
    1438 00000408 01800029!            MVKL    .S1     $C$SL2+0,A3
    1439 0000040c 022d407a  ||         ADD     .L2     B10,B11,B4        ; |118| 
    1440                    
    1441 00000410 01800069!            MVKH    .S1     $C$SL2+0,A3
    1442 00000414     907d  ||         LDW     .D2T2   *+B4(16),B7       ; |118| 
    1443                    
    1444 00000418 02000029!            MVKL    .S1     est_test,A4
    1445 00000416     ac35  ||         STW     .D2T1   A3,*+SP(4)        ; |118| 
    1446 00000420     25a6  ||         MVK     .L1     1,A3              ; |115| 
    1447                    
    1448 00000422     d05d             LDW     .D2T2   *+B4(24),B5       ; |118| 
    1449 00000424 02000068! ||         MVKH    .S1     est_test,A4
    1450                    
    1451                    $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$20$E:
    1452                    ;** --------------------------------------------------------------------------*
    1453                    $C$L5:    
    1454                    $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$21$B:
    1455                    ;          EXCLUSIVE CPU CYCLES: 1
    1456                    $C$DW$140       .dwtag  DW_TAG_TI_branch
    1457                            .dwattr $C$DW$140, DW_AT_low_pc(0x10)
    1458                            .dwattr $C$DW$140, DW_AT_name("sprintf")
    1459                            .dwattr $C$DW$140, DW_AT_TI_call
    1460                    
    1461 00000428     b06d             LDW     .D2T2   *+B4(20),B6       ; |118| 
    1462 0000042a     9607  ||         MV      .L2X    A12,B4            ; |118| 
    1463 00000434 01900274  ||         STW     .D1T1   A3,*A4            ; |115| 
    1464 00000430 02000029! ||         MVKL    .S1     desc,A4
    1465 0000042c 00000013! ||         CALL    .S2     sprintf           ; |118| 
    1466                    
    1467 00000438           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$21$E:
    1468                    ;** --------------------------------------------------------------------------*
    1469 00000438           $C$L6:    
    1470                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1471 00000438           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$22$B:
    1472                    ;          EXCLUSIVE CPU CYCLES: 5
    1473                    ;**     -----------------------g13:
    1474                    ;** 115 -----------------------    est_test = 1;
    1475                    ;** 118 -----------------------    C$2 = U$11+v$1;
    1476                    ;** 118 -----------------------    sprintf(K$85, (const char *)"%s generated input | Opt results compa
    1477                    ;** 121 -----------------------    VLIB_formula_add_test((int)num_pts, (int)(*U$12).height, 0, (status
    1478                    ;** 123 -----------------------    goto g15;
    1479                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1480 00000438 023c42f6             STW     .D2T2   B4,*+SP(8)        ; |118| 
    1481 00000440 06bcc2f4             STW     .D2T1   A13,*+SP(24)      ; |118| 
    1482 00000444     fc75             STW     .D2T2   B7,*+SP(12)       ; |118| 
    1483 00000446     bcd5             STW     .D2T2   B5,*+SP(20)       ; |118| 
    1484                    
    1485 00000450 033c82f6             STW     .D2T2   B6,*+SP(16)       ; |118| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   28

    1486 0000044c 01850163  ||         ADDKPC  .S2     $C$RL22,B3,0      ; |118| 
    1487 00000448 02000069! ||         MVKH    .S1     desc,A4
    1488                    
    1489 00000454           $C$RL22:   ; CALL OCCURS {sprintf} {0}       ; |118| 
    1490 00000454           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$22$E:
    1491                    ;** --------------------------------------------------------------------------*
    1492 00000454           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$23$B:
    1493                    ;          EXCLUSIVE CPU CYCLES: 15
    1494                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1495 00000454 01b88264             LDW     .D1T1   *+A14(16),A3      ; |121| 
    1496 00000458 02b8a264             LDW     .D1T1   *+A14(20),A5      ; |121| 
    1497 00000460 02300a5a             CMPEQ   .L2     B12,0,B4          ; |121| 
    1498 00000464 02b40a5a             CMPEQ   .L2     B13,0,B5          ; |121| 
    1499 00000468 04000028!            MVKL    .S1     desc,A8
    1500 0000046c     8686             MV      .L1     A13,A4            ; |121| 
    1501 0000046e     a5e8             CMPEQ   .L1     A5,A3,A0          ; |121| 
    1502                    
    1503 00000470 d188a359     [!A0]   MVK     .L1     0x2,A3            ; |121| 
    1504 00000474 c18000a8  || [ A0]   MVK     .S1     0x1,A3            ; |121| 
    1505                    
    1506 00000478 0310affa             OR      .L2     B5,B4,B6          ; |121| 
    1507                    $C$DW$141       .dwtag  DW_TAG_TI_branch
    1508                            .dwattr $C$DW$141, DW_AT_low_pc(0x10)
    1509                            .dwattr $C$DW$141, DW_AT_name("VLIB_formula_add_test")
    1510                            .dwattr $C$DW$141, DW_AT_TI_call
    1511                    
    1512 00000480 0238c267             LDW     .D1T2   *+A14(24),B4      ; |121| 
    1513 00000484     15c7  ||         MV      .L2X    A3,B8             ; |121| 
    1514 00000488 04000069! ||         MVKH    .S1     desc,A8
    1515 00000486     0726  ||         ZERO    .L1     A6                ; |121| 
    1516 0000048c 10000012! ||         CALLP   .S2     VLIB_formula_add_test,B3
    1517                    
    1518 00000490           $C$RL23:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |121| 
    1519 00000490           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$23$E:
    1520                    ;** --------------------------------------------------------------------------*
    1521 00000490           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$24$B:
    1522                    ;          EXCLUSIVE CPU CYCLES: 6
    1523                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1524 00000490 00000d10             B       .S1     $C$L8             ; |123| 
    1525                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1526                    $C$DW$142       .dwtag  DW_TAG_TI_branch
    1527                            .dwattr $C$DW$142, DW_AT_low_pc(0x00)
    1528                            .dwattr $C$DW$142, DW_AT_name("free")
    1529                            .dwattr $C$DW$142, DW_AT_TI_call
    1530 00000494 00000010!            CALL    .S1     free              ; |131| 
    1531 00000498     8dcd             LDW     .D2T1   *+SP(48),A4       ; |131| 
    1532 0000049a     4c6e             NOP             3
    1533                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1534                               ; BRANCH OCCURS {$C$L8}           ; |123| 
    1535 000004a0           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$24$E:
    1536                    ;** --------------------------------------------------------------------------*
    1537 000004a0           $C$L7:    
    1538                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1539 000004a0           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$25$B:
    1540                    ;          EXCLUSIVE CPU CYCLES: 7
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   29

    1541                    ;**     -----------------------g14:
    1542                    ;** 125 -----------------------    sprintf(K$85, (const char *)"width=%d, pitch=%d, height=%d, num_pts
    1543                    ;** 127 -----------------------    VLIB_skip_test(K$85);
    1544                    
    1545 000004a0 02b88265             LDW     .D1T1   *+A14(16),A5      ; |125| 
    1546 000004a4 0200002a! ||         MVKL    .S2     $C$SL3+0,B4
    1547                    
    1548                    $C$DW$143       .dwtag  DW_TAG_TI_branch
    1549                            .dwattr $C$DW$143, DW_AT_low_pc(0x04)
    1550                            .dwattr $C$DW$143, DW_AT_name("sprintf")
    1551                            .dwattr $C$DW$143, DW_AT_TI_call
    1552                    
    1553 000004a8 01b8c265             LDW     .D1T1   *+A14(24),A3      ; |125| 
    1554 000004ac 00000011! ||         CALL    .S1     sprintf           ; |125| 
    1555 000004b0 0200006a! ||         MVKH    .S2     $C$SL3+0,B4
    1556                    
    1557                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1558 000004b4 023c22f6             STW     .D2T2   B4,*+SP(4)        ; |125| 
    1559 000004b8 06bca2f4             STW     .D2T1   A13,*+SP(20)      ; |125| 
    1560 000004bc 023c62f4             STW     .D2T1   A4,*+SP(12)       ; |125| 
    1561                    
    1562 000004c0 02000029!            MVKL    .S1     desc,A4
    1563 000004c4     cc55  ||         STW     .D2T1   A5,*+SP(8)        ; |125| 
    1564                    
    1565 000004c6     8cb5             STW     .D2T1   A3,*+SP(16)       ; |125| 
    1566 000004c8 02000069! ||         MVKH    .S1     desc,A4
    1567 000004cc 01840162  ||         ADDKPC  .S2     $C$RL24,B3,0      ; |125| 
    1568                    
    1569 000004d0           $C$RL24:   ; CALL OCCURS {sprintf} {0}       ; |125| 
    1570 000004d0           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$25$E:
    1571                    ;** --------------------------------------------------------------------------*
    1572 000004d0           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$26$B:
    1573                    ;          EXCLUSIVE CPU CYCLES: 12
    1574 000004d0 02000028!            MVKL    .S1     desc,A4
    1575                    $C$DW$144       .dwtag  DW_TAG_TI_branch
    1576                            .dwattr $C$DW$144, DW_AT_low_pc(0x00)
    1577                            .dwattr $C$DW$144, DW_AT_name("VLIB_skip_test")
    1578                            .dwattr $C$DW$144, DW_AT_TI_call
    1579                    
    1580 000004d4 10000013!            CALLP   .S2     VLIB_skip_test,B3
    1581 000004d8 02000068! ||         MVKH    .S1     desc,A4
    1582                    
    1583                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1584 000004e0           $C$RL25:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |127| 
    1585                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1586                    $C$DW$145       .dwtag  DW_TAG_TI_branch
    1587                            .dwattr $C$DW$145, DW_AT_low_pc(0x00)
    1588                            .dwattr $C$DW$145, DW_AT_name("free")
    1589                            .dwattr $C$DW$145, DW_AT_TI_call
    1590 000004e0 00000010!            CALL    .S1     free              ; |131| 
    1591 000004e4     8dcd             LDW     .D2T1   *+SP(48),A4       ; |131| 
    1592 000004e6     4c6e             NOP             3
    1593 000004e8           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$26$E:
    1594                    ;** --------------------------------------------------------------------------*
    1595 000004e8           $C$L8:    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   30

    1596                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1597 000004e8           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$27$B:
    1598                    ;          EXCLUSIVE CPU CYCLES: 1
    1599                    ;**     -----------------------g15:
    1600                    ;** 131 -----------------------    free((void *)cb_cn);
    1601                    ;** 132 -----------------------    free((void *)cr_cn);
    1602                    ;** 133 -----------------------    VLIB_align_free((void *)cb);
    1603                    ;** 134 -----------------------    VLIB_align_free((void *)cr);
    1604                    ;** 135 -----------------------    VLIB_align_free((void *)crcb);
    1605                    ;** 51  -----------------------    U$11 += 28;
    1606                    ;** 51  -----------------------    if ( test_cases > (++tpi) ) goto g3;
    1607                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1608 000004e8 01830162             ADDKPC  .S2     $C$RL26,B3,0      ; |131| 
    1609                    $C$RL26:   ; CALL OCCURS {free} {0}          ; |131| 
    1610                    $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$27$E:
    1611                    ;** --------------------------------------------------------------------------*
    1612                    $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$28$B:
    1613                    ;          EXCLUSIVE CPU CYCLES: 24
    1614                    $C$DW$146       .dwtag  DW_TAG_TI_branch
    1615                            .dwattr $C$DW$146, DW_AT_low_pc(0x00)
    1616                            .dwattr $C$DW$146, DW_AT_name("free")
    1617                            .dwattr $C$DW$146, DW_AT_TI_call
    1618                    
    1619 000004ec 10000013!            CALLP   .S2     free,B3
    1620 000004f0 023d62e4  ||         LDW     .D2T1   *+SP(44),A4       ; |132| 
    1621                    
    1622                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1623                    $C$RL27:   ; CALL OCCURS {free} {0}          ; |132| 
    1624                    $C$DW$147       .dwtag  DW_TAG_TI_branch
    1625                            .dwattr $C$DW$147, DW_AT_low_pc(0x00)
    1626                            .dwattr $C$DW$147, DW_AT_name("VLIB_align_free")
    1627                            .dwattr $C$DW$147, DW_AT_TI_call
    1628                    
    1629 000004f4 10000013!            CALLP   .S2     VLIB_align_free,B3
    1630 000004f8 023d42e4  ||         LDW     .D2T1   *+SP(40),A4       ; |133| 
    1631                    
    1632                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1633                    $C$RL28:   ; CALL OCCURS {VLIB_align_free} {0}  ; |133| 
    1634                    $C$DW$148       .dwtag  DW_TAG_TI_branch
    1635                            .dwattr $C$DW$148, DW_AT_low_pc(0x00)
    1636                            .dwattr $C$DW$148, DW_AT_name("VLIB_align_free")
    1637                            .dwattr $C$DW$148, DW_AT_TI_call
    1638                    
    1639 00000500 10000013!            CALLP   .S2     VLIB_align_free,B3
    1640 00000504 023d22e4  ||         LDW     .D2T1   *+SP(36),A4       ; |134| 
    1641                    
    1642                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1643                    $C$RL29:   ; CALL OCCURS {VLIB_align_free} {0}  ; |134| 
    1644                    $C$DW$149       .dwtag  DW_TAG_TI_branch
    1645                            .dwattr $C$DW$149, DW_AT_low_pc(0x00)
    1646                            .dwattr $C$DW$149, DW_AT_name("VLIB_align_free")
    1647                            .dwattr $C$DW$149, DW_AT_TI_call
    1648                    
    1649 00000508 10000013!            CALLP   .S2     VLIB_align_free,B3
    1650 0000050c 023d02e4  ||         LDW     .D2T1   *+SP(32),A4       ; |135| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   31

    1651                    
    1652                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1653 00000510           $C$RL30:   ; CALL OCCURS {VLIB_align_free} {0}  ; |135| 
    1654 00000510           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$28$E:
    1655                    ;** --------------------------------------------------------------------------*
    1656 00000510           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$29$B:
    1657                    ;          EXCLUSIVE CPU CYCLES: 14
    1658 00000510 01800028!            MVKL    .S1     test_cases,A3
    1659 00000514 01800068!            MVKH    .S1     test_cases,A3
    1660                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1661 00000518 018c0264             LDW     .D1T1   *A3,A3            ; |51| 
    1662 0000051c 05800e52             ADDK    .S2     28,B11            ; |51| 
    1663 00000520 07bc2058             ADD     .L1     1,A15,A15         ; |51| 
    1664                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1665 00000524 07000e50             ADDK    .S1     28,A14            ; |59| 
    1666 00000528 00000000             NOP             1
    1667                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1668 0000052c 003c68f8             CMPGT   .L1     A3,A15,A0         ; |51| 
    1669                    
    1670 00000530 ced24121     [ A0]   BNOP    .S1     $C$L1,2           ; |51| 
    1671 00000534 c5b8c264  || [ A0]   LDW     .D1T1   *+A14(24),A11     ; |59| 
    1672                    
    1673                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1674 00000538 c238a266     [ A0]   LDW     .D1T2   *+A14(20),B4      ; |63| 
    1675 0000053c c220a358     [ A0]   MVK     .L1     0x8,A4            ; |63| 
    1676                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1677 00000540 c6388264     [ A0]   LDW     .D1T1   *+A14(16),A12     ; |59| 
    1678                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1679                               ; BRANCHCC OCCURS {$C$L1}         ; |51| 
    1680 00000544           $C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$29$E:
    1681                    ;** --------------------------------------------------------------------------*
    1682 00000544           $C$L9:    
    1683                    ;          EXCLUSIVE CPU CYCLES: 7
    1684                    ;**     -----------------------g16:
    1685                    ;** 139 -----------------------    VLIB_profile_setMode(1, 2, "pitch == width", 0);
    1686                    ;** 140 -----------------------    VLIB_profile_cycle_report(2, "N = width * height", C$1 = "width * h
    1687                    ;** 144 -----------------------    VLIB_profile_setMode(2, 3, "pitch > width", 1);
    1688                    ;** 145 -----------------------    VLIB_profile_cycle_report(2, "N = width * height; M = height", C$1)
    1689                    ;** 161 -----------------------    printf((const char *)"---------------------------------------------
    1690                    ;** 168 -----------------------    VLIB_stack_memory();  // [19]
    1691                    ;**     -----------------------    return;
    1692 00000544 03000028!            MVKL    .S1     $C$SL4+0,A6
    1693                    $C$DW$150       .dwtag  DW_TAG_TI_branch
    1694                            .dwattr $C$DW$150, DW_AT_low_pc(0x00)
    1695                            .dwattr $C$DW$150, DW_AT_name("VLIB_profile_setMode")
    1696                            .dwattr $C$DW$150, DW_AT_TI_call
    1697                    
    1698 00000548 10000013!            CALLP   .S2     VLIB_profile_setMode,B3
    1699 0000054c 03000069! ||         MVKH    .S1     $C$SL4+0,A6
    1700 00000550     2626  ||         MVK     .L1     0x1,A4            ; |139| 
    1701 00000552     4627  ||         MVK     .L2     0x2,B4            ; |139| 
    1702 00000554     1b77  ||         ZERO    .D2     B6                ; |139| 
    1703                    
    1704                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1705 00000560           $C$RL31:   ; CALL OCCURS {VLIB_profile_setMode} {0}  ; |139| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   32

    1706                    ;** --------------------------------------------------------------------------*
    1707                    ;          EXCLUSIVE CPU CYCLES: 37
    1708                    
    1709 00000560 05000029!            MVKL    .S1     $C$SL5+0,A10
    1710 00000564 0200002a! ||         MVKL    .S2     $C$SL6+0,B4
    1711                    
    1712 00000568 05000069!            MVKH    .S1     $C$SL5+0,A10
    1713 0000056c 0200006a! ||         MVKH    .S2     $C$SL6+0,B4
    1714                    
    1715                    $C$DW$151       .dwtag  DW_TAG_TI_branch
    1716                            .dwattr $C$DW$151, DW_AT_low_pc(0x00)
    1717                            .dwattr $C$DW$151, DW_AT_name("VLIB_profile_cycle_report")
    1718                            .dwattr $C$DW$151, DW_AT_TI_call
    1719                    
    1720 00000570 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    1721 00000574     c506  ||         MV      .L1     A10,A6            ; |140| 
    1722 00000576     4212  ||         MVK     .S1     0x2,A4            ; |140| 
    1723                    
    1724                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1725 00000578           $C$RL32:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |140| 
    1726 00000578 03000028!            MVKL    .S1     $C$SL7+0,A6
    1727                    $C$DW$152       .dwtag  DW_TAG_TI_branch
    1728                            .dwattr $C$DW$152, DW_AT_low_pc(0x00)
    1729                            .dwattr $C$DW$152, DW_AT_name("VLIB_profile_setMode")
    1730                            .dwattr $C$DW$152, DW_AT_TI_call
    1731                    
    1732 00000580 10000013!            CALLP   .S2     VLIB_profile_setMode,B3
    1733 00000584 03000069! ||         MVKH    .S1     $C$SL7+0,A6
    1734 00000588     2727  ||         MVK     .L2     0x1,B6            ; |144| 
    1735 0000058a     4626  ||         MVK     .L1     0x2,A4            ; |144| 
    1736 0000058c 02006042  ||         MVK     .D2     0x3,B4            ; |144| 
    1737                    
    1738                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1739 00000590           $C$RL33:   ; CALL OCCURS {VLIB_profile_setMode} {0}  ; |144| 
    1740 00000590 0200002a!            MVKL    .S2     $C$SL8+0,B4
    1741 00000594 0200006a!            MVKH    .S2     $C$SL8+0,B4
    1742                    $C$DW$153       .dwtag  DW_TAG_TI_branch
    1743                            .dwattr $C$DW$153, DW_AT_low_pc(0x00)
    1744                            .dwattr $C$DW$153, DW_AT_name("VLIB_profile_cycle_report")
    1745                            .dwattr $C$DW$153, DW_AT_TI_call
    1746                    
    1747 00000598 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    1748 000005a0     c506  ||         MV      .L1     A10,A6            ; |145| 
    1749 000005a2     4212  ||         MVK     .S1     0x2,A4            ; |145| 
    1750                    
    1751                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1752 000005a4           $C$RL34:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |145| 
    1753 000005a4 01800028!            MVKL    .S1     $C$SL9+0,A3
    1754 000005a8 01800068!            MVKH    .S1     $C$SL9+0,A3
    1755                    $C$DW$154       .dwtag  DW_TAG_TI_branch
    1756                            .dwattr $C$DW$154, DW_AT_low_pc(0x00)
    1757                            .dwattr $C$DW$154, DW_AT_name("printf")
    1758                            .dwattr $C$DW$154, DW_AT_TI_call
    1759                    
    1760 000005ac 10000013!            CALLP   .S2     printf,B3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   33

    1761 000005b0 01bc22f4  ||         STW     .D2T1   A3,*+SP(4)        ; |161| 
    1762                    
    1763                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\../common/VLIB_memory.
    1764                    ;----------------------------------------------------------------------
    1765                    ; 163 | #endif /* __ONESHOTTEST */                                             
    1766                    ;----------------------------------------------------------------------
    1767                    $C$RL35:   ; CALL OCCURS {printf} {0}        ; |161| 
    1768                    $C$DW$155       .dwtag  DW_TAG_TI_branch
    1769                            .dwattr $C$DW$155, DW_AT_low_pc(0x00)
    1770                            .dwattr $C$DW$155, DW_AT_name("VLIB_stack_memory")
    1771                            .dwattr $C$DW$155, DW_AT_TI_call
    1772 000005b4 10000012!            CALLP   .S2     VLIB_stack_memory,B3
    1773                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\../common/VLIB_memory.
    1774 000005b8           $C$RL36:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |168| 
    1775                    ;** --------------------------------------------------------------------------*
    1776                    ;          EXCLUSIVE CPU CYCLES: 13
    1777                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl
    1778 000005b8 01bdd2e6             LDW     .D2T2   *++SP(56),B3      ; |151| 
    1779                            .dwcfi  cfa_offset, 48
    1780                            .dwcfi  restore_reg, 19
    1781 000005c0 063c33e4             LDDW    .D2T1   *++SP,A13:A12
    1782                            .dwcfi  cfa_offset, 40
    1783                            .dwcfi  restore_reg, 13
    1784                            .dwcfi  restore_reg, 12
    1785 000005c4 073c33e4             LDDW    .D2T1   *++SP,A15:A14
    1786                            .dwcfi  cfa_offset, 32
    1787                            .dwcfi  restore_reg, 15
    1788                            .dwcfi  restore_reg, 14
    1789 000005c8 053c33e6             LDDW    .D2T2   *++SP,B11:B10
    1790                            .dwcfi  cfa_offset, 24
    1791                            .dwcfi  restore_reg, 27
    1792                            .dwcfi  restore_reg, 26
    1793 000005cc 063c33e6             LDDW    .D2T2   *++SP,B13:B12
    1794                            .dwcfi  cfa_offset, 16
    1795                            .dwcfi  restore_reg, 29
    1796                            .dwcfi  restore_reg, 28
    1797 000005d0 053c52e4             LDW     .D2T1   *++SP(8),A10
    1798                            .dwcfi  cfa_offset, 8
    1799                            .dwcfi  restore_reg, 10
    1800 000005d4 05bc52e4             LDW     .D2T1   *++SP(8),A11      ; |151| 
    1801                            .dwcfi  cfa_offset, 0
    1802                            .dwcfi  restore_reg, 11
    1803                            .dwcfi  cfa_offset, 0
    1804                    $C$DW$156       .dwtag  DW_TAG_TI_branch
    1805                            .dwattr $C$DW$156, DW_AT_low_pc(0x00)
    1806                            .dwattr $C$DW$156, DW_AT_TI_return
    1807 000005d8 008ca362             RETNOP  .S2     B3,5
    1808                               ; BRANCH OCCURS {B3}  
    1809                    
    1810                    $C$DW$157       .dwtag  DW_TAG_TI_loop
    1811                            .dwattr $C$DW$157, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    1812                            .dwattr $C$DW$157, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YU
    1813                            .dwattr $C$DW$157, DW_AT_TI_begin_line(0x33)
    1814                            .dwattr $C$DW$157, DW_AT_TI_end_line(0x88)
    1815                    $C$DW$158       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   34

    1816                            .dwattr $C$DW$158, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$5$B)
    1817                            .dwattr $C$DW$158, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$5$E)
    1818                    $C$DW$159       .dwtag  DW_TAG_TI_loop_range
    1819                            .dwattr $C$DW$159, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$25$B)
    1820                            .dwattr $C$DW$159, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$25$E)
    1821                    $C$DW$160       .dwtag  DW_TAG_TI_loop_range
    1822                            .dwattr $C$DW$160, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$16$B)
    1823                            .dwattr $C$DW$160, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$16$E)
    1824                    $C$DW$161       .dwtag  DW_TAG_TI_loop_range
    1825                            .dwattr $C$DW$161, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$17$B)
    1826                            .dwattr $C$DW$161, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$17$E)
    1827                    $C$DW$162       .dwtag  DW_TAG_TI_loop_range
    1828                            .dwattr $C$DW$162, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$18$B)
    1829                            .dwattr $C$DW$162, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$18$E)
    1830                    $C$DW$163       .dwtag  DW_TAG_TI_loop_range
    1831                            .dwattr $C$DW$163, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$19$B)
    1832                            .dwattr $C$DW$163, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$19$E)
    1833                    $C$DW$164       .dwtag  DW_TAG_TI_loop_range
    1834                            .dwattr $C$DW$164, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$20$B)
    1835                            .dwattr $C$DW$164, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$20$E)
    1836                    $C$DW$165       .dwtag  DW_TAG_TI_loop_range
    1837                            .dwattr $C$DW$165, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$6$B)
    1838                            .dwattr $C$DW$165, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$6$E)
    1839                    $C$DW$166       .dwtag  DW_TAG_TI_loop_range
    1840                            .dwattr $C$DW$166, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$7$B)
    1841                            .dwattr $C$DW$166, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$7$E)
    1842                    $C$DW$167       .dwtag  DW_TAG_TI_loop_range
    1843                            .dwattr $C$DW$167, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$8$B)
    1844                            .dwattr $C$DW$167, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$8$E)
    1845                    $C$DW$168       .dwtag  DW_TAG_TI_loop_range
    1846                            .dwattr $C$DW$168, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$9$B)
    1847                            .dwattr $C$DW$168, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$9$E)
    1848                    $C$DW$169       .dwtag  DW_TAG_TI_loop_range
    1849                            .dwattr $C$DW$169, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$10$B)
    1850                            .dwattr $C$DW$169, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$10$E)
    1851                    $C$DW$170       .dwtag  DW_TAG_TI_loop_range
    1852                            .dwattr $C$DW$170, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$11$B)
    1853                            .dwattr $C$DW$170, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$11$E)
    1854                    $C$DW$171       .dwtag  DW_TAG_TI_loop_range
    1855                            .dwattr $C$DW$171, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$12$B)
    1856                            .dwattr $C$DW$171, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$12$E)
    1857                    $C$DW$172       .dwtag  DW_TAG_TI_loop_range
    1858                            .dwattr $C$DW$172, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$13$B)
    1859                            .dwattr $C$DW$172, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$13$E)
    1860                    $C$DW$173       .dwtag  DW_TAG_TI_loop_range
    1861                            .dwattr $C$DW$173, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$14$B)
    1862                            .dwattr $C$DW$173, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$14$E)
    1863                    $C$DW$174       .dwtag  DW_TAG_TI_loop_range
    1864                            .dwattr $C$DW$174, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$15$B)
    1865                            .dwattr $C$DW$174, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$15$E)
    1866                    $C$DW$175       .dwtag  DW_TAG_TI_loop_range
    1867                            .dwattr $C$DW$175, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$21$B)
    1868                            .dwattr $C$DW$175, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$21$E)
    1869                    $C$DW$176       .dwtag  DW_TAG_TI_loop_range
    1870                            .dwattr $C$DW$176, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$22$B)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   35

    1871                            .dwattr $C$DW$176, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$22$E)
    1872                    $C$DW$177       .dwtag  DW_TAG_TI_loop_range
    1873                            .dwattr $C$DW$177, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$23$B)
    1874                            .dwattr $C$DW$177, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$23$E)
    1875                    $C$DW$178       .dwtag  DW_TAG_TI_loop_range
    1876                            .dwattr $C$DW$178, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$24$B)
    1877                            .dwattr $C$DW$178, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$24$E)
    1878                    $C$DW$179       .dwtag  DW_TAG_TI_loop_range
    1879                            .dwattr $C$DW$179, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$26$B)
    1880                            .dwattr $C$DW$179, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$26$E)
    1881                    $C$DW$180       .dwtag  DW_TAG_TI_loop_range
    1882                            .dwattr $C$DW$180, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$27$B)
    1883                            .dwattr $C$DW$180, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$27$E)
    1884                    $C$DW$181       .dwtag  DW_TAG_TI_loop_range
    1885                            .dwattr $C$DW$181, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$28$B)
    1886                            .dwattr $C$DW$181, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$28$E)
    1887                    $C$DW$182       .dwtag  DW_TAG_TI_loop_range
    1888                            .dwattr $C$DW$182, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$29$B)
    1889                            .dwattr $C$DW$182, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYsemipl_to_YUVpl_d$29$E)
    1890                            .dwendtag $C$DW$157
    1891                    
    1892                            .dwattr $C$DW$87, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl
    1893                            .dwattr $C$DW$87, DW_AT_TI_end_line(0x97)
    1894                            .dwattr $C$DW$87, DW_AT_TI_end_column(0x01)
    1895                            .dwendentry
    1896                            .dwendtag $C$DW$87
    1897                    
    1898                    ;; Inlined function references:
    1899                    ;; [ 15] VLIB_profile_start
    1900                    ;; [ 16] VLIB_profile_stop
    1901                    ;; [ 19] VLIB_kernel_memory
    1902                    ;******************************************************************************
    1903                    ;* STRINGS                                                                    *
    1904                    ;******************************************************************************
    1905 00000000                   .sect   ".const:.string"
    1906 00000000 00000056  $C$SL1: .string "VLIB_convertUYVYsemipl_to_YUVpl",0
         00000001 0000004C 
         00000002 00000049 
         00000003 00000042 
         00000004 0000005F 
         00000005 00000063 
         00000006 0000006F 
         00000007 0000006E 
         00000008 00000076 
         00000009 00000065 
         0000000a 00000072 
         0000000b 00000074 
         0000000c 00000055 
         0000000d 00000059 
         0000000e 00000056 
         0000000f 00000059 
         00000010 00000073 
         00000011 00000065 
         00000012 0000006D 
         00000013 00000069 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   36

         00000014 00000070 
         00000015 0000006C 
         00000016 0000005F 
         00000017 00000074 
         00000018 0000006F 
         00000019 0000005F 
         0000001a 00000059 
         0000001b 00000055 
         0000001c 00000056 
         0000001d 00000070 
         0000001e 0000006C 
         0000001f 00000000 
    1907 00000020 00000025  $C$SL2: .string "%s generated input | Opt results compared to NatC results |"
         00000021 00000073 
         00000022 00000020 
         00000023 00000067 
         00000024 00000065 
         00000025 0000006E 
         00000026 00000065 
         00000027 00000072 
         00000028 00000061 
         00000029 00000074 
         0000002a 00000065 
         0000002b 00000064 
         0000002c 00000020 
         0000002d 00000069 
         0000002e 0000006E 
         0000002f 00000070 
         00000030 00000075 
         00000031 00000074 
         00000032 00000020 
         00000033 0000007C 
         00000034 00000020 
         00000035 0000004F 
         00000036 00000070 
         00000037 00000074 
         00000038 00000020 
         00000039 00000072 
         0000003a 00000065 
         0000003b 00000073 
         0000003c 00000075 
         0000003d 0000006C 
         0000003e 00000074 
         0000003f 00000073 
         00000040 00000020 
         00000041 00000063 
         00000042 0000006F 
         00000043 0000006D 
         00000044 00000070 
         00000045 00000061 
         00000046 00000072 
         00000047 00000065 
         00000048 00000064 
         00000049 00000020 
         0000004a 00000074 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   37

         0000004b 0000006F 
         0000004c 00000020 
         0000004d 0000004E 
         0000004e 00000061 
         0000004f 00000074 
         00000050 00000043 
         00000051 00000020 
         00000052 00000072 
         00000053 00000065 
         00000054 00000073 
         00000055 00000075 
         00000056 0000006C 
         00000057 00000074 
         00000058 00000073 
         00000059 00000020 
         0000005a 0000007C 
    1908 0000005b 00000020          .string " width=%d, pitch=%d, height=%d, num_pts=%d",0
         0000005c 00000077 
         0000005d 00000069 
         0000005e 00000064 
         0000005f 00000074 
         00000060 00000068 
         00000061 0000003D 
         00000062 00000025 
         00000063 00000064 
         00000064 0000002C 
         00000065 00000020 
         00000066 00000070 
         00000067 00000069 
         00000068 00000074 
         00000069 00000063 
         0000006a 00000068 
         0000006b 0000003D 
         0000006c 00000025 
         0000006d 00000064 
         0000006e 0000002C 
         0000006f 00000020 
         00000070 00000068 
         00000071 00000065 
         00000072 00000069 
         00000073 00000067 
         00000074 00000068 
         00000075 00000074 
         00000076 0000003D 
         00000077 00000025 
         00000078 00000064 
         00000079 0000002C 
         0000007a 00000020 
         0000007b 0000006E 
         0000007c 00000075 
         0000007d 0000006D 
         0000007e 0000005F 
         0000007f 00000070 
         00000080 00000074 
         00000081 00000073 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   38

         00000082 0000003D 
         00000083 00000025 
         00000084 00000064 
         00000085 00000000 
    1909 00000086 00000077  $C$SL3: .string "width=%d, pitch=%d, height=%d, num_pts=%d",0
         00000087 00000069 
         00000088 00000064 
         00000089 00000074 
         0000008a 00000068 
         0000008b 0000003D 
         0000008c 00000025 
         0000008d 00000064 
         0000008e 0000002C 
         0000008f 00000020 
         00000090 00000070 
         00000091 00000069 
         00000092 00000074 
         00000093 00000063 
         00000094 00000068 
         00000095 0000003D 
         00000096 00000025 
         00000097 00000064 
         00000098 0000002C 
         00000099 00000020 
         0000009a 00000068 
         0000009b 00000065 
         0000009c 00000069 
         0000009d 00000067 
         0000009e 00000068 
         0000009f 00000074 
         000000a0 0000003D 
         000000a1 00000025 
         000000a2 00000064 
         000000a3 0000002C 
         000000a4 00000020 
         000000a5 0000006E 
         000000a6 00000075 
         000000a7 0000006D 
         000000a8 0000005F 
         000000a9 00000070 
         000000aa 00000074 
         000000ab 00000073 
         000000ac 0000003D 
         000000ad 00000025 
         000000ae 00000064 
         000000af 00000000 
    1910 000000b0 00000070  $C$SL4: .string "pitch == width",0
         000000b1 00000069 
         000000b2 00000074 
         000000b3 00000063 
         000000b4 00000068 
         000000b5 00000020 
         000000b6 0000003D 
         000000b7 0000003D 
         000000b8 00000020 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   39

         000000b9 00000077 
         000000ba 00000069 
         000000bb 00000064 
         000000bc 00000074 
         000000bd 00000068 
         000000be 00000000 
    1911 000000bf 00000077  $C$SL5: .string "width * height",0
         000000c0 00000069 
         000000c1 00000064 
         000000c2 00000074 
         000000c3 00000068 
         000000c4 00000020 
         000000c5 0000002A 
         000000c6 00000020 
         000000c7 00000068 
         000000c8 00000065 
         000000c9 00000069 
         000000ca 00000067 
         000000cb 00000068 
         000000cc 00000074 
         000000cd 00000000 
    1912 000000ce 0000004E  $C$SL6: .string "N = width * height",0
         000000cf 00000020 
         000000d0 0000003D 
         000000d1 00000020 
         000000d2 00000077 
         000000d3 00000069 
         000000d4 00000064 
         000000d5 00000074 
         000000d6 00000068 
         000000d7 00000020 
         000000d8 0000002A 
         000000d9 00000020 
         000000da 00000068 
         000000db 00000065 
         000000dc 00000069 
         000000dd 00000067 
         000000de 00000068 
         000000df 00000074 
         000000e0 00000000 
    1913 000000e1 00000070  $C$SL7: .string "pitch > width",0
         000000e2 00000069 
         000000e3 00000074 
         000000e4 00000063 
         000000e5 00000068 
         000000e6 00000020 
         000000e7 0000003E 
         000000e8 00000020 
         000000e9 00000077 
         000000ea 00000069 
         000000eb 00000064 
         000000ec 00000074 
         000000ed 00000068 
         000000ee 00000000 
    1914 000000ef 0000004E  $C$SL8: .string "N = width * height; M = height",0
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   40

         000000f0 00000020 
         000000f1 0000003D 
         000000f2 00000020 
         000000f3 00000077 
         000000f4 00000069 
         000000f5 00000064 
         000000f6 00000074 
         000000f7 00000068 
         000000f8 00000020 
         000000f9 0000002A 
         000000fa 00000020 
         000000fb 00000068 
         000000fc 00000065 
         000000fd 00000069 
         000000fe 00000067 
         000000ff 00000068 
         00000100 00000074 
         00000101 0000003B 
         00000102 00000020 
         00000103 0000004D 
         00000104 00000020 
         00000105 0000003D 
         00000106 00000020 
         00000107 00000068 
         00000108 00000065 
         00000109 00000069 
         0000010a 00000067 
         0000010b 00000068 
         0000010c 00000074 
         0000010d 00000000 
    1915 0000010e 0000002D  $C$SL9: .string "-----------------------------------------------------------"
         0000010f 0000002D 
         00000110 0000002D 
         00000111 0000002D 
         00000112 0000002D 
         00000113 0000002D 
         00000114 0000002D 
         00000115 0000002D 
         00000116 0000002D 
         00000117 0000002D 
         00000118 0000002D 
         00000119 0000002D 
         0000011a 0000002D 
         0000011b 0000002D 
         0000011c 0000002D 
         0000011d 0000002D 
         0000011e 0000002D 
         0000011f 0000002D 
         00000120 0000002D 
         00000121 0000002D 
         00000122 0000002D 
         00000123 0000002D 
         00000124 0000002D 
         00000125 0000002D 
         00000126 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   41

         00000127 0000002D 
         00000128 0000002D 
         00000129 0000002D 
         0000012a 0000002D 
         0000012b 0000002D 
         0000012c 0000002D 
         0000012d 0000002D 
         0000012e 0000002D 
         0000012f 0000002D 
         00000130 0000002D 
         00000131 0000002D 
         00000132 0000002D 
         00000133 0000002D 
         00000134 0000002D 
         00000135 0000002D 
         00000136 0000002D 
         00000137 0000002D 
         00000138 0000002D 
         00000139 0000002D 
         0000013a 0000002D 
         0000013b 0000002D 
         0000013c 0000002D 
         0000013d 0000002D 
         0000013e 0000002D 
         0000013f 0000002D 
         00000140 0000002D 
         00000141 0000002D 
         00000142 0000002D 
         00000143 0000002D 
         00000144 0000002D 
         00000145 0000002D 
         00000146 0000002D 
         00000147 0000002D 
         00000148 0000002D 
    1916 00000149 0000002D          .string "-----------------------------------------------------------"
         0000014a 0000002D 
         0000014b 0000002D 
         0000014c 0000002D 
         0000014d 0000002D 
         0000014e 0000002D 
         0000014f 0000002D 
         00000150 0000002D 
         00000151 0000002D 
         00000152 0000002D 
         00000153 0000002D 
         00000154 0000002D 
         00000155 0000002D 
         00000156 0000002D 
         00000157 0000002D 
         00000158 0000002D 
         00000159 0000002D 
         0000015a 0000002D 
         0000015b 0000002D 
         0000015c 0000002D 
         0000015d 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   42

         0000015e 0000002D 
         0000015f 0000002D 
         00000160 0000002D 
         00000161 0000002D 
         00000162 0000002D 
         00000163 0000002D 
         00000164 0000002D 
         00000165 0000002D 
         00000166 0000002D 
         00000167 0000002D 
         00000168 0000002D 
         00000169 0000002D 
         0000016a 0000002D 
         0000016b 0000002D 
         0000016c 0000002D 
         0000016d 0000002D 
         0000016e 0000002D 
         0000016f 0000002D 
         00000170 0000002D 
         00000171 0000002D 
         00000172 0000002D 
         00000173 0000002D 
         00000174 0000002D 
         00000175 0000002D 
         00000176 0000002D 
         00000177 0000002D 
         00000178 0000002D 
         00000179 0000002D 
         0000017a 0000002D 
         0000017b 0000002D 
         0000017c 0000002D 
         0000017d 0000002D 
         0000017e 0000002D 
         0000017f 0000002D 
         00000180 0000002D 
         00000181 0000002D 
         00000182 0000002D 
         00000183 0000002D 
    1917 00000184 0000002D          .string "-----------------------",10,0
         00000185 0000002D 
         00000186 0000002D 
         00000187 0000002D 
         00000188 0000002D 
         00000189 0000002D 
         0000018a 0000002D 
         0000018b 0000002D 
         0000018c 0000002D 
         0000018d 0000002D 
         0000018e 0000002D 
         0000018f 0000002D 
         00000190 0000002D 
         00000191 0000002D 
         00000192 0000002D 
         00000193 0000002D 
         00000194 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   43

         00000195 0000002D 
         00000196 0000002D 
         00000197 0000002D 
         00000198 0000002D 
         00000199 0000002D 
         0000019a 0000002D 
         0000019b 0000000A 
         0000019c 00000000 
    1918                    ;*****************************************************************************
    1919                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    1920                    ;*****************************************************************************
    1921                            .global printf
    1922                            .global sprintf
    1923                            .global malloc
    1924                            .global free
    1925                            .global VLIB_cache_inval
    1926                            .global VLIB_profile_init
    1927                            .global VLIB_profile_setMode
    1928                            .global VLIB_formula_add_test
    1929                            .global VLIB_skip_test
    1930                            .global VLIB_profile_cycle_report
    1931                            .global initStack
    1932                            .global setStackDepth
    1933                            .global getSP
    1934                            .global VLIB_stack_memory
    1935                            .global VLIB_compare_mem
    1936                            .global VLIB_fillBuffer
    1937                            .global VLIB_memalign
    1938                            .global VLIB_align_free
    1939                            .global VLIB_convertUYVYsemipl_to_YUVpl
    1940                            .global VLIB_convertUYVYsemipl_to_YUVpl_cn
    1941                            .global UYVYsemipl_to_YUVpl_getTestParams
    1942                            .global test_cases
    1943                            .global act_kernel
    1944                            .global desc
    1945                            .global testPatternString
    1946                            .global est_test
    1947                            .global beg_count
    1948                            .global end_count
    1949                            .global overhead
    1950                            .global cycles
    1951                    
    1952                    ;******************************************************************************
    1953                    ;* BUILD ATTRIBUTES                                                           *
    1954                    ;******************************************************************************
    1955                            .battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
    1956                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    1957                            .battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
    1958                            .battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
    1959                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
    1960                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
    1961                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
    1962                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
    1963                            .battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
    1964                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   44

    1965                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
    1966                            .battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
    1967                    
    1968                    ;******************************************************************************
    1969                    ;* TYPE INFORMATION                                                           *
    1970                    ;******************************************************************************
    1971                    
    1972                    $C$DW$T$36      .dwtag  DW_TAG_enumeration_type
    1973                            .dwattr $C$DW$T$36, DW_AT_byte_size(0x04)
    1974                    $C$DW$183       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
    1975                            .dwattr $C$DW$183, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    1976                            .dwattr $C$DW$183, DW_AT_decl_line(0x7a)
    1977                            .dwattr $C$DW$183, DW_AT_decl_column(0x05)
    1978                    $C$DW$184       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x0
    1979                            .dwattr $C$DW$184, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    1980                            .dwattr $C$DW$184, DW_AT_decl_line(0x7b)
    1981                            .dwattr $C$DW$184, DW_AT_decl_column(0x05)
    1982                    $C$DW$185       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x
    1983                            .dwattr $C$DW$185, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    1984                            .dwattr $C$DW$185, DW_AT_decl_line(0x7c)
    1985                            .dwattr $C$DW$185, DW_AT_decl_column(0x05)
    1986                    $C$DW$186       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_va
    1987                            .dwattr $C$DW$186, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    1988                            .dwattr $C$DW$186, DW_AT_decl_line(0x7d)
    1989                            .dwattr $C$DW$186, DW_AT_decl_column(0x05)
    1990                    $C$DW$187       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_cons
    1991                            .dwattr $C$DW$187, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    1992                            .dwattr $C$DW$187, DW_AT_decl_line(0x7e)
    1993                            .dwattr $C$DW$187, DW_AT_decl_column(0x05)
    1994                    $C$DW$188       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_con
    1995                            .dwattr $C$DW$188, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    1996                            .dwattr $C$DW$188, DW_AT_decl_line(0x7f)
    1997                            .dwattr $C$DW$188, DW_AT_decl_column(0x05)
    1998                    $C$DW$189       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_val
    1999                            .dwattr $C$DW$189, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2000                            .dwattr $C$DW$189, DW_AT_decl_line(0x80)
    2001                            .dwattr $C$DW$189, DW_AT_decl_column(0x05)
    2002                    $C$DW$190       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
    2003                            .dwattr $C$DW$190, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2004                            .dwattr $C$DW$190, DW_AT_decl_line(0x81)
    2005                            .dwattr $C$DW$190, DW_AT_decl_column(0x05)
    2006                    $C$DW$191       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value
    2007                            .dwattr $C$DW$191, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2008                            .dwattr $C$DW$191, DW_AT_decl_line(0x82)
    2009                            .dwattr $C$DW$191, DW_AT_decl_column(0x05)
    2010                    $C$DW$192       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value
    2011                            .dwattr $C$DW$192, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2012                            .dwattr $C$DW$192, DW_AT_decl_line(0x83)
    2013                            .dwattr $C$DW$192, DW_AT_decl_column(0x05)
    2014                    $C$DW$193       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_valu
    2015                            .dwattr $C$DW$193, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2016                            .dwattr $C$DW$193, DW_AT_decl_line(0x84)
    2017                            .dwattr $C$DW$193, DW_AT_decl_column(0x05)
    2018                    $C$DW$194       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_valu
    2019                            .dwattr $C$DW$194, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   45

    2020                            .dwattr $C$DW$194, DW_AT_decl_line(0x85)
    2021                            .dwattr $C$DW$194, DW_AT_decl_column(0x05)
    2022                    $C$DW$195       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_val
    2023                            .dwattr $C$DW$195, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2024                            .dwattr $C$DW$195, DW_AT_decl_line(0x86)
    2025                            .dwattr $C$DW$195, DW_AT_decl_column(0x05)
    2026                    $C$DW$196       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x
    2027                            .dwattr $C$DW$196, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2028                            .dwattr $C$DW$196, DW_AT_decl_line(0x87)
    2029                            .dwattr $C$DW$196, DW_AT_decl_column(0x05)
    2030                    $C$DW$197       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0
    2031                            .dwattr $C$DW$197, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2032                            .dwattr $C$DW$197, DW_AT_decl_line(0x88)
    2033                            .dwattr $C$DW$197, DW_AT_decl_column(0x05)
    2034                    $C$DW$198       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
    2035                            .dwattr $C$DW$198, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2036                            .dwattr $C$DW$198, DW_AT_decl_line(0x89)
    2037                            .dwattr $C$DW$198, DW_AT_decl_column(0x05)
    2038                            .dwendtag $C$DW$T$36
    2039                    
    2040                            .dwattr $C$DW$T$36, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2041                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x79)
    2042                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x0e)
    2043                    $C$DW$T$37      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
    2044                            .dwattr $C$DW$T$37, DW_AT_type(*$C$DW$T$36)
    2045                            .dwattr $C$DW$T$37, DW_AT_language(DW_LANG_C)
    2046                            .dwattr $C$DW$T$37, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2047                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x8a)
    2048                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x03)
    2049                    
    2050                    $C$DW$T$38      .dwtag  DW_TAG_enumeration_type
    2051                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x04)
    2052                    $C$DW$199       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
    2053                            .dwattr $C$DW$199, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2054                            .dwattr $C$DW$199, DW_AT_decl_line(0x6a)
    2055                            .dwattr $C$DW$199, DW_AT_decl_column(0x05)
    2056                    $C$DW$200       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
    2057                            .dwattr $C$DW$200, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2058                            .dwattr $C$DW$200, DW_AT_decl_line(0x6b)
    2059                            .dwattr $C$DW$200, DW_AT_decl_column(0x05)
    2060                    $C$DW$201       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
    2061                            .dwattr $C$DW$201, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2062                            .dwattr $C$DW$201, DW_AT_decl_line(0x6c)
    2063                            .dwattr $C$DW$201, DW_AT_decl_column(0x05)
    2064                            .dwendtag $C$DW$T$38
    2065                    
    2066                            .dwattr $C$DW$T$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2067                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x69)
    2068                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x06)
    2069                    
    2070                    $C$DW$T$39      .dwtag  DW_TAG_enumeration_type
    2071                            .dwattr $C$DW$T$39, DW_AT_byte_size(0x04)
    2072                    $C$DW$202       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
    2073                            .dwattr $C$DW$202, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2074                            .dwattr $C$DW$202, DW_AT_decl_line(0x72)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   46

    2075                            .dwattr $C$DW$202, DW_AT_decl_column(0x05)
    2076                    $C$DW$203       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
    2077                            .dwattr $C$DW$203, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2078                            .dwattr $C$DW$203, DW_AT_decl_line(0x73)
    2079                            .dwattr $C$DW$203, DW_AT_decl_column(0x05)
    2080                            .dwendtag $C$DW$T$39
    2081                    
    2082                            .dwattr $C$DW$T$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2083                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x71)
    2084                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x06)
    2085                    
    2086                    $C$DW$T$23      .dwtag  DW_TAG_structure_type
    2087                            .dwattr $C$DW$T$23, DW_AT_byte_size(0x1c)
    2088                    $C$DW$204       .dwtag  DW_TAG_member
    2089                            .dwattr $C$DW$204, DW_AT_type(*$C$DW$T$19)
    2090                            .dwattr $C$DW$204, DW_AT_name("testPattern")
    2091                            .dwattr $C$DW$204, DW_AT_TI_symbol_name("testPattern")
    2092                            .dwattr $C$DW$204, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2093                            .dwattr $C$DW$204, DW_AT_accessibility(DW_ACCESS_public)
    2094                            .dwattr $C$DW$204, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2095                            .dwattr $C$DW$204, DW_AT_decl_line(0x24)
    2096                            .dwattr $C$DW$204, DW_AT_decl_column(0x0e)
    2097                    $C$DW$205       .dwtag  DW_TAG_member
    2098                            .dwattr $C$DW$205, DW_AT_type(*$C$DW$T$20)
    2099                            .dwattr $C$DW$205, DW_AT_name("staticIn")
    2100                            .dwattr $C$DW$205, DW_AT_TI_symbol_name("staticIn")
    2101                            .dwattr $C$DW$205, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2102                            .dwattr $C$DW$205, DW_AT_accessibility(DW_ACCESS_public)
    2103                            .dwattr $C$DW$205, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2104                            .dwattr $C$DW$205, DW_AT_decl_line(0x25)
    2105                            .dwattr $C$DW$205, DW_AT_decl_column(0x0e)
    2106                    $C$DW$206       .dwtag  DW_TAG_member
    2107                            .dwattr $C$DW$206, DW_AT_type(*$C$DW$T$20)
    2108                            .dwattr $C$DW$206, DW_AT_name("staticOutCr")
    2109                            .dwattr $C$DW$206, DW_AT_TI_symbol_name("staticOutCr")
    2110                            .dwattr $C$DW$206, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2111                            .dwattr $C$DW$206, DW_AT_accessibility(DW_ACCESS_public)
    2112                            .dwattr $C$DW$206, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2113                            .dwattr $C$DW$206, DW_AT_decl_line(0x26)
    2114                            .dwattr $C$DW$206, DW_AT_decl_column(0x0e)
    2115                    $C$DW$207       .dwtag  DW_TAG_member
    2116                            .dwattr $C$DW$207, DW_AT_type(*$C$DW$T$20)
    2117                            .dwattr $C$DW$207, DW_AT_name("staticOutCb")
    2118                            .dwattr $C$DW$207, DW_AT_TI_symbol_name("staticOutCb")
    2119                            .dwattr $C$DW$207, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2120                            .dwattr $C$DW$207, DW_AT_accessibility(DW_ACCESS_public)
    2121                            .dwattr $C$DW$207, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2122                            .dwattr $C$DW$207, DW_AT_decl_line(0x27)
    2123                            .dwattr $C$DW$207, DW_AT_decl_column(0x0e)
    2124                    $C$DW$208       .dwtag  DW_TAG_member
    2125                            .dwattr $C$DW$208, DW_AT_type(*$C$DW$T$21)
    2126                            .dwattr $C$DW$208, DW_AT_name("width")
    2127                            .dwattr $C$DW$208, DW_AT_TI_symbol_name("width")
    2128                            .dwattr $C$DW$208, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2129                            .dwattr $C$DW$208, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   47

    2130                            .dwattr $C$DW$208, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2131                            .dwattr $C$DW$208, DW_AT_decl_line(0x28)
    2132                            .dwattr $C$DW$208, DW_AT_decl_column(0x0e)
    2133                    $C$DW$209       .dwtag  DW_TAG_member
    2134                            .dwattr $C$DW$209, DW_AT_type(*$C$DW$T$22)
    2135                            .dwattr $C$DW$209, DW_AT_name("pitch")
    2136                            .dwattr $C$DW$209, DW_AT_TI_symbol_name("pitch")
    2137                            .dwattr $C$DW$209, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2138                            .dwattr $C$DW$209, DW_AT_accessibility(DW_ACCESS_public)
    2139                            .dwattr $C$DW$209, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2140                            .dwattr $C$DW$209, DW_AT_decl_line(0x29)
    2141                            .dwattr $C$DW$209, DW_AT_decl_column(0x0e)
    2142                    $C$DW$210       .dwtag  DW_TAG_member
    2143                            .dwattr $C$DW$210, DW_AT_type(*$C$DW$T$21)
    2144                            .dwattr $C$DW$210, DW_AT_name("height")
    2145                            .dwattr $C$DW$210, DW_AT_TI_symbol_name("height")
    2146                            .dwattr $C$DW$210, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    2147                            .dwattr $C$DW$210, DW_AT_accessibility(DW_ACCESS_public)
    2148                            .dwattr $C$DW$210, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2149                            .dwattr $C$DW$210, DW_AT_decl_line(0x2a)
    2150                            .dwattr $C$DW$210, DW_AT_decl_column(0x0e)
    2151                            .dwendtag $C$DW$T$23
    2152                    
    2153                            .dwattr $C$DW$T$23, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2154                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x23)
    2155                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x10)
    2156                    $C$DW$T$40      .dwtag  DW_TAG_typedef, DW_AT_name("UYVYsemipl_to_YUVpl_testParams_t")
    2157                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$23)
    2158                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    2159                            .dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2160                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x2b)
    2161                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x03)
    2162                    $C$DW$T$41      .dwtag  DW_TAG_pointer_type
    2163                            .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$40)
    2164                            .dwattr $C$DW$T$41, DW_AT_address_class(0x20)
    2165                    $C$DW$T$42      .dwtag  DW_TAG_pointer_type
    2166                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$41)
    2167                            .dwattr $C$DW$T$42, DW_AT_address_class(0x20)
    2168                    $C$DW$T$43      .dwtag  DW_TAG_pointer_type
    2169                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$23)
    2170                            .dwattr $C$DW$T$43, DW_AT_address_class(0x20)
    2171                    
    2172                    $C$DW$T$25      .dwtag  DW_TAG_structure_type
    2173                            .dwattr $C$DW$T$25, DW_AT_byte_size(0x18)
    2174                    $C$DW$211       .dwtag  DW_TAG_member
    2175                            .dwattr $C$DW$211, DW_AT_type(*$C$DW$T$10)
    2176                            .dwattr $C$DW$211, DW_AT_name("fd")
    2177                            .dwattr $C$DW$211, DW_AT_TI_symbol_name("fd")
    2178                            .dwattr $C$DW$211, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2179                            .dwattr $C$DW$211, DW_AT_accessibility(DW_ACCESS_public)
    2180                            .dwattr $C$DW$211, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2181                            .dwattr $C$DW$211, DW_AT_decl_line(0x49)
    2182                            .dwattr $C$DW$211, DW_AT_decl_column(0x0b)
    2183                    $C$DW$212       .dwtag  DW_TAG_member
    2184                            .dwattr $C$DW$212, DW_AT_type(*$C$DW$T$24)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   48

    2185                            .dwattr $C$DW$212, DW_AT_name("buf")
    2186                            .dwattr $C$DW$212, DW_AT_TI_symbol_name("buf")
    2187                            .dwattr $C$DW$212, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2188                            .dwattr $C$DW$212, DW_AT_accessibility(DW_ACCESS_public)
    2189                            .dwattr $C$DW$212, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2190                            .dwattr $C$DW$212, DW_AT_decl_line(0x4a)
    2191                            .dwattr $C$DW$212, DW_AT_decl_column(0x16)
    2192                    $C$DW$213       .dwtag  DW_TAG_member
    2193                            .dwattr $C$DW$213, DW_AT_type(*$C$DW$T$24)
    2194                            .dwattr $C$DW$213, DW_AT_name("pos")
    2195                            .dwattr $C$DW$213, DW_AT_TI_symbol_name("pos")
    2196                            .dwattr $C$DW$213, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2197                            .dwattr $C$DW$213, DW_AT_accessibility(DW_ACCESS_public)
    2198                            .dwattr $C$DW$213, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2199                            .dwattr $C$DW$213, DW_AT_decl_line(0x4b)
    2200                            .dwattr $C$DW$213, DW_AT_decl_column(0x16)
    2201                    $C$DW$214       .dwtag  DW_TAG_member
    2202                            .dwattr $C$DW$214, DW_AT_type(*$C$DW$T$24)
    2203                            .dwattr $C$DW$214, DW_AT_name("bufend")
    2204                            .dwattr $C$DW$214, DW_AT_TI_symbol_name("bufend")
    2205                            .dwattr $C$DW$214, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2206                            .dwattr $C$DW$214, DW_AT_accessibility(DW_ACCESS_public)
    2207                            .dwattr $C$DW$214, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2208                            .dwattr $C$DW$214, DW_AT_decl_line(0x4c)
    2209                            .dwattr $C$DW$214, DW_AT_decl_column(0x16)
    2210                    $C$DW$215       .dwtag  DW_TAG_member
    2211                            .dwattr $C$DW$215, DW_AT_type(*$C$DW$T$24)
    2212                            .dwattr $C$DW$215, DW_AT_name("buff_stop")
    2213                            .dwattr $C$DW$215, DW_AT_TI_symbol_name("buff_stop")
    2214                            .dwattr $C$DW$215, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2215                            .dwattr $C$DW$215, DW_AT_accessibility(DW_ACCESS_public)
    2216                            .dwattr $C$DW$215, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2217                            .dwattr $C$DW$215, DW_AT_decl_line(0x4d)
    2218                            .dwattr $C$DW$215, DW_AT_decl_column(0x16)
    2219                    $C$DW$216       .dwtag  DW_TAG_member
    2220                            .dwattr $C$DW$216, DW_AT_type(*$C$DW$T$11)
    2221                            .dwattr $C$DW$216, DW_AT_name("flags")
    2222                            .dwattr $C$DW$216, DW_AT_TI_symbol_name("flags")
    2223                            .dwattr $C$DW$216, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2224                            .dwattr $C$DW$216, DW_AT_accessibility(DW_ACCESS_public)
    2225                            .dwattr $C$DW$216, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2226                            .dwattr $C$DW$216, DW_AT_decl_line(0x4e)
    2227                            .dwattr $C$DW$216, DW_AT_decl_column(0x16)
    2228                            .dwendtag $C$DW$T$25
    2229                    
    2230                            .dwattr $C$DW$T$25, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2231                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x48)
    2232                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x10)
    2233                    $C$DW$T$45      .dwtag  DW_TAG_typedef, DW_AT_name("FILE")
    2234                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$25)
    2235                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    2236                            .dwattr $C$DW$T$45, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2237                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x4f)
    2238                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x03)
    2239                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   49

    2240                    $C$DW$T$26      .dwtag  DW_TAG_structure_type
    2241                            .dwattr $C$DW$T$26, DW_AT_byte_size(0x08)
    2242                    $C$DW$217       .dwtag  DW_TAG_member
    2243                            .dwattr $C$DW$217, DW_AT_type(*$C$DW$T$10)
    2244                            .dwattr $C$DW$217, DW_AT_name("quot")
    2245                            .dwattr $C$DW$217, DW_AT_TI_symbol_name("quot")
    2246                            .dwattr $C$DW$217, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2247                            .dwattr $C$DW$217, DW_AT_accessibility(DW_ACCESS_public)
    2248                            .dwattr $C$DW$217, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2249                            .dwattr $C$DW$217, DW_AT_decl_line(0x3e)
    2250                            .dwattr $C$DW$217, DW_AT_decl_column(0x16)
    2251                    $C$DW$218       .dwtag  DW_TAG_member
    2252                            .dwattr $C$DW$218, DW_AT_type(*$C$DW$T$10)
    2253                            .dwattr $C$DW$218, DW_AT_name("rem")
    2254                            .dwattr $C$DW$218, DW_AT_TI_symbol_name("rem")
    2255                            .dwattr $C$DW$218, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2256                            .dwattr $C$DW$218, DW_AT_accessibility(DW_ACCESS_public)
    2257                            .dwattr $C$DW$218, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2258                            .dwattr $C$DW$218, DW_AT_decl_line(0x3e)
    2259                            .dwattr $C$DW$218, DW_AT_decl_column(0x1c)
    2260                            .dwendtag $C$DW$T$26
    2261                    
    2262                            .dwattr $C$DW$T$26, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2263                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x3e)
    2264                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x10)
    2265                    $C$DW$T$46      .dwtag  DW_TAG_typedef, DW_AT_name("div_t")
    2266                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$26)
    2267                            .dwattr $C$DW$T$46, DW_AT_language(DW_LANG_C)
    2268                            .dwattr $C$DW$T$46, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2269                            .dwattr $C$DW$T$46, DW_AT_decl_line(0x3e)
    2270                            .dwattr $C$DW$T$46, DW_AT_decl_column(0x23)
    2271                    
    2272                    $C$DW$T$27      .dwtag  DW_TAG_structure_type
    2273                            .dwattr $C$DW$T$27, DW_AT_byte_size(0x08)
    2274                    $C$DW$219       .dwtag  DW_TAG_member
    2275                            .dwattr $C$DW$219, DW_AT_type(*$C$DW$T$10)
    2276                            .dwattr $C$DW$219, DW_AT_name("quot")
    2277                            .dwattr $C$DW$219, DW_AT_TI_symbol_name("quot")
    2278                            .dwattr $C$DW$219, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2279                            .dwattr $C$DW$219, DW_AT_accessibility(DW_ACCESS_public)
    2280                            .dwattr $C$DW$219, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2281                            .dwattr $C$DW$219, DW_AT_decl_line(0x40)
    2282                            .dwattr $C$DW$219, DW_AT_decl_column(0x17)
    2283                    $C$DW$220       .dwtag  DW_TAG_member
    2284                            .dwattr $C$DW$220, DW_AT_type(*$C$DW$T$10)
    2285                            .dwattr $C$DW$220, DW_AT_name("rem")
    2286                            .dwattr $C$DW$220, DW_AT_TI_symbol_name("rem")
    2287                            .dwattr $C$DW$220, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2288                            .dwattr $C$DW$220, DW_AT_accessibility(DW_ACCESS_public)
    2289                            .dwattr $C$DW$220, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2290                            .dwattr $C$DW$220, DW_AT_decl_line(0x40)
    2291                            .dwattr $C$DW$220, DW_AT_decl_column(0x1d)
    2292                            .dwendtag $C$DW$T$27
    2293                    
    2294                            .dwattr $C$DW$T$27, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   50

    2295                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x40)
    2296                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x10)
    2297                    $C$DW$T$47      .dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
    2298                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$27)
    2299                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    2300                            .dwattr $C$DW$T$47, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2301                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x40)
    2302                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x24)
    2303                    
    2304                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
    2305                            .dwattr $C$DW$T$28, DW_AT_byte_size(0x10)
    2306                    $C$DW$221       .dwtag  DW_TAG_member
    2307                            .dwattr $C$DW$221, DW_AT_type(*$C$DW$T$14)
    2308                            .dwattr $C$DW$221, DW_AT_name("quot")
    2309                            .dwattr $C$DW$221, DW_AT_TI_symbol_name("quot")
    2310                            .dwattr $C$DW$221, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2311                            .dwattr $C$DW$221, DW_AT_accessibility(DW_ACCESS_public)
    2312                            .dwattr $C$DW$221, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2313                            .dwattr $C$DW$221, DW_AT_decl_line(0x43)
    2314                            .dwattr $C$DW$221, DW_AT_decl_column(0x1c)
    2315                    $C$DW$222       .dwtag  DW_TAG_member
    2316                            .dwattr $C$DW$222, DW_AT_type(*$C$DW$T$14)
    2317                            .dwattr $C$DW$222, DW_AT_name("rem")
    2318                            .dwattr $C$DW$222, DW_AT_TI_symbol_name("rem")
    2319                            .dwattr $C$DW$222, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2320                            .dwattr $C$DW$222, DW_AT_accessibility(DW_ACCESS_public)
    2321                            .dwattr $C$DW$222, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2322                            .dwattr $C$DW$222, DW_AT_decl_line(0x43)
    2323                            .dwattr $C$DW$222, DW_AT_decl_column(0x22)
    2324                            .dwendtag $C$DW$T$28
    2325                    
    2326                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2327                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x43)
    2328                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
    2329                    $C$DW$T$48      .dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
    2330                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$28)
    2331                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    2332                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2333                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x43)
    2334                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x29)
    2335                    
    2336                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
    2337                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x24)
    2338                    $C$DW$223       .dwtag  DW_TAG_member
    2339                            .dwattr $C$DW$223, DW_AT_type(*$C$DW$T$22)
    2340                            .dwattr $C$DW$223, DW_AT_name("area")
    2341                            .dwattr $C$DW$223, DW_AT_TI_symbol_name("area")
    2342                            .dwattr $C$DW$223, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2343                            .dwattr $C$DW$223, DW_AT_accessibility(DW_ACCESS_public)
    2344                            .dwattr $C$DW$223, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2345                            .dwattr $C$DW$223, DW_AT_decl_line(0x69)
    2346                            .dwattr $C$DW$223, DW_AT_decl_column(0x0d)
    2347                    $C$DW$224       .dwtag  DW_TAG_member
    2348                            .dwattr $C$DW$224, DW_AT_type(*$C$DW$T$22)
    2349                            .dwattr $C$DW$224, DW_AT_name("xsum")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   51

    2350                            .dwattr $C$DW$224, DW_AT_TI_symbol_name("xsum")
    2351                            .dwattr $C$DW$224, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2352                            .dwattr $C$DW$224, DW_AT_accessibility(DW_ACCESS_public)
    2353                            .dwattr $C$DW$224, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2354                            .dwattr $C$DW$224, DW_AT_decl_line(0x6a)
    2355                            .dwattr $C$DW$224, DW_AT_decl_column(0x0d)
    2356                    $C$DW$225       .dwtag  DW_TAG_member
    2357                            .dwattr $C$DW$225, DW_AT_type(*$C$DW$T$22)
    2358                            .dwattr $C$DW$225, DW_AT_name("ysum")
    2359                            .dwattr $C$DW$225, DW_AT_TI_symbol_name("ysum")
    2360                            .dwattr $C$DW$225, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2361                            .dwattr $C$DW$225, DW_AT_accessibility(DW_ACCESS_public)
    2362                            .dwattr $C$DW$225, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2363                            .dwattr $C$DW$225, DW_AT_decl_line(0x6b)
    2364                            .dwattr $C$DW$225, DW_AT_decl_column(0x0d)
    2365                    $C$DW$226       .dwtag  DW_TAG_member
    2366                            .dwattr $C$DW$226, DW_AT_type(*$C$DW$T$22)
    2367                            .dwattr $C$DW$226, DW_AT_name("xmin")
    2368                            .dwattr $C$DW$226, DW_AT_TI_symbol_name("xmin")
    2369                            .dwattr $C$DW$226, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2370                            .dwattr $C$DW$226, DW_AT_accessibility(DW_ACCESS_public)
    2371                            .dwattr $C$DW$226, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2372                            .dwattr $C$DW$226, DW_AT_decl_line(0x6d)
    2373                            .dwattr $C$DW$226, DW_AT_decl_column(0x0d)
    2374                    $C$DW$227       .dwtag  DW_TAG_member
    2375                            .dwattr $C$DW$227, DW_AT_type(*$C$DW$T$22)
    2376                            .dwattr $C$DW$227, DW_AT_name("ymin")
    2377                            .dwattr $C$DW$227, DW_AT_TI_symbol_name("ymin")
    2378                            .dwattr $C$DW$227, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2379                            .dwattr $C$DW$227, DW_AT_accessibility(DW_ACCESS_public)
    2380                            .dwattr $C$DW$227, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2381                            .dwattr $C$DW$227, DW_AT_decl_line(0x6e)
    2382                            .dwattr $C$DW$227, DW_AT_decl_column(0x0d)
    2383                    $C$DW$228       .dwtag  DW_TAG_member
    2384                            .dwattr $C$DW$228, DW_AT_type(*$C$DW$T$22)
    2385                            .dwattr $C$DW$228, DW_AT_name("xmax")
    2386                            .dwattr $C$DW$228, DW_AT_TI_symbol_name("xmax")
    2387                            .dwattr $C$DW$228, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2388                            .dwattr $C$DW$228, DW_AT_accessibility(DW_ACCESS_public)
    2389                            .dwattr $C$DW$228, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2390                            .dwattr $C$DW$228, DW_AT_decl_line(0x6f)
    2391                            .dwattr $C$DW$228, DW_AT_decl_column(0x0d)
    2392                    $C$DW$229       .dwtag  DW_TAG_member
    2393                            .dwattr $C$DW$229, DW_AT_type(*$C$DW$T$22)
    2394                            .dwattr $C$DW$229, DW_AT_name("ymax")
    2395                            .dwattr $C$DW$229, DW_AT_TI_symbol_name("ymax")
    2396                            .dwattr $C$DW$229, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    2397                            .dwattr $C$DW$229, DW_AT_accessibility(DW_ACCESS_public)
    2398                            .dwattr $C$DW$229, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2399                            .dwattr $C$DW$229, DW_AT_decl_line(0x70)
    2400                            .dwattr $C$DW$229, DW_AT_decl_column(0x0d)
    2401                    $C$DW$230       .dwtag  DW_TAG_member
    2402                            .dwattr $C$DW$230, DW_AT_type(*$C$DW$T$22)
    2403                            .dwattr $C$DW$230, DW_AT_name("seedx")
    2404                            .dwattr $C$DW$230, DW_AT_TI_symbol_name("seedx")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   52

    2405                            .dwattr $C$DW$230, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    2406                            .dwattr $C$DW$230, DW_AT_accessibility(DW_ACCESS_public)
    2407                            .dwattr $C$DW$230, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2408                            .dwattr $C$DW$230, DW_AT_decl_line(0x72)
    2409                            .dwattr $C$DW$230, DW_AT_decl_column(0x0d)
    2410                    $C$DW$231       .dwtag  DW_TAG_member
    2411                            .dwattr $C$DW$231, DW_AT_type(*$C$DW$T$22)
    2412                            .dwattr $C$DW$231, DW_AT_name("seedy")
    2413                            .dwattr $C$DW$231, DW_AT_TI_symbol_name("seedy")
    2414                            .dwattr $C$DW$231, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    2415                            .dwattr $C$DW$231, DW_AT_accessibility(DW_ACCESS_public)
    2416                            .dwattr $C$DW$231, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl\
    2417                            .dwattr $C$DW$231, DW_AT_decl_line(0x73)
    2418                            .dwattr $C$DW$231, DW_AT_decl_column(0x0d)
    2419                            .dwendtag $C$DW$T$29
    2420                    
    2421                            .dwattr $C$DW$T$29, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2422                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x68)
    2423                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
    2424                    $C$DW$T$49      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
    2425                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$29)
    2426                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    2427                            .dwattr $C$DW$T$49, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2428                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x75)
    2429                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x03)
    2430                    
    2431                    $C$DW$T$32      .dwtag  DW_TAG_structure_type
    2432                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x10)
    2433                    $C$DW$232       .dwtag  DW_TAG_member
    2434                            .dwattr $C$DW$232, DW_AT_type(*$C$DW$T$8)
    2435                            .dwattr $C$DW$232, DW_AT_name("daylight")
    2436                            .dwattr $C$DW$232, DW_AT_TI_symbol_name("daylight")
    2437                            .dwattr $C$DW$232, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2438                            .dwattr $C$DW$232, DW_AT_accessibility(DW_ACCESS_public)
    2439                            .dwattr $C$DW$232, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2440                            .dwattr $C$DW$232, DW_AT_decl_line(0x52)
    2441                            .dwattr $C$DW$232, DW_AT_decl_column(0x0b)
    2442                    $C$DW$233       .dwtag  DW_TAG_member
    2443                            .dwattr $C$DW$233, DW_AT_type(*$C$DW$T$10)
    2444                            .dwattr $C$DW$233, DW_AT_name("timezone")
    2445                            .dwattr $C$DW$233, DW_AT_TI_symbol_name("timezone")
    2446                            .dwattr $C$DW$233, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2447                            .dwattr $C$DW$233, DW_AT_accessibility(DW_ACCESS_public)
    2448                            .dwattr $C$DW$233, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2449                            .dwattr $C$DW$233, DW_AT_decl_line(0x53)
    2450                            .dwattr $C$DW$233, DW_AT_decl_column(0x0b)
    2451                    $C$DW$234       .dwtag  DW_TAG_member
    2452                            .dwattr $C$DW$234, DW_AT_type(*$C$DW$T$31)
    2453                            .dwattr $C$DW$234, DW_AT_name("tzname")
    2454                            .dwattr $C$DW$234, DW_AT_TI_symbol_name("tzname")
    2455                            .dwattr $C$DW$234, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2456                            .dwattr $C$DW$234, DW_AT_accessibility(DW_ACCESS_public)
    2457                            .dwattr $C$DW$234, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2458                            .dwattr $C$DW$234, DW_AT_decl_line(0x54)
    2459                            .dwattr $C$DW$234, DW_AT_decl_column(0x0b)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   53

    2460                    $C$DW$235       .dwtag  DW_TAG_member
    2461                            .dwattr $C$DW$235, DW_AT_type(*$C$DW$T$31)
    2462                            .dwattr $C$DW$235, DW_AT_name("dstname")
    2463                            .dwattr $C$DW$235, DW_AT_TI_symbol_name("dstname")
    2464                            .dwattr $C$DW$235, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2465                            .dwattr $C$DW$235, DW_AT_accessibility(DW_ACCESS_public)
    2466                            .dwattr $C$DW$235, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2467                            .dwattr $C$DW$235, DW_AT_decl_line(0x55)
    2468                            .dwattr $C$DW$235, DW_AT_decl_column(0x0b)
    2469                            .dwendtag $C$DW$T$32
    2470                    
    2471                            .dwattr $C$DW$T$32, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2472                            .dwattr $C$DW$T$32, DW_AT_decl_line(0x51)
    2473                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x01)
    2474                    $C$DW$T$50      .dwtag  DW_TAG_typedef, DW_AT_name("TZ")
    2475                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$32)
    2476                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    2477                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2478                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x56)
    2479                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x03)
    2480                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    2481                            .dwattr $C$DW$T$2, DW_AT_name("void")
    2482                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    2483                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    2484                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    2485                    $C$DW$T$51      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
    2486                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$3)
    2487                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    2488                            .dwattr $C$DW$T$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVpl
    2489                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x5c)
    2490                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x19)
    2491                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    2492                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    2493                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    2494                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    2495                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    2496                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    2497                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    2498                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    2499                    $C$DW$T$82      .dwtag  DW_TAG_pointer_type
    2500                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$5)
    2501                            .dwattr $C$DW$T$82, DW_AT_address_class(0x20)
    2502                    $C$DW$T$92      .dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
    2503                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$5)
    2504                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    2505                            .dwattr $C$DW$T$92, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2506                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x2a)
    2507                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x1d)
    2508                    $C$DW$T$93      .dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
    2509                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$92)
    2510                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    2511                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2512                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x39)
    2513                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x17)
    2514                    $C$DW$T$6       .dwtag  DW_TAG_base_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   54

    2515                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    2516                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    2517                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    2518                    $C$DW$T$24      .dwtag  DW_TAG_pointer_type
    2519                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$6)
    2520                            .dwattr $C$DW$T$24, DW_AT_address_class(0x20)
    2521                    $C$DW$T$19      .dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
    2522                            .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
    2523                            .dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
    2524                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2525                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
    2526                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
    2527                    $C$DW$T$20      .dwtag  DW_TAG_pointer_type
    2528                            .dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$19)
    2529                            .dwattr $C$DW$T$20, DW_AT_address_class(0x20)
    2530                    $C$DW$T$94      .dwtag  DW_TAG_restrict_type
    2531                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$20)
    2532                    $C$DW$T$95      .dwtag  DW_TAG_const_type
    2533                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$19)
    2534                    $C$DW$T$96      .dwtag  DW_TAG_pointer_type
    2535                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
    2536                            .dwattr $C$DW$T$96, DW_AT_address_class(0x20)
    2537                    $C$DW$T$97      .dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
    2538                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$19)
    2539                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    2540                            .dwattr $C$DW$T$97, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2541                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x3a)
    2542                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x16)
    2543                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    2544                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    2545                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    2546                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    2547                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    2548                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    2549                            .dwattr $C$DW$T$8, DW_AT_name("short")
    2550                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    2551                    $C$DW$T$98      .dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
    2552                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$8)
    2553                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    2554                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2555                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x2c)
    2556                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x1d)
    2557                    $C$DW$T$99      .dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
    2558                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$98)
    2559                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    2560                            .dwattr $C$DW$T$99, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2561                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x3c)
    2562                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x17)
    2563                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    2564                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    2565                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    2566                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    2567                    $C$DW$T$75      .dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
    2568                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$9)
    2569                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   55

    2570                            .dwattr $C$DW$T$75, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2571                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x2d)
    2572                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x1c)
    2573                    $C$DW$T$101     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
    2574                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$75)
    2575                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    2576                            .dwattr $C$DW$T$101, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2577                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x3d)
    2578                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x16)
    2579                    $C$DW$T$100     .dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
    2580                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$9)
    2581                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
    2582                            .dwattr $C$DW$T$100, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2583                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x53)
    2584                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x1a)
    2585                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    2586                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    2587                            .dwattr $C$DW$T$10, DW_AT_name("int")
    2588                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    2589                    $C$DW$T$123     .dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
    2590                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$10)
    2591                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    2592                            .dwattr $C$DW$T$123, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2593                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x53)
    2594                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x0d)
    2595                    $C$DW$T$22      .dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
    2596                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$10)
    2597                            .dwattr $C$DW$T$22, DW_AT_language(DW_LANG_C)
    2598                            .dwattr $C$DW$T$22, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2599                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x2e)
    2600                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x1d)
    2601                    $C$DW$T$115     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
    2602                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$22)
    2603                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
    2604                            .dwattr $C$DW$T$115, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVp
    2605                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x77)
    2606                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x11)
    2607                    
    2608                    $C$DW$T$33      .dwtag  DW_TAG_array_type
    2609                            .dwattr $C$DW$T$33, DW_AT_type(*$C$DW$T$22)
    2610                            .dwattr $C$DW$T$33, DW_AT_language(DW_LANG_C)
    2611                            .dwattr $C$DW$T$33, DW_AT_byte_size(0x10)
    2612                    $C$DW$236       .dwtag  DW_TAG_subrange_type
    2613                            .dwattr $C$DW$236, DW_AT_upper_bound(0x03)
    2614                            .dwendtag $C$DW$T$33
    2615                    
    2616                    $C$DW$T$78      .dwtag  DW_TAG_pointer_type
    2617                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$22)
    2618                            .dwattr $C$DW$T$78, DW_AT_address_class(0x20)
    2619                    $C$DW$T$118     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
    2620                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$22)
    2621                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    2622                            .dwattr $C$DW$T$118, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2623                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x4b)
    2624                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x17)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   56

    2625                    $C$DW$T$119     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
    2626                            .dwattr $C$DW$T$119, DW_AT_type(*$C$DW$T$22)
    2627                            .dwattr $C$DW$T$119, DW_AT_language(DW_LANG_C)
    2628                            .dwattr $C$DW$T$119, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2629                            .dwattr $C$DW$T$119, DW_AT_decl_line(0x4e)
    2630                            .dwattr $C$DW$T$119, DW_AT_decl_column(0x17)
    2631                    $C$DW$T$120     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
    2632                            .dwattr $C$DW$T$120, DW_AT_type(*$C$DW$T$22)
    2633                            .dwattr $C$DW$T$120, DW_AT_language(DW_LANG_C)
    2634                            .dwattr $C$DW$T$120, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2635                            .dwattr $C$DW$T$120, DW_AT_decl_line(0x49)
    2636                            .dwattr $C$DW$T$120, DW_AT_decl_column(0x17)
    2637                    $C$DW$T$121     .dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
    2638                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$22)
    2639                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    2640                            .dwattr $C$DW$T$121, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2641                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x3e)
    2642                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x17)
    2643                    $C$DW$T$122     .dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
    2644                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$10)
    2645                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    2646                            .dwattr $C$DW$T$122, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2647                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x58)
    2648                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x1a)
    2649                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    2650                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    2651                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    2652                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    2653                    $C$DW$T$124     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
    2654                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$11)
    2655                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    2656                            .dwattr $C$DW$T$124, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVp
    2657                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x5d)
    2658                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x17)
    2659                    $C$DW$T$135     .dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
    2660                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$11)
    2661                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    2662                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2663                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x37)
    2664                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x16)
    2665                    $C$DW$T$52      .dwtag  DW_TAG_typedef, DW_AT_name("size_t")
    2666                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$11)
    2667                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    2668                            .dwattr $C$DW$T$52, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2669                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x45)
    2670                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x19)
    2671                    $C$DW$T$128     .dwtag  DW_TAG_typedef, DW_AT_name("time_t")
    2672                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$11)
    2673                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    2674                            .dwattr $C$DW$T$128, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2675                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x38)
    2676                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x16)
    2677                    $C$DW$T$21      .dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
    2678                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$11)
    2679                            .dwattr $C$DW$T$21, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   57

    2680                            .dwattr $C$DW$T$21, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2681                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x2f)
    2682                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x1c)
    2683                    $C$DW$T$130     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
    2684                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$21)
    2685                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    2686                            .dwattr $C$DW$T$130, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2687                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x4c)
    2688                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x16)
    2689                    $C$DW$T$131     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
    2690                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$21)
    2691                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    2692                            .dwattr $C$DW$T$131, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2693                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x4f)
    2694                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x16)
    2695                    $C$DW$T$132     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
    2696                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$21)
    2697                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    2698                            .dwattr $C$DW$T$132, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2699                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x4a)
    2700                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x16)
    2701                    $C$DW$T$133     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
    2702                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$21)
    2703                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    2704                            .dwattr $C$DW$T$133, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2705                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x3f)
    2706                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x16)
    2707                    $C$DW$T$134     .dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
    2708                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$11)
    2709                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    2710                            .dwattr $C$DW$T$134, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2711                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x59)
    2712                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x1a)
    2713                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    2714                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    2715                            .dwattr $C$DW$T$12, DW_AT_name("__int40_t")
    2716                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
    2717                            .dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
    2718                            .dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
    2719                    $C$DW$T$136     .dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
    2720                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$12)
    2721                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    2722                            .dwattr $C$DW$T$136, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2723                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x31)
    2724                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x21)
    2725                    $C$DW$T$137     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
    2726                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$136)
    2727                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    2728                            .dwattr $C$DW$T$137, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2729                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x51)
    2730                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x17)
    2731                    $C$DW$T$138     .dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
    2732                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$136)
    2733                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    2734                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   58

    2735                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x41)
    2736                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x17)
    2737                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    2738                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    2739                            .dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
    2740                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
    2741                            .dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
    2742                            .dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
    2743                    $C$DW$T$139     .dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
    2744                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$13)
    2745                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    2746                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2747                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x32)
    2748                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x20)
    2749                    $C$DW$T$140     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
    2750                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$139)
    2751                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    2752                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2753                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x52)
    2754                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x16)
    2755                    $C$DW$T$141     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
    2756                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$139)
    2757                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    2758                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2759                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x42)
    2760                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x16)
    2761                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    2762                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    2763                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    2764                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    2765                    $C$DW$T$143     .dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
    2766                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$14)
    2767                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    2768                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2769                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x34)
    2770                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x21)
    2771                    $C$DW$T$144     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
    2772                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$143)
    2773                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    2774                            .dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2775                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x54)
    2776                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x17)
    2777                    $C$DW$T$145     .dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
    2778                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$143)
    2779                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    2780                            .dwattr $C$DW$T$145, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2781                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x44)
    2782                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x17)
    2783                    $C$DW$T$146     .dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
    2784                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$14)
    2785                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    2786                            .dwattr $C$DW$T$146, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2787                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x5c)
    2788                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x20)
    2789                    $C$DW$T$15      .dwtag  DW_TAG_base_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   59

    2790                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    2791                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    2792                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    2793                    $C$DW$T$148     .dwtag  DW_TAG_pointer_type
    2794                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$15)
    2795                            .dwattr $C$DW$T$148, DW_AT_address_class(0x20)
    2796                    $C$DW$T$149     .dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
    2797                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$15)
    2798                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    2799                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2800                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x35)
    2801                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x20)
    2802                    
    2803                    $C$DW$T$150     .dwtag  DW_TAG_array_type
    2804                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$149)
    2805                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    2806                            .dwattr $C$DW$T$150, DW_AT_byte_size(0x10)
    2807                    $C$DW$237       .dwtag  DW_TAG_subrange_type
    2808                            .dwattr $C$DW$237, DW_AT_upper_bound(0x01)
    2809                            .dwendtag $C$DW$T$150
    2810                    
    2811                    $C$DW$T$151     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
    2812                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$149)
    2813                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    2814                            .dwattr $C$DW$T$151, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2815                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x55)
    2816                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x16)
    2817                    $C$DW$T$152     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
    2818                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$149)
    2819                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    2820                            .dwattr $C$DW$T$152, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2821                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x45)
    2822                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x16)
    2823                    $C$DW$T$153     .dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
    2824                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$15)
    2825                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    2826                            .dwattr $C$DW$T$153, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2827                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x5d)
    2828                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x20)
    2829                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    2830                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    2831                            .dwattr $C$DW$T$16, DW_AT_name("float")
    2832                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    2833                    $C$DW$T$154     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
    2834                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$16)
    2835                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    2836                            .dwattr $C$DW$T$154, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVp
    2837                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x5b)
    2838                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x0f)
    2839                    $C$DW$T$155     .dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
    2840                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$16)
    2841                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    2842                            .dwattr $C$DW$T$155, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    2843                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x30)
    2844                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x0f)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   60

    2845                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    2846                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    2847                            .dwattr $C$DW$T$17, DW_AT_name("double")
    2848                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    2849                    $C$DW$T$156     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
    2850                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$17)
    2851                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    2852                            .dwattr $C$DW$T$156, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYsemipl_to_YUVp
    2853                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x5a)
    2854                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x10)
    2855                    $C$DW$T$157     .dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
    2856                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$17)
    2857                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    2858                            .dwattr $C$DW$T$157, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2859                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x5f)
    2860                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x14)
    2861                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    2862                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    2863                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    2864                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    2865                    $C$DW$T$30      .dwtag  DW_TAG_base_type
    2866                            .dwattr $C$DW$T$30, DW_AT_encoding(DW_ATE_signed_char)
    2867                            .dwattr $C$DW$T$30, DW_AT_name("signed char")
    2868                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x01)
    2869                    
    2870                    $C$DW$T$31      .dwtag  DW_TAG_array_type
    2871                            .dwattr $C$DW$T$31, DW_AT_type(*$C$DW$T$30)
    2872                            .dwattr $C$DW$T$31, DW_AT_language(DW_LANG_C)
    2873                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x04)
    2874                    $C$DW$238       .dwtag  DW_TAG_subrange_type
    2875                            .dwattr $C$DW$238, DW_AT_upper_bound(0x03)
    2876                            .dwendtag $C$DW$T$31
    2877                    
    2878                    $C$DW$T$59      .dwtag  DW_TAG_pointer_type
    2879                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$30)
    2880                            .dwattr $C$DW$T$59, DW_AT_address_class(0x20)
    2881                    $C$DW$T$158     .dwtag  DW_TAG_typedef, DW_AT_name("va_list")
    2882                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$59)
    2883                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    2884                            .dwattr $C$DW$T$158, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2885                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x2f)
    2886                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x12)
    2887                    $C$DW$T$102     .dwtag  DW_TAG_const_type
    2888                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$30)
    2889                    $C$DW$T$103     .dwtag  DW_TAG_pointer_type
    2890                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$102)
    2891                            .dwattr $C$DW$T$103, DW_AT_address_class(0x20)
    2892                    
    2893                    $C$DW$T$159     .dwtag  DW_TAG_array_type
    2894                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$30)
    2895                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    2896                    $C$DW$239       .dwtag  DW_TAG_subrange_type
    2897                            .dwendtag $C$DW$T$159
    2898                    
    2899                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   61

    2900                    $C$DW$T$34      .dwtag  DW_TAG_structure_type
    2901                            .dwattr $C$DW$T$34, DW_AT_name("__simd128_int32_t")
    2902                            .dwattr $C$DW$T$34, DW_AT_byte_size(0x10)
    2903                    $C$DW$240       .dwtag  DW_TAG_member
    2904                            .dwattr $C$DW$240, DW_AT_type(*$C$DW$T$33)
    2905                            .dwattr $C$DW$240, DW_AT_name("_v")
    2906                            .dwattr $C$DW$240, DW_AT_TI_symbol_name("_v")
    2907                            .dwattr $C$DW$240, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2908                            .dwattr $C$DW$240, DW_AT_accessibility(DW_ACCESS_public)
    2909                            .dwattr $C$DW$240, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include
    2910                            .dwattr $C$DW$240, DW_AT_decl_line(0x44)
    2911                            .dwattr $C$DW$240, DW_AT_decl_column(0x01)
    2912                            .dwendtag $C$DW$T$34
    2913                    
    2914                            .dwattr $C$DW$T$34, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\includ
    2915                            .dwattr $C$DW$T$34, DW_AT_decl_line(0x44)
    2916                            .dwattr $C$DW$T$34, DW_AT_decl_column(0x01)
    2917                    $C$DW$T$160     .dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
    2918                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$34)
    2919                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    2920                            .dwattr $C$DW$T$160, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    2921                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x44)
    2922                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x01)
    2923                    $C$DW$T$161     .dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
    2924                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$160)
    2925                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    2926                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    2927                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x46)
    2928                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x13)
    2929                    
    2930                    $C$DW$T$35      .dwtag  DW_TAG_structure_type
    2931                            .dwattr $C$DW$T$35, DW_AT_name("tm")
    2932                            .dwattr $C$DW$T$35, DW_AT_byte_size(0x24)
    2933                    $C$DW$241       .dwtag  DW_TAG_member
    2934                            .dwattr $C$DW$241, DW_AT_type(*$C$DW$T$10)
    2935                            .dwattr $C$DW$241, DW_AT_name("tm_sec")
    2936                            .dwattr $C$DW$241, DW_AT_TI_symbol_name("tm_sec")
    2937                            .dwattr $C$DW$241, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2938                            .dwattr $C$DW$241, DW_AT_accessibility(DW_ACCESS_public)
    2939                            .dwattr $C$DW$241, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2940                            .dwattr $C$DW$241, DW_AT_decl_line(0x41)
    2941                            .dwattr $C$DW$241, DW_AT_decl_column(0x09)
    2942                    $C$DW$242       .dwtag  DW_TAG_member
    2943                            .dwattr $C$DW$242, DW_AT_type(*$C$DW$T$10)
    2944                            .dwattr $C$DW$242, DW_AT_name("tm_min")
    2945                            .dwattr $C$DW$242, DW_AT_TI_symbol_name("tm_min")
    2946                            .dwattr $C$DW$242, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2947                            .dwattr $C$DW$242, DW_AT_accessibility(DW_ACCESS_public)
    2948                            .dwattr $C$DW$242, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2949                            .dwattr $C$DW$242, DW_AT_decl_line(0x42)
    2950                            .dwattr $C$DW$242, DW_AT_decl_column(0x09)
    2951                    $C$DW$243       .dwtag  DW_TAG_member
    2952                            .dwattr $C$DW$243, DW_AT_type(*$C$DW$T$10)
    2953                            .dwattr $C$DW$243, DW_AT_name("tm_hour")
    2954                            .dwattr $C$DW$243, DW_AT_TI_symbol_name("tm_hour")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   62

    2955                            .dwattr $C$DW$243, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2956                            .dwattr $C$DW$243, DW_AT_accessibility(DW_ACCESS_public)
    2957                            .dwattr $C$DW$243, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2958                            .dwattr $C$DW$243, DW_AT_decl_line(0x43)
    2959                            .dwattr $C$DW$243, DW_AT_decl_column(0x09)
    2960                    $C$DW$244       .dwtag  DW_TAG_member
    2961                            .dwattr $C$DW$244, DW_AT_type(*$C$DW$T$10)
    2962                            .dwattr $C$DW$244, DW_AT_name("tm_mday")
    2963                            .dwattr $C$DW$244, DW_AT_TI_symbol_name("tm_mday")
    2964                            .dwattr $C$DW$244, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2965                            .dwattr $C$DW$244, DW_AT_accessibility(DW_ACCESS_public)
    2966                            .dwattr $C$DW$244, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2967                            .dwattr $C$DW$244, DW_AT_decl_line(0x44)
    2968                            .dwattr $C$DW$244, DW_AT_decl_column(0x09)
    2969                    $C$DW$245       .dwtag  DW_TAG_member
    2970                            .dwattr $C$DW$245, DW_AT_type(*$C$DW$T$10)
    2971                            .dwattr $C$DW$245, DW_AT_name("tm_mon")
    2972                            .dwattr $C$DW$245, DW_AT_TI_symbol_name("tm_mon")
    2973                            .dwattr $C$DW$245, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2974                            .dwattr $C$DW$245, DW_AT_accessibility(DW_ACCESS_public)
    2975                            .dwattr $C$DW$245, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2976                            .dwattr $C$DW$245, DW_AT_decl_line(0x45)
    2977                            .dwattr $C$DW$245, DW_AT_decl_column(0x09)
    2978                    $C$DW$246       .dwtag  DW_TAG_member
    2979                            .dwattr $C$DW$246, DW_AT_type(*$C$DW$T$10)
    2980                            .dwattr $C$DW$246, DW_AT_name("tm_year")
    2981                            .dwattr $C$DW$246, DW_AT_TI_symbol_name("tm_year")
    2982                            .dwattr $C$DW$246, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2983                            .dwattr $C$DW$246, DW_AT_accessibility(DW_ACCESS_public)
    2984                            .dwattr $C$DW$246, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2985                            .dwattr $C$DW$246, DW_AT_decl_line(0x46)
    2986                            .dwattr $C$DW$246, DW_AT_decl_column(0x09)
    2987                    $C$DW$247       .dwtag  DW_TAG_member
    2988                            .dwattr $C$DW$247, DW_AT_type(*$C$DW$T$10)
    2989                            .dwattr $C$DW$247, DW_AT_name("tm_wday")
    2990                            .dwattr $C$DW$247, DW_AT_TI_symbol_name("tm_wday")
    2991                            .dwattr $C$DW$247, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    2992                            .dwattr $C$DW$247, DW_AT_accessibility(DW_ACCESS_public)
    2993                            .dwattr $C$DW$247, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2994                            .dwattr $C$DW$247, DW_AT_decl_line(0x47)
    2995                            .dwattr $C$DW$247, DW_AT_decl_column(0x09)
    2996                    $C$DW$248       .dwtag  DW_TAG_member
    2997                            .dwattr $C$DW$248, DW_AT_type(*$C$DW$T$10)
    2998                            .dwattr $C$DW$248, DW_AT_name("tm_yday")
    2999                            .dwattr $C$DW$248, DW_AT_TI_symbol_name("tm_yday")
    3000                            .dwattr $C$DW$248, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    3001                            .dwattr $C$DW$248, DW_AT_accessibility(DW_ACCESS_public)
    3002                            .dwattr $C$DW$248, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3003                            .dwattr $C$DW$248, DW_AT_decl_line(0x48)
    3004                            .dwattr $C$DW$248, DW_AT_decl_column(0x09)
    3005                    $C$DW$249       .dwtag  DW_TAG_member
    3006                            .dwattr $C$DW$249, DW_AT_type(*$C$DW$T$10)
    3007                            .dwattr $C$DW$249, DW_AT_name("tm_isdst")
    3008                            .dwattr $C$DW$249, DW_AT_TI_symbol_name("tm_isdst")
    3009                            .dwattr $C$DW$249, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   63

    3010                            .dwattr $C$DW$249, DW_AT_accessibility(DW_ACCESS_public)
    3011                            .dwattr $C$DW$249, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3012                            .dwattr $C$DW$249, DW_AT_decl_line(0x49)
    3013                            .dwattr $C$DW$249, DW_AT_decl_column(0x09)
    3014                            .dwendtag $C$DW$T$35
    3015                    
    3016                            .dwattr $C$DW$T$35, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3017                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x3f)
    3018                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x08)
    3019                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    3020                    
    3021                    ;***************************************************************
    3022                    ;* DWARF CIE ENTRIES                                           *
    3023                    ;***************************************************************
    3024                    
    3025                    $C$DW$CIE       .dwcie 19
    3026                            .dwcfi  cfa_register, 31
    3027                            .dwcfi  cfa_offset, 0
    3028                            .dwcfi  undefined, 0
    3029                            .dwcfi  undefined, 1
    3030                            .dwcfi  undefined, 2
    3031                            .dwcfi  undefined, 3
    3032                            .dwcfi  undefined, 4
    3033                            .dwcfi  undefined, 5
    3034                            .dwcfi  undefined, 6
    3035                            .dwcfi  undefined, 7
    3036                            .dwcfi  undefined, 8
    3037                            .dwcfi  undefined, 9
    3038                            .dwcfi  same_value, 10
    3039                            .dwcfi  same_value, 11
    3040                            .dwcfi  same_value, 12
    3041                            .dwcfi  same_value, 13
    3042                            .dwcfi  same_value, 14
    3043                            .dwcfi  same_value, 15
    3044                            .dwcfi  undefined, 16
    3045                            .dwcfi  undefined, 17
    3046                            .dwcfi  undefined, 18
    3047                            .dwcfi  undefined, 19
    3048                            .dwcfi  undefined, 20
    3049                            .dwcfi  undefined, 21
    3050                            .dwcfi  undefined, 22
    3051                            .dwcfi  undefined, 23
    3052                            .dwcfi  undefined, 24
    3053                            .dwcfi  undefined, 25
    3054                            .dwcfi  same_value, 26
    3055                            .dwcfi  same_value, 27
    3056                            .dwcfi  same_value, 28
    3057                            .dwcfi  same_value, 29
    3058                            .dwcfi  same_value, 30
    3059                            .dwcfi  same_value, 31
    3060                            .dwcfi  same_value, 32
    3061                            .dwcfi  undefined, 33
    3062                            .dwcfi  undefined, 34
    3063                            .dwcfi  undefined, 35
    3064                            .dwcfi  undefined, 36
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   64

    3065                            .dwcfi  undefined, 37
    3066                            .dwcfi  undefined, 38
    3067                            .dwcfi  undefined, 39
    3068                            .dwcfi  undefined, 40
    3069                            .dwcfi  undefined, 41
    3070                            .dwcfi  undefined, 42
    3071                            .dwcfi  undefined, 43
    3072                            .dwcfi  undefined, 44
    3073                            .dwcfi  undefined, 45
    3074                            .dwcfi  undefined, 46
    3075                            .dwcfi  undefined, 47
    3076                            .dwcfi  undefined, 48
    3077                            .dwcfi  undefined, 49
    3078                            .dwcfi  undefined, 50
    3079                            .dwcfi  undefined, 51
    3080                            .dwcfi  undefined, 52
    3081                            .dwcfi  undefined, 53
    3082                            .dwcfi  undefined, 54
    3083                            .dwcfi  undefined, 55
    3084                            .dwcfi  undefined, 56
    3085                            .dwcfi  undefined, 57
    3086                            .dwcfi  undefined, 58
    3087                            .dwcfi  undefined, 59
    3088                            .dwcfi  undefined, 60
    3089                            .dwcfi  undefined, 61
    3090                            .dwcfi  undefined, 62
    3091                            .dwcfi  undefined, 63
    3092                            .dwcfi  undefined, 64
    3093                            .dwcfi  undefined, 65
    3094                            .dwcfi  undefined, 66
    3095                            .dwcfi  undefined, 67
    3096                            .dwcfi  undefined, 68
    3097                            .dwcfi  undefined, 69
    3098                            .dwcfi  undefined, 70
    3099                            .dwcfi  undefined, 71
    3100                            .dwcfi  undefined, 72
    3101                            .dwcfi  undefined, 73
    3102                            .dwcfi  undefined, 74
    3103                            .dwcfi  undefined, 75
    3104                            .dwcfi  undefined, 76
    3105                            .dwcfi  undefined, 77
    3106                            .dwcfi  undefined, 78
    3107                            .dwcfi  undefined, 79
    3108                            .dwcfi  undefined, 80
    3109                            .dwcfi  undefined, 81
    3110                            .dwcfi  undefined, 82
    3111                            .dwcfi  undefined, 83
    3112                            .dwcfi  undefined, 84
    3113                            .dwcfi  undefined, 85
    3114                            .dwcfi  undefined, 86
    3115                            .dwcfi  undefined, 87
    3116                            .dwcfi  undefined, 88
    3117                            .dwcfi  undefined, 89
    3118                            .dwcfi  undefined, 90
    3119                            .dwcfi  undefined, 91
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:26 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYsemipl_to_YUVpl/VLIB_convertUYVYsemipl_to_YUVpl_d.se66 PAGE   65

    3120                            .dwcfi  undefined, 92
    3121                            .dwcfi  undefined, 93
    3122                            .dwcfi  undefined, 94
    3123                            .dwcfi  undefined, 95
    3124                            .dwcfi  undefined, 96
    3125                            .dwcfi  undefined, 97
    3126                            .dwcfi  undefined, 98
    3127                            .dwcfi  undefined, 99
    3128                            .dwcfi  undefined, 100
    3129                            .dwcfi  undefined, 101
    3130                            .dwcfi  undefined, 102
    3131                            .dwcfi  undefined, 103
    3132                            .dwcfi  undefined, 104
    3133                            .dwcfi  undefined, 105
    3134                            .dwcfi  undefined, 106
    3135                            .dwcfi  undefined, 107
    3136                            .dwcfi  undefined, 108
    3137                            .dwcfi  undefined, 109
    3138                            .dwcfi  undefined, 110
    3139                            .dwcfi  undefined, 111
    3140                            .dwcfi  undefined, 112
    3141                            .dwcfi  undefined, 113
    3142                            .dwcfi  undefined, 114
    3143                            .dwcfi  undefined, 115
    3144                            .dwcfi  undefined, 116
    3145                            .dwcfi  undefined, 117
    3146                            .dwcfi  undefined, 118
    3147                            .dwcfi  undefined, 119
    3148                            .dwcfi  undefined, 120
    3149                            .dwcfi  undefined, 121
    3150                            .dwcfi  undefined, 122
    3151                            .dwcfi  undefined, 123
    3152                            .dwcfi  undefined, 124
    3153                            .dwcfi  undefined, 125
    3154                            .dwcfi  undefined, 126
    3155                            .dwcfi  undefined, 127
    3156                            .dwendentry
    3157                            .dwendtag $C$DW$CU
    3158                    

No Assembly Errors, No Assembly Warnings
