\doxysection{stm32f4xx\+\_\+ll\+\_\+rcc.\+h}
\hypertarget{stm32f4xx__ll__rcc_8h_source}{}\label{stm32f4xx__ll__rcc_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_rcc.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_rcc.h}}
\mbox{\hyperlink{stm32f4xx__ll__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00017}00017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00018}00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00019}00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00021}00021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00022}00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00023}00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00024}00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00026}00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00027}00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00033}00033\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00034}00034\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00038}00038\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00039}00039\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00045}00045\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)\ \&\&\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00046}00046\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ aRCC\_PLLSAIDIVRPrescTable[4]\ =\ \{2,\ 4,\ 8,\ 16\};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00047}00047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ \&\&\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00048}00048\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00052}00052\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00053}00053\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00054}00054\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00061}00061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00062}00062\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00063}00063\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00067}00067\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00075}00075\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00076}00076\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00077}00077\ \ \ uint32\_t\ SYSCLK\_Frequency;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00078}00078\ \ \ uint32\_t\ HCLK\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00079}00079\ \ \ uint32\_t\ PCLK1\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00080}00080\ \ \ uint32\_t\ PCLK2\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00081}00081\ \}\ LL\_RCC\_ClocksTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00090}00090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00092}00092\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00096}00096\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00103}00103\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00104}00104\ \textcolor{preprocessor}{\#define\ HSE\_VALUE\ \ \ \ 25000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00105}00105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00107}00107\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00108}00108\ \textcolor{preprocessor}{\#define\ HSI\_VALUE\ \ \ \ 16000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00109}00109\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00111}00111\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00112}00112\ \textcolor{preprocessor}{\#define\ LSE\_VALUE\ \ \ \ 32768U\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00113}00113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00115}00115\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00116}00116\ \textcolor{preprocessor}{\#define\ LSI\_VALUE\ \ \ \ 32000U\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00117}00117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00119}00119\ \textcolor{preprocessor}{\#if\ !defined\ \ (EXTERNAL\_CLOCK\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ EXTERNAL\_CLOCK\_VALUE\ \ \ \ 12288000U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00121}00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EXTERNAL\_CLOCK\_VALUE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00131}00131\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00132}00132\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00133}00133\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00134}00134\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00135}00135\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00136}00136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00137}00137\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00138}00138\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00139}00139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00140}00140\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00141}00141\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00150}00150\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00151}00151\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00152}00152\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00153}00153\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00154}00154\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00155}00155\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00156}00156\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYF\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00157}00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00158}00158\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00159}00159\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYF\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00160}00160\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00162}00162\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00163}00163\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00164}00164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PORRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00165}00165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00168}00168\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_BORRSTF)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00170}00170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_BORRSTF\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00183}00183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00184}00184\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00185}00185\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYIE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYIE\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00186}00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00187}00187\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00188}00188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYIE\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00189}00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00199}00199\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00200}00200\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_SW\_PLLR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLLR\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00202}00202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_SW\_PLLR\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL\ \ \ \ RCC\_CFGR\_SWS\_PLL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00213}00213\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLLR\ \ \ RCC\_CFGR\_SWS\_PLLR\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00215}00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00223}00223\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00224}00224\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00225}00225\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00226}00226\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00227}00227\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00228}00228\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00230}00230\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00231}00231\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00235}00235\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV1\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00240}00240\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV2\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV4\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV8\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV16\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00247}00247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00251}00251\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV1\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00252}00252\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV2\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV4\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00254}00254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV8\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV16\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00259}00259\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00264}00264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|(RCC\_CFGR\_MCO1\_0\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00265}00265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|(RCC\_CFGR\_MCO1\_1\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00266}00266\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|((RCC\_CFGR\_MCO1\_1|RCC\_CFGR\_MCO1\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00267}00267\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00268}00268\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00269}00269\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|(RCC\_CFGR\_MCO2\_0\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00270}00270\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|(RCC\_CFGR\_MCO2\_1\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00271}00271\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|((RCC\_CFGR\_MCO2\_1|RCC\_CFGR\_MCO2\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00272}00272\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00280}00280\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00281}00281\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|(RCC\_CFGR\_MCO1PRE\_2\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00282}00282\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|((RCC\_CFGR\_MCO1PRE\_2|RCC\_CFGR\_MCO1PRE\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00283}00283\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|((RCC\_CFGR\_MCO1PRE\_2|RCC\_CFGR\_MCO1PRE\_1)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00284}00284\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|(RCC\_CFGR\_MCO1PRE\ >>\ 16U))\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00285}00285\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2PRE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00286}00286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00287}00287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|(RCC\_CFGR\_MCO2PRE\_2\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00288}00288\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|((RCC\_CFGR\_MCO2PRE\_2|RCC\_CFGR\_MCO2PRE\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00289}00289\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|((RCC\_CFGR\_MCO2PRE\_2|RCC\_CFGR\_MCO2PRE\_1)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00290}00290\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|(RCC\_CFGR\_MCO2PRE\ >>\ 16U))\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00291}00291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2PRE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00299}00299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_NOCLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00300}00300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_1\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00301}00301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00302}00302\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_2\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00303}00303\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00304}00304\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00305}00305\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00306}00306\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_3\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00307}00307\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00308}00308\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00309}00309\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00310}00310\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00311}00311\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00312}00312\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00313}00313\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00314}00314\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_4\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00315}00315\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00316}00316\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00317}00317\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00318}00318\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00319}00319\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00320}00320\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00321}00321\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00322}00322\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00323}00323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00324}00324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00325}00325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00327}00327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00328}00328\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00329}00329\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00333}00333\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00334}00334\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00338}00338\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00339}00339\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NA\ \ \ \ \ \ \ \ \ 0xFFFFFFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00343}00343\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00345}00345\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00349}00349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00350}00350\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\_0\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00351}00351\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\_1\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00355}00355\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00356}00356\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00357}00357\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00361}00361\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00362}00362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\_0\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\_1\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00364}00364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR2\_LPTIM1SEL\_1\ |\ RCC\_DCKCFGR2\_LPTIM1SEL\_0)\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00368}00368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00370}00370\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00374}00374\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00375}00375\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00376}00376\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\_0\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00377}00377\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\_1\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00378}00378\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\ >>\ 16))\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00379}00379\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00380}00380\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00381}00381\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00382}00382\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\_0\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\_1\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00384}00384\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\ >>\ 16))\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00385}00385\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI2SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00386}00386\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1ASRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00387}00387\ \textcolor{preprocessor}{\#if\ defined(RCC\_SAI1A\_PLLSOURCE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00388}00388\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00389}00389\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00390}00390\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00391}00391\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00392}00392\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00393}00393\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLSAI\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00394}00394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00395}00395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00396}00396\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SAI1A\_PLLSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00397}00397\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1ASRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00398}00398\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1BSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00399}00399\ \textcolor{preprocessor}{\#if\ defined(RCC\_SAI1B\_PLLSOURCE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00400}00400\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00401}00401\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00403}00403\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00404}00404\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00405}00405\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLSAI\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00406}00406\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00407}00407\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00408}00408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SAI1B\_PLLSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00409}00409\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1BSRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00413}00413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00414}00414\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00415}00415\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00419}00419\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_PLL48CLK\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00420}00420\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00421}00421\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SDIOSEL\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00422}00422\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00423}00423\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SDIOSEL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00424}00424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00428}00428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00429}00429\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00430}00430\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00434}00434\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PHY\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00435}00435\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_DSISEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00439}00439\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00440}00440\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00441}00441\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00445}00445\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\_HSI\_DIV488\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00446}00446\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CECSEL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00450}00450\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00451}00451\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00455}00455\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00456}00456\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLI2S\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00457}00457\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00458}00458\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00459}00459\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00460}00460\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00461}00461\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ (RCC\_DCKCFGR\_I2SSRC\_0\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00462}00462\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ (RCC\_DCKCFGR\_I2SSRC\_1\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00463}00463\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00464}00464\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00465}00465\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00466}00466\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00467}00467\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00468}00468\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00469}00469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00470}00470\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00471}00471\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00472}00472\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00473}00473\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00474}00474\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00475}00475\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S2SRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00479}00479\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00480}00480\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00484}00484\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00485}00485\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00486}00486\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ RCC\_DCKCFGR\_CK48MSEL\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00487}00487\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00488}00488\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00489}00489\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00490}00490\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00491}00491\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00492}00492\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00493}00493\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00494}00494\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00495}00495\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00496}00496\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00501}00501\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00505}00505\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00506}00506\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00507}00507\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00508}00508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00509}00509\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00510}00510\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00511}00511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00515}00515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00517}00517\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00521}00521\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00522}00522\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00523}00523\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00524}00524\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00525}00525\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00526}00526\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00527}00527\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00531}00531\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00532}00532\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00533}00533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00534}00534\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00535}00535\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)\ ||\ defined(DFSDM2\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00539}00539\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_I2S1\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM1ASEL\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00540}00540\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_I2S2\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM1ASEL\ |\ (RCC\_DCKCFGR\_CKDFSDM1ASEL\ <<\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00541}00541\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00542}00542\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\_I2S1\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM2ASEL\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00543}00543\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\_I2S2\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM2ASEL\ |\ (RCC\_DCKCFGR\_CKDFSDM2ASEL\ <<\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00544}00544\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00552}00552\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00553}00553\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00554}00554\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00557}00557\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00561}00561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ ||\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00562}00562\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00563}00563\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00571}00571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00572}00572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00573}00573\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00578}00578\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ RCC\_DCKCFGR2\_SPDIFRXSEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00582}00582\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00583}00583\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00584}00584\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00592}00592\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00593}00593\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00594}00594\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00598}00598\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1ASRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00599}00599\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1ASRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00600}00600\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1ASRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00601}00601\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1BSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00602}00602\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1BSRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00603}00603\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1BSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00604}00604\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00605}00605\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1SRC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00606}00606\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00607}00607\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00608}00608\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI2SRC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00609}00609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI2SRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00613}00613\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00614}00614\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00615}00615\ \textcolor{preprocessor}{\#if\ defined(SDIO)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00619}00619\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00620}00620\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SDIOSEL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00621}00621\ \textcolor{preprocessor}{\#elif\ defined(RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00622}00622\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SDIOSEL\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00623}00623\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00624}00624\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00625}00625\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00629}00629\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00630}00630\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00631}00631\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00635}00635\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00636}00636\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CK48MSEL\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00637}00637\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00638}00638\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00639}00639\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00640}00640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00644}00644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00646}00646\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00650}00650\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00651}00651\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00652}00652\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00653}00653\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00654}00654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00658}00658\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00659}00659\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00660}00660\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00664}00664\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00665}00665\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00666}00666\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00668}00668\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00672}00672\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00673}00673\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00674}00674\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00678}00678\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CECSEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00682}00682\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00683}00683\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00687}00687\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00688}00688\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00689}00689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00690}00690\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00691}00691\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2SSRC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00692}00692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00693}00693\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00694}00694\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2S1SRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00695}00695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00696}00696\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00697}00697\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2S2SRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00698}00698\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S2SRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00702}00702\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00703}00703\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)\ ||\ defined(DFSDM2\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00707}00707\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1ASEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00708}00708\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00709}00709\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM2ASEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00710}00710\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00714}00714\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00718}00718\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00719}00719\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00720}00720\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00721}00721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00725}00725\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ ||\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00726}00726\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00727}00727\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00731}00731\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SPDIFRXSEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00735}00735\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00736}00736\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00737}00737\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00741}00741\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_DSISEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00745}00745\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00746}00746\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00747}00747\ \textcolor{preprocessor}{\#if\ defined(LTDC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00751}00751\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00755}00755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00756}00756\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00757}00757\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00763}00763\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00764}00764\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00768}00768\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00769}00769\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_TIMPRE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00773}00773\ \textcolor{preprocessor}{\#define\ LL\_RCC\_TIM\_PRESCALER\_TWICE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00774}00774\ \textcolor{preprocessor}{\#define\ LL\_RCC\_TIM\_PRESCALER\_FOUR\_TIMES\ \ \ \ \ RCC\_DCKCFGR\_TIMPRE\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00778}00778\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_TIMPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00779}00779\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00783}00783\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00784}00784\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00785}00785\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00786}00786\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SSRC\ |\ 0x80U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00787}00787\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SSRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00791}00791\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00795}00795\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00796}00796\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00797}00797\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00798}00798\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00799}00799\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00800}00800\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00801}00801\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00802}00802\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00803}00803\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00805}00805\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00806}00806\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00808}00808\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00809}00809\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00810}00810\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00811}00811\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00812}00812\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00813}00813\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00815}00815\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00816}00816\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00817}00817\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00818}00818\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00821}00821\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00826}00826\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00828}00828\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00830}00830\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00831}00831\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00832}00832\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00833}00833\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00834}00834\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00835}00835\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00836}00836\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00837}00837\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00838}00838\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00839}00839\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00840}00840\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00841}00841\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00842}00842\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00843}00843\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00844}00844\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00845}00845\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00846}00846\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00847}00847\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00849}00849\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00850}00850\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00851}00851\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00852}00852\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00853}00853\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00854}00854\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00855}00855\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00856}00856\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00860}00860\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00861}00861\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00865}00865\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00866}00866\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1|RCC\_PLLCFGR\_PLLR\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00867}00867\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00868}00868\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00869}00869\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_1)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00870}00870\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00874}00874\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00875}00875\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00876}00876\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00886}00886\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00887}00887\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00888}00888\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00889}00889\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00890}00890\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00891}00891\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00892}00892\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00893}00893\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00895}00895\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00896}00896\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_17\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00899}00899\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00906}00906\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00914}00914\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00915}00915\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00919}00919\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00920}00920\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00921}00921\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00922}00922\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00926}00926\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00930}00930\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00931}00931\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00932}00932\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00933}00933\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00934}00934\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00936}00936\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00937}00937\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00938}00938\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00940}00940\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00941}00941\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00942}00942\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00943}00943\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00947}00947\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00951}00951\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPREAD\_SELECT\_CENTER\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00952}00952\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPREAD\_SELECT\_DOWN\ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_SPREADSEL\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00956}00956\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00957}00957\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00961}00961\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00962}00962\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00963}00963\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00966}00966\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00968}00968\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00969}00969\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00970}00970\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00971}00971\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00972}00972\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00973}00973\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00974}00974\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00975}00975\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00976}00976\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00977}00977\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00978}00978\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00979}00979\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00980}00980\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00981}00981\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00982}00982\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00983}00983\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00984}00984\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00985}00985\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00986}00986\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00987}00987\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00988}00988\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00989}00989\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00990}00990\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00991}00991\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00992}00992\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00993}00993\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00994}00994\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00995}00995\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00996}00996\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00997}00997\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l00999}00999\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01000}01000\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01001}01001\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01002}01002\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01003}01003\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01004}01004\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01005}01005\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01006}01006\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01007}01007\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01008}01008\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01009}01009\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01010}01010\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01011}01011\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01013}01013\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01014}01014\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01015}01015\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01016}01016\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01017}01017\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01018}01018\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01019}01019\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01020}01020\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01021}01021\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01022}01022\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01024}01024\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01025}01025\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01026}01026\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01027}01027\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01028}01028\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01029}01029\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01030}01030\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01031}01031\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01032}01032\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01033}01033\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01034}01034\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01035}01035\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01036}01036\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01037}01037\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01038}01038\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01039}01039\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01040}01040\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01041}01041\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01042}01042\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01043}01043\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01044}01044\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01045}01045\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01046}01046\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01047}01047\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01048}01048\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01049}01049\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01050}01050\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01051}01051\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01052}01052\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01053}01053\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01054}01054\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01055}01055\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01056}01056\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01057}01057\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01058}01058\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01059}01059\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01060}01060\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01061}01061\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01062}01062\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01063}01063\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01064}01064\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01065}01065\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01066}01066\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01067}01067\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01068}01068\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01069}01069\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01070}01070\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01071}01071\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01072}01072\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01073}01073\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01074}01074\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01075}01075\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01076}01076\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01077}01077\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01078}01078\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01079}01079\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01080}01080\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01081}01081\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01082}01082\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01083}01083\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01084}01084\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01085}01085\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01086}01086\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01087}01087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01091}01091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01092}01092\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01096}01096\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01097}01097\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01098}01098\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01099}01099\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01100}01100\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01101}01101\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01102}01102\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01103}01103\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01104}01104\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01105}01105\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01106}01106\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01107}01107\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01108}01108\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01109}01109\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01113}01113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01114}01114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01115}01115\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01119}01119\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01120}01120\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01121}01121\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01122}01122\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01123}01123\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01124}01124\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01125}01125\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01126}01126\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01127}01127\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01128}01128\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01129}01129\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01130}01130\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01131}01131\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01132}01132\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01133}01133\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01134}01134\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_17\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01138}01138\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01139}01139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01140}01140\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01141}01141\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01142}01142\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01143}01143\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01144}01144\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01145}01145\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01146}01146\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01147}01147\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01148}01148\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01149}01149\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01150}01150\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_32\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01154}01154\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01155}01155\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01156}01156\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01161}01161\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01162}01162\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01163}01163\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01164}01164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01165}01165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01166}01166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01167}01167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01168}01168\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01169}01169\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01170}01170\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01171}01171\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01172}01172\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01173}01173\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01174}01174\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01175}01175\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01176}01176\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_17\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01177}01177\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01178}01178\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01179}01179\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01180}01180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01181}01181\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01182}01182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01183}01183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01184}01184\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01185}01185\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01186}01186\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01187}01187\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01188}01188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01189}01189\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01190}01190\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01194}01194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01195}01195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01199}01199\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01200}01200\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01201}01201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01202}01202\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01203}01203\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01204}01204\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01208}01208\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01209}01209\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01213}01213\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01214}01214\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SP\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01215}01215\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SP\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01216}01216\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SP\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SP\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01220}01220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01221}01221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01222}01222\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01223}01223\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01227}01227\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01228}01228\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01229}01229\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01230}01230\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01231}01231\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01232}01232\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01233}01233\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01234}01234\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01235}01235\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01236}01236\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01237}01237\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01238}01238\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01239}01239\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01240}01240\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01241}01241\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01242}01242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01243}01243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01244}01244\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01245}01245\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01246}01246\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01247}01247\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01248}01248\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01249}01249\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01250}01250\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01251}01251\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01253}01253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01254}01254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01255}01255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01256}01256\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01257}01257\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01258}01258\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01259}01259\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01260}01260\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01261}01261\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01262}01262\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01263}01263\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01264}01264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01265}01265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01266}01266\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01267}01267\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01268}01268\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01269}01269\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01270}01270\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01271}01271\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01272}01272\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01273}01273\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01274}01274\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01275}01275\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01276}01276\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01277}01277\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01278}01278\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01279}01279\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01280}01280\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01281}01281\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01282}01282\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01283}01283\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01284}01284\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01285}01285\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01286}01286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01287}01287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01288}01288\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01289}01289\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01290}01290\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01291}01291\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01292}01292\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01293}01293\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01294}01294\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01295}01295\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01296}01296\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01297}01297\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01298}01298\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01299}01299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01300}01300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01301}01301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01302}01302\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01303}01303\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01304}01304\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01305}01305\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01306}01306\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01307}01307\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01308}01308\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01309}01309\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01310}01310\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01311}01311\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01312}01312\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01313}01313\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01314}01314\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01315}01315\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01316}01316\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01317}01317\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01318}01318\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01319}01319\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01320}01320\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01321}01321\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01322}01322\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01323}01323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01324}01324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01325}01325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01326}01326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01327}01327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01328}01328\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01329}01329\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01330}01330\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01331}01331\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01332}01332\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01333}01333\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01334}01334\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01335}01335\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01336}01336\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01337}01337\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01338}01338\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01339}01339\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01340}01340\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01341}01341\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01342}01342\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01343}01343\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01344}01344\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01345}01345\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01347}01347\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01348}01348\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01349}01349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01350}01350\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01351}01351\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01352}01352\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01353}01353\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01357}01357\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01361}01361\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01362}01362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01363}01363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01364}01364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01365}01365\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01366}01366\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01367}01367\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_3\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01368}01368\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01369}01369\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01370}01370\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01371}01371\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01372}01372\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01373}01373\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01374}01374\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01379}01379\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01383}01383\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01384}01384\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01385}01385\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01386}01386\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01387}01387\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01388}01388\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01389}01389\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01390}01390\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01391}01391\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01392}01392\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01393}01393\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01394}01394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01395}01395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01396}01396\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01397}01397\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01398}01398\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01399}01399\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_17\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01400}01400\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01401}01401\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01402}01402\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01403}01403\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01404}01404\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01405}01405\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01406}01406\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01407}01407\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01408}01408\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01409}01409\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01410}01410\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01411}01411\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01412}01412\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01413}01413\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01414}01414\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_32\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01418}01418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01419}01419\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01420}01420\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01424}01424\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01425}01425\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01426}01426\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01427}01427\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01428}01428\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01429}01429\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01433}01433\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01434}01434\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01435}01435\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01439}01439\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01440}01440\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01441}01441\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01442}01442\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVR\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01446}01446\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01447}01447\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01448}01448\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01452}01452\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01453}01453\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIP\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01454}01454\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIP\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01455}01455\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIP\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIP\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01459}01459\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01460}01460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01464}01464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01465}01465\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01469}01469\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01473}01473\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01480}01480\ \textcolor{preprocessor}{\#define\ LL\_RCC\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(RCC-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01481}01481\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01487}01487\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ReadReg(\_\_REG\_\_)\ READ\_REG(RCC-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01491}01491\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01495}01495\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01574}01574\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01575}01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLP\_\_)\ >>\ RCC\_PLLCFGR\_PLLP\_Pos\ )\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01576}01576\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01577}01577\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01656}01656\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLRCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01657}01657\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01658}01658\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01659}01659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01660}01660\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01749}01749\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLQ\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01750}01750\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLQ\_\_)\ >>\ RCC\_PLLCFGR\_PLLQ\_Pos\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01751}01751\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01752}01752\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01831}01831\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_DSI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01832}01832\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01833}01833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01834}01834\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01835}01835\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01914}01914\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_I2S\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01915}01915\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01916}01916\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01917}01917\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01918}01918\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01997}01997\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SPDIFRX\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01998}01998\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l01999}01999\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02000}02000\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02001}02001\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02002}02002\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02115}02115\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02116}02116\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_,\ \_\_PLLDIVR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02117}02117\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))\ /\ ((\_\_PLLDIVR\_\_)\ >>\ RCC\_DCKCFGR\_PLLDIVR\_Pos\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02118}02118\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02119}02119\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02120}02120\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02121}02121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02122}02122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02123}02123\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02124}02124\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02125}02125\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02247}02247\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIDIVQ\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02248}02248\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLSAIQ\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)\ *\ (((\_\_PLLSAIDIVQ\_\_)\ >>\ RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos)\ +\ 1U)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02249}02249\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02250}02250\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02327}02327\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIP\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02328}02328\ \textcolor{preprocessor}{\ \ \ \ ((((\_\_PLLSAIP\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIP\_Pos)\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02329}02329\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02330}02330\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02331}02331\ \textcolor{preprocessor}{\#if\ defined(LTDC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02417}02417\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_LTDC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIR\_\_,\ \_\_PLLSAIDIVR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02418}02418\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLSAIR\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIR\_Pos)\ *\ (aRCC\_PLLSAIDIVRPrescTable[(\_\_PLLSAIDIVR\_\_)\ >>\ RCC\_DCKCFGR\_PLLSAIDIVR\_Pos])))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02419}02419\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02420}02420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02421}02421\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02422}02422\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02423}02423\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)\ ||\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02586}02586\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02587}02587\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_R\_\_,\ \_\_PLLI2SDIVQ\_R\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02588}02588\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLI2SQ\_R\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)\ *\ (((\_\_PLLI2SDIVQ\_R\_\_)\ >>\ RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos)\ +\ 1U)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02589}02589\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02590}02590\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_R\_\_,\ \_\_PLLI2SDIVQ\_R\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02591}02591\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLI2SQ\_R\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)\ *\ ((\_\_PLLI2SDIVQ\_R\_\_)\ >>\ RCC\_DCKCFGR\_PLLI2SDIVR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02592}02592\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02593}02593\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02594}02594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ ||\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02595}02595\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02596}02596\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02673}02673\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SPDIFRX\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SP\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02674}02674\ \textcolor{preprocessor}{\ \ \ \ ((((\_\_PLLI2SP\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SP\_Pos)\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02675}02675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02676}02676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02677}02677\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02758}02758\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_I2S\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02759}02759\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLI2SR\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02760}02760\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02761}02761\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02848}02848\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02849}02849\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLI2SQ\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02850}02850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02851}02851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02852}02852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02853}02853\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02869}02869\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_HCLK\_FREQ(\_\_SYSCLKFREQ\_\_,\ \_\_AHBPRESCALER\_\_)\ ((\_\_SYSCLKFREQ\_\_)\ >>\ AHBPrescTable[((\_\_AHBPRESCALER\_\_)\ \&\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02870}02870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE)\ >>\ \ RCC\_CFGR\_HPRE\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02871}02871\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02883}02883\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB1PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB1PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE1\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02884}02884\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02896}02896\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB2PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB2PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE2\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02897}02897\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02901}02901\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02905}02905\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02906}02906\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02910}02910\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02914}02914\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02920}02920\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02921}02921\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02922}02922\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\_CR\_CSSON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02923}02923\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02924}02924\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02930}02930\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02931}02931\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02932}02932\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02933}02933\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02934}02934\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02940}02940\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02941}02941\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02942}02942\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02943}02943\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02944}02944\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02950}02950\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02951}02951\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02952}02952\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02953}02953\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02954}02954\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02960}02960\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02961}02961\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02962}02962\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02963}02963\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02964}02964\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02970}02970\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02971}02971\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02972}02972\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02973}02973\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02974}02974\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02978}02978\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02982}02982\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02988}02988\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02989}02989\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02990}02990\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02991}02991\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02992}02992\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02998}02998\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l02999}02999\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03000}03000\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03001}03001\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03002}03002\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03008}03008\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03009}03009\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03010}03010\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03011}03011\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03012}03012\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03020}03020\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03021}03021\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03022}03022\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\_CR\_HSICAL}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\_CR\_HSICAL\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03023}03023\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03024}03024\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03034}03034\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_SetCalibTrimming(uint32\_t\ Value)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03035}03035\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03036}03036\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\_CR\_HSITRIM}},\ Value\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\_CR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03037}03037\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03038}03038\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03044}03044\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03045}03045\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03046}03046\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\_CR\_HSITRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\_CR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03047}03047\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03048}03048\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03052}03052\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03056}03056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03062}03062\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03063}03063\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03064}03064\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03065}03065\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03066}03066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03072}03072\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03073}03073\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03074}03074\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03075}03075\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03076}03076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03082}03082\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03083}03083\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03084}03084\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03085}03085\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03086}03086\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03092}03092\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03093}03093\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03094}03094\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03095}03095\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03096}03096\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03102}03102\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03103}03103\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03104}03104\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\_BDCR\_LSERDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\_BDCR\_LSERDY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03105}03105\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03106}03106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03107}03107\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSEMOD)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03114}03114\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableHighDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03115}03115\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03116}03116\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe360ffbda460aef12c42651a2b17583}{RCC\_BDCR\_LSEMOD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03117}03117\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03118}03118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03125}03125\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableHighDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03126}03126\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03127}03127\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe360ffbda460aef12c42651a2b17583}{RCC\_BDCR\_LSEMOD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03128}03128\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03129}03129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSEMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03130}03130\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03134}03134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03138}03138\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03144}03144\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03145}03145\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03146}03146\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03147}03147\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03148}03148\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03154}03154\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03155}03155\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03156}03156\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03157}03157\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03158}03158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03164}03164\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03165}03165\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03166}03166\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\_CSR\_LSIRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\_CSR\_LSIRDY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03167}03167\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03168}03168\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03172}03172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03176}03176\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03189}03189\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSysClkSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03190}03190\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03191}03191\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03192}03192\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03193}03193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03205}03205\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetSysClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03206}03206\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03207}03207\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03208}03208\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03209}03209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03225}03225\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAHBPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03226}03226\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03227}03227\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03228}03228\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03229}03229\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03241}03241\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB1Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03242}03242\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03243}03243\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03244}03244\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03245}03245\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03257}03257\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB2Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03258}03258\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03259}03259\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03260}03260\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03261}03261\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03276}03276\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03277}03277\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03278}03278\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03279}03279\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03280}03280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03291}03291\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetAPB1Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03292}03292\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03293}03293\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03294}03294\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03295}03295\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03306}03306\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetAPB2Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03307}03307\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03308}03308\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03309}03309\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03310}03310\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03314}03314\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03318}03318\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03319}03319\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO1EN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03325}03325\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO1\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03326}03326\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03327}03327\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b9ef1e8691a7701dd662207f6ebe45}{RCC\_CFGR\_MCO1EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03328}03328\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03329}03329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03335}03335\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO1\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03336}03336\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03337}03337\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b9ef1e8691a7701dd662207f6ebe45}{RCC\_CFGR\_MCO1EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03338}03338\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03339}03339\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03340}03340\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03341}03341\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2EN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03347}03347\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO2\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03348}03348\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03349}03349\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce755abd1e7d61821526edfb0c010a}{RCC\_CFGR\_MCO2EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03350}03350\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03351}03351\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03357}03357\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO2\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03358}03358\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03359}03359\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce755abd1e7d61821526edfb0c010a}{RCC\_CFGR\_MCO2EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03360}03360\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03361}03361\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03362}03362\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03391}03391\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ConfigMCO(uint32\_t\ MCOxSource,\ uint32\_t\ MCOxPrescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03392}03392\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03393}03393\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ (MCOxSource\ \&\ 0xFFFF0000U)\ |\ (MCOxPrescaler\ \&\ 0xFFFF0000U),\ (MCOxSource\ <<\ 16U)\ |\ (MCOxPrescaler\ <<\ 16U));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03394}03394\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03395}03395\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03399}03399\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03403}03403\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03413}03413\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetFMPI2CClockSource(uint32\_t\ FMPI2CxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03414}03414\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03415}03415\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46adf51f6538936e667eaf5411d2bfd4}{RCC\_DCKCFGR2\_FMPI2C1SEL}},\ FMPI2CxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03416}03416\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03417}03417\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03418}03418\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03419}03419\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03430}03430\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLPTIMClockSource(uint32\_t\ LPTIMxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03431}03431\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03432}03432\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{RCC\_DCKCFGR2\_LPTIM1SEL}},\ LPTIMxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03433}03433\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03434}03434\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03435}03435\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03436}03436\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03466}03466\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSAIClockSource(uint32\_t\ SAIxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03467}03467\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03468}03468\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ (SAIxSource\ \&\ 0xFFFF0000U),\ (SAIxSource\ <<\ 16U));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03469}03469\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03470}03470\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03471}03471\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03472}03472\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03482}03482\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSDIOClockSource(uint32\_t\ SDIOxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03483}03483\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03484}03484\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03485}03485\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea12ec0595716113ee0bc628191065}{RCC\_DCKCFGR\_SDIOSEL}},\ SDIOxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03486}03486\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03487}03487\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46adb346d1e550cb3dddc02adab94b78}{RCC\_DCKCFGR2\_SDIOSEL}},\ SDIOxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03488}03488\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03489}03489\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03490}03490\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03491}03491\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03492}03492\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03505}03505\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetCK48MClockSource(uint32\_t\ CK48MxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03506}03506\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03507}03507\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03508}03508\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4435e811dc07d95c883dc3608f39250}{RCC\_DCKCFGR\_CK48MSEL}},\ CK48MxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03509}03509\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03510}03510\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\_DCKCFGR2\_CK48MSEL}},\ CK48MxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03511}03511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03512}03512\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03513}03513\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03514}03514\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03527}03527\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRNGClockSource(uint32\_t\ RNGxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03528}03528\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03529}03529\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03530}03530\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4435e811dc07d95c883dc3608f39250}{RCC\_DCKCFGR\_CK48MSEL}},\ RNGxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03531}03531\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03532}03532\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\_DCKCFGR2\_CK48MSEL}},\ RNGxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03533}03533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03534}03534\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03535}03535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03536}03536\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03537}03537\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03550}03550\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetUSBClockSource(uint32\_t\ USBxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03551}03551\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03552}03552\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03553}03553\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4435e811dc07d95c883dc3608f39250}{RCC\_DCKCFGR\_CK48MSEL}},\ USBxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03554}03554\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03555}03555\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\_DCKCFGR2\_CK48MSEL}},\ USBxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03556}03556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03557}03557\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03558}03558\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03559}03559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03560}03560\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03561}03561\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03570}03570\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetCECClockSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03571}03571\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03572}03572\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1d7c774ade5c92eab4c21d56871d66}{RCC\_DCKCFGR2\_CECSEL}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03573}03573\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03574}03574\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03575}03575\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03595}03595\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetI2SClockSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03596}03596\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03597}03597\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03598}03598\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{RCC\_CFGR\_I2SSRC}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03599}03599\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03600}03600\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ (Source\ \&\ 0xFFFF0000U),\ (Source\ <<\ 16U));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03601}03601\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03602}03602\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03603}03603\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03604}03604\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03613}03613\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDSIClockSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03614}03614\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03615}03615\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25b0b69ad14d4c97dc6b8efe612fa1b5}{RCC\_DCKCFGR\_DSISEL}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03616}03616\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03617}03617\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03618}03618\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03619}03619\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03633}03633\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMAudioClockSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03634}03634\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03635}03635\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ (Source\ \&\ 0x0000FFFFU),\ (Source\ >>\ 16U));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03636}03636\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03637}03637\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03650}03650\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMClockSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03651}03651\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03652}03652\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc6915c59c8dcf6cb705bb00e71acc96}{RCC\_DCKCFGR\_CKDFSDM1SEL}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03653}03653\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03654}03654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03655}03655\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03656}03656\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03667}03667\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSPDIFRXClockSource(uint32\_t\ SPDIFRXxSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03668}03668\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03669}03669\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d63dba49985c86d33e5d717fd529446}{RCC\_DCKCFGR2\_SPDIFRXSEL}},\ SPDIFRXxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03670}03670\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03671}03671\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03672}03672\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03673}03673\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03684}03684\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetFMPI2CClockSource(uint32\_t\ FMPI2Cx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03685}03685\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03686}03686\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ FMPI2Cx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03687}03687\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03688}03688\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03689}03689\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03690}03690\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03702}03702\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetLPTIMClockSource(uint32\_t\ LPTIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03703}03703\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03704}03704\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{RCC\_DCKCFGR2\_LPTIM1SEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03705}03705\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03706}03706\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03707}03707\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03708}03708\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03744}03744\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetSAIClockSource(uint32\_t\ SAIx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03745}03745\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03746}03746\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ SAIx)\ >>\ 16U\ |\ SAIx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03747}03747\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03748}03748\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03749}03749\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03750}03750\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03761}03761\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetSDIOClockSource(uint32\_t\ SDIOx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03762}03762\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03763}03763\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03764}03764\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ SDIOx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03765}03765\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03766}03766\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ SDIOx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03767}03767\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03768}03768\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03769}03769\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03770}03770\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03771}03771\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03785}03785\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetCK48MClockSource(uint32\_t\ CK48Mx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03786}03786\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03787}03787\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03788}03788\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ CK48Mx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03789}03789\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03790}03790\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ CK48Mx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03791}03791\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03792}03792\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03793}03793\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03794}03794\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03808}03808\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetRNGClockSource(uint32\_t\ RNGx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03809}03809\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03810}03810\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03811}03811\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ RNGx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03812}03812\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03813}03813\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ RNGx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03814}03814\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03815}03815\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03816}03816\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03817}03817\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03818}03818\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03832}03832\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetUSBClockSource(uint32\_t\ USBx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03833}03833\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03834}03834\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03835}03835\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ USBx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03836}03836\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03837}03837\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ USBx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03838}03838\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03839}03839\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03840}03840\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03841}03841\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03842}03842\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03843}03843\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03853}03853\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetCECClockSource(uint32\_t\ CECx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03854}03854\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03855}03855\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ CECx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03856}03856\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03857}03857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03858}03858\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03880}03880\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetI2SClockSource(uint32\_t\ I2Sx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03881}03881\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03882}03882\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03883}03883\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ I2Sx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03884}03884\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03885}03885\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ I2Sx)\ >>\ 16U\ |\ I2Sx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03886}03886\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03887}03887\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03888}03888\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03889}03889\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03905}03905\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetDFSDMAudioClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03906}03906\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03907}03907\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ DFSDMx)\ <<\ 16U\ |\ DFSDMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03908}03908\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03909}03909\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03924}03924\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetDFSDMClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03925}03925\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03926}03926\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ DFSDMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03927}03927\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03928}03928\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03929}03929\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03930}03930\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03942}03942\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetSPDIFRXClockSource(uint32\_t\ SPDIFRXx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03943}03943\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03944}03944\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR2,\ SPDIFRXx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03945}03945\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03946}03946\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03947}03947\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03948}03948\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03958}03958\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetDSIClockSource(uint32\_t\ DSIx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03959}03959\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03960}03960\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ DSIx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03961}03961\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03962}03962\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03963}03963\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03967}03967\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03971}03971\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03985}03985\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTCClockSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03986}03986\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03987}03987\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03988}03988\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03989}03989\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l03999}03999\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetRTCClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04000}04000\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04001}04001\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04002}04002\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04003}04003\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04009}04009\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04010}04010\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04011}04011\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04012}04012\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04013}04013\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04019}04019\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04020}04020\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04021}04021\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04022}04022\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04023}04023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04029}04029\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04030}04030\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04031}04031\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04032}04032\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04033}04033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04039}04039\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ForceBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04040}04040\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04041}04041\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\_BDCR\_BDRST}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04042}04042\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04043}04043\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04049}04049\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ReleaseBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04050}04050\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04051}04051\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\_BDCR\_BDRST}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04052}04052\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04053}04053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04091}04091\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTC\_HSEPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04092}04092\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04093}04093\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04094}04094\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04095}04095\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04132}04132\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetRTC\_HSEPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04133}04133\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04134}04134\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04135}04135\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04136}04136\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04140}04140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04141}04141\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_TIMPRE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04145}04145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04154}04154\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetTIMPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04155}04155\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04156}04156\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04157}04157\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04158}04158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04166}04166\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetTIMPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04167}04167\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04168}04168\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\_DCKCFGR\_TIMPRE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04169}04169\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04170}04170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04174}04174\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_TIMPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04175}04175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04179}04179\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04185}04185\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04186}04186\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04187}04187\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04188}04188\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04189}04189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04196}04196\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04197}04197\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04198}04198\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04199}04199\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04200}04200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04206}04206\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04207}04207\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04208}04208\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04209}04209\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04210}04210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04305}04305\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SYS(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP\_R)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04306}04306\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04307}04307\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04308}04308\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04309}04309\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}},\ PLLP\_R);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04310}04310\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04311}04311\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}},\ PLLP\_R);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04312}04312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04313}04313\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04314}04314\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04411}04411\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04412}04412\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04413}04413\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04414}04414\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}\ |\ PLLQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04415}04415\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04416}04416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04417}04417\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04504}04504\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_DSI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04505}04505\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04506}04506\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04507}04507\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}\ |\ PLLR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04508}04508\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04509}04509\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04510}04510\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04511}04511\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04598}04598\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_I2S(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04599}04599\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04600}04600\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04601}04601\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}\ |\ PLLR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04602}04602\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04603}04603\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04604}04604\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04605}04605\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04692}04692\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SPDIFRX(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04693}04693\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04694}04694\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04695}04695\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}\ |\ PLLR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04696}04696\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04697}04697\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04698}04698\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04699}04699\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04700}04700\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04822}04822\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04823}04823\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04824}04824\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04825}04825\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04826}04826\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04827}04827\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04828}04828\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04829}04829\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04830}04830\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}\ |\ PLLR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04831}04831\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04832}04832\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705e2a170c9c570275f3d6bb0c74947b}{RCC\_DCKCFGR\_PLLDIVR}},\ PLLDIVR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04833}04833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04834}04834\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04835}04835\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04836}04836\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04837}04837\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04846}04846\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SetMainSource(uint32\_t\ PLLSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04847}04847\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04848}04848\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ PLLSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04849}04849\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04850}04850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04858}04858\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04859}04859\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04860}04860\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04861}04861\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04862}04862\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04870}04870\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04871}04871\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04872}04872\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04873}04873\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04874}04874\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04884}04884\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04885}04885\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04886}04886\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04887}04887\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04888}04888\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04909}04909\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04910}04910\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04911}04911\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04912}04912\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04913}04913\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04914}04914\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04927}04927\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04928}04928\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04929}04929\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04930}04930\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04931}04931\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04932}04932\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04933}04933\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04971}04971\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04972}04972\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04973}04973\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705e2a170c9c570275f3d6bb0c74947b}{RCC\_DCKCFGR\_PLLDIVR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04974}04974\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04975}04975\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l04976}04976\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05044}05044\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05045}05045\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05046}05046\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05047}05047\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05048}05048\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05062}05062\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigSpreadSpectrum(uint32\_t\ Mod,\ uint32\_t\ Inc,\ uint32\_t\ Sel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05063}05063\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05064}05064\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SSCGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{RCC\_SSCGR\_MODPER}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{RCC\_SSCGR\_INCSTEP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{RCC\_SSCGR\_SPREADSEL}},\ Mod\ |\ (Inc\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dee22588439c5aa7bc9ee69cb89cce9}{RCC\_SSCGR\_INCSTEP\_Pos}})\ |\ Sel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05065}05065\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05066}05066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05072}05072\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetPeriodModulation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05073}05073\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05074}05074\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SSCGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{RCC\_SSCGR\_MODPER}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05075}05075\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05076}05076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05083}05083\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetStepIncrementation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05084}05084\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05085}05085\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SSCGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{RCC\_SSCGR\_INCSTEP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dee22588439c5aa7bc9ee69cb89cce9}{RCC\_SSCGR\_INCSTEP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05086}05086\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05087}05087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05096}05096\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetSpreadSelection(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05097}05097\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05098}05098\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SSCGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{RCC\_SSCGR\_SPREADSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05099}05099\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05100}05100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05106}05106\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SpreadSpectrum\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05107}05107\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05108}05108\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SSCGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{RCC\_SSCGR\_SSCGEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05109}05109\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05110}05110\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05116}05116\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SpreadSpectrum\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05117}05117\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05118}05118\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SSCGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{RCC\_SSCGR\_SSCGEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05119}05119\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05120}05120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05124}05124\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05125}05125\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05129}05129\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05135}05135\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05136}05136\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05137}05137\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\_CR\_PLLI2SON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05138}05138\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05139}05139\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05145}05145\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05146}05146\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05147}05147\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\_CR\_PLLI2SON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05148}05148\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05149}05149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05155}05155\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05156}05156\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05157}05157\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{RCC\_CR\_PLLI2SRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{RCC\_CR\_PLLI2SRDY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05158}05158\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05159}05159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05160}05160\ \textcolor{preprocessor}{\#if\ (defined(RCC\_DCKCFGR\_PLLI2SDIVQ)\ ||\ defined(RCC\_DCKCFGR\_PLLI2SDIVR))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05339}05339\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ\_R,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05340}05340\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVQ\_R)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05341}05341\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05342}05342\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05343}05343\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05344}05344\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05345}05345\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05346}05346\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05347}05347\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05348}05348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05349}05349\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}},\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05350}05350\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05351}05351\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}},\ PLLQ\_R);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05352}05352\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18080f9f063307e69574aa540d77c4c1}{RCC\_DCKCFGR\_PLLI2SDIVQ}},\ PLLDIVQ\_R);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05353}05353\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05354}05354\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}},\ PLLQ\_R);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05355}05355\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb31f05850ee591a1f7b841cb347d701}{RCC\_DCKCFGR\_PLLI2SDIVR}},\ PLLDIVQ\_R);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05356}05356\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05357}05357\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05358}05358\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ \&\&\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05359}05359\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05360}05360\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05460}05460\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05461}05461\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05462}05462\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05463}05463\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05464}05464\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05465}05465\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05466}05466\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05467}05467\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05468}05468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05469}05469\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}},\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}}\ |\ PLLQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05470}05470\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05471}05471\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05472}05472\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05473}05473\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05559}05559\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_SPDIFRX(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05560}05560\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05561}05561\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05562}05562\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05563}05563\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05564}05564\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05565}05565\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05566}05566\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05567}05567\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae67e2170f62c3f3158660cab848597}{RCC\_PLLI2SCFGR\_PLLI2SP}},\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}}\ |\ PLLP);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05568}05568\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05569}05569\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05570}05570\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05664}05664\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_I2S(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05665}05665\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05666}05666\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05667}05667\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05668}05668\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05669}05669\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05670}05670\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05671}05671\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05672}05672\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05673}05673\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}},\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}}\ |\ PLLR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05674}05674\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05675}05675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05683}05683\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05684}05684\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05685}05685\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05686}05686\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05687}05687\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05688}05688\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05708}05708\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05709}05709\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05710}05710\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05711}05711\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05712}05712\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05713}05713\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05726}05726\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05727}05727\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05728}05728\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05729}05729\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05730}05730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05731}05731\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05742}05742\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05743}05743\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05744}05744\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae67e2170f62c3f3158660cab848597}{RCC\_PLLI2SCFGR\_PLLI2SP}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05745}05745\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05746}05746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05747}05747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05748}05748\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05787}05787\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDIVQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05788}05788\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05789}05789\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18080f9f063307e69574aa540d77c4c1}{RCC\_DCKCFGR\_PLLI2SDIVQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05790}05790\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05791}05791\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05792}05792\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05793}05793\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05831}05831\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05832}05832\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05833}05833\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb31f05850ee591a1f7b841cb347d701}{RCC\_DCKCFGR\_PLLI2SDIVR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05834}05834\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05835}05835\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05836}05836\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05905}05905\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05906}05906\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05907}05907\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05908}05908\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eb00ab54985afe99fa12a467fb58e0}{RCC\_PLLI2SCFGR\_PLLI2SM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05909}05909\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05910}05910\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05911}05911\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05912}05912\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05913}05913\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05925}05925\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLI2S\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05926}05926\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05927}05927\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05928}05928\ \ \ uint32\_t\ pllsrc\ =\ \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05929}05929\ \ \ uint32\_t\ plli2sssrc0\ =\ \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990147956912c8b2e0211e80196af41}{RCC\_PLLI2SCFGR\_PLLI2SSRC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05930}05930\ \ \ uint32\_t\ plli2sssrc1\ =\ \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990147956912c8b2e0211e80196af41}{RCC\_PLLI2SCFGR\_PLLI2SSRC}})\ >>\ 15U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05931}05931\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(pllsrc\ |\ plli2sssrc0\ |\ plli2sssrc1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05932}05932\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05933}05933\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05934}05934\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05935}05935\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05936}05936\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05940}05940\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05941}05941\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05942}05942\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05946}05946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05952}05952\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05953}05953\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05954}05954\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\_CR\_PLLSAION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05955}05955\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05956}05956\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05962}05962\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05963}05963\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05964}05964\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\_CR\_PLLSAION}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05965}05965\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05966}05966\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05972}05972\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05973}05973\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05974}05974\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\_CR\_PLLSAIRDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\_CR\_PLLSAIRDY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05975}05975\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l05976}05976\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06108}06108\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06109}06109\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVQ)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06110}06110\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06111}06111\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06112}06112\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06113}06113\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50cbab7aa0a389e4dc292172a8ca8b}{RCC\_PLLSAICFGR\_PLLSAIM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06114}06114\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06115}06115\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06116}06116\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06117}06117\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}},\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}}\ |\ PLLQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06118}06118\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b528af3124735a1f78fad18b27f0f}{RCC\_DCKCFGR\_PLLSAIDIVQ}},\ PLLDIVQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06119}06119\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06120}06120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06121}06121\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06207}06207\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06208}06208\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06209}06209\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06210}06210\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06211}06211\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50cbab7aa0a389e4dc292172a8ca8b}{RCC\_PLLSAICFGR\_PLLSAIM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06212}06212\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06213}06213\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}},\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06214}06214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06215}06215\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}},\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}}\ |\ PLLP);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06216}06216\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06217}06217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06218}06218\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06219}06219\ \textcolor{preprocessor}{\#if\ defined(LTDC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06314}06314\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_LTDC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06315}06315\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06316}06316\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06317}06317\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}},\ Source\ |\ PLLM);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06318}06318\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe89c42110c8e2deca3268b7a4d9af1}{RCC\_PLLSAICFGR\_PLLSAIR}},\ PLLN\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}}\ |\ PLLR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06319}06319\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1847e94395a45ce60745fd743a03a7d3}{RCC\_DCKCFGR\_PLLSAIDIVR}},\ PLLDIVR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06320}06320\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06321}06321\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06322}06322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06391}06391\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06392}06392\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06393}06393\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06394}06394\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50cbab7aa0a389e4dc292172a8ca8b}{RCC\_PLLSAICFGR\_PLLSAIM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06395}06395\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06396}06396\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06397}06397\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06398}06398\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06399}06399\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06407}06407\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06408}06408\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06409}06409\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06410}06410\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06411}06411\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06431}06431\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06432}06432\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06433}06433\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06434}06434\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06435}06435\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06436}06436\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06449}06449\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06450}06450\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06451}06451\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe89c42110c8e2deca3268b7a4d9af1}{RCC\_PLLSAICFGR\_PLLSAIR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06452}06452\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06453}06453\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06454}06454\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06455}06455\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06466}06466\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06467}06467\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06468}06468\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06469}06469\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06470}06470\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06471}06471\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06510}06510\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDIVQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06511}06511\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06512}06512\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b528af3124735a1f78fad18b27f0f}{RCC\_DCKCFGR\_PLLSAIDIVQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06513}06513\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06514}06514\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06515}06515\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06526}06526\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06527}06527\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06528}06528\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1847e94395a45ce60745fd743a03a7d3}{RCC\_DCKCFGR\_PLLSAIDIVR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06529}06529\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06530}06530\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06531}06531\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06535}06535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06536}06536\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06540}06540\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06546}06546\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06547}06547\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06548}06548\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\_CIR\_LSIRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06549}06549\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06550}06550\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06556}06556\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06557}06557\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06558}06558\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\_CIR\_LSERDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06559}06559\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06560}06560\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06566}06566\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06567}06567\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06568}06568\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\_CIR\_HSIRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06569}06569\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06570}06570\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06576}06576\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06577}06577\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06578}06578\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\_CIR\_HSERDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06579}06579\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06580}06580\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06586}06586\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06587}06587\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06588}06588\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\_CIR\_PLLRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06589}06589\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06590}06590\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06591}06591\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06597}06597\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06598}06598\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06599}06599\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}{RCC\_CIR\_PLLI2SRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06600}06600\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06601}06601\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06602}06602\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06603}06603\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06604}06604\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06610}06610\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06611}06611\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06612}06612\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425b11a624411ace33a1884128175f4f}{RCC\_CIR\_PLLSAIRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06613}06613\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06614}06614\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06615}06615\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06616}06616\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06622}06622\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06623}06623\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06624}06624\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\_CIR\_CSSC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06625}06625\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06626}06626\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06632}06632\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06633}06633\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06634}06634\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\_CIR\_LSIRDYF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\_CIR\_LSIRDYF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06635}06635\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06636}06636\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06642}06642\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06643}06643\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06644}06644\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\_CIR\_LSERDYF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\_CIR\_LSERDYF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06645}06645\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06646}06646\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06652}06652\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06653}06653\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06654}06654\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\_CIR\_HSIRDYF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\_CIR\_HSIRDYF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06655}06655\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06656}06656\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06662}06662\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06663}06663\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06664}06664\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\_CIR\_HSERDYF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\_CIR\_HSERDYF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06665}06665\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06666}06666\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06672}06672\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06673}06673\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06674}06674\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\_CIR\_PLLRDYF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\_CIR\_PLLRDYF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06675}06675\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06676}06676\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06677}06677\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06683}06683\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06684}06684\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06685}06685\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}{RCC\_CIR\_PLLI2SRDYF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}{RCC\_CIR\_PLLI2SRDYF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06686}06686\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06687}06687\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06688}06688\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06689}06689\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06695}06695\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06696}06696\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06697}06697\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33085822ed319bf2549742043e56f55f}{RCC\_CIR\_PLLSAIRDYF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33085822ed319bf2549742043e56f55f}{RCC\_CIR\_PLLSAIRDYF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06698}06698\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06699}06699\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06700}06700\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06706}06706\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06707}06707\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06708}06708\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\_CIR\_CSSF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\_CIR\_CSSF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06709}06709\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06710}06710\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06716}06716\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_IWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06717}06717\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06718}06718\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\_CSR\_IWDGRSTF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\_CSR\_IWDGRSTF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06719}06719\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06720}06720\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06726}06726\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06727}06727\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06728}06728\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\_CSR\_LPWRRSTF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\_CSR\_LPWRRSTF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06729}06729\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06730}06730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06736}06736\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06737}06737\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06738}06738\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\_CSR\_PINRSTF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\_CSR\_PINRSTF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06739}06739\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06740}06740\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06746}06746\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06747}06747\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06748}06748\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\_CSR\_PORRSTF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\_CSR\_PORRSTF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06749}06749\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06750}06750\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06756}06756\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06757}06757\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06758}06758\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\_CSR\_SFTRSTF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\_CSR\_SFTRSTF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06759}06759\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06760}06760\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06766}06766\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_WWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06767}06767\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06768}06768\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\_CSR\_WWDGRSTF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\_CSR\_WWDGRSTF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06769}06769\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06770}06770\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06771}06771\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_BORRSTF)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06777}06777\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06778}06778\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06779}06779\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\_CSR\_BORRSTF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\_CSR\_BORRSTF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06780}06780\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06781}06781\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_BORRSTF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06782}06782\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06788}06788\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06789}06789\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06790}06790\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\_CSR\_RMVF}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06791}06791\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06792}06792\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06796}06796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06800}06800\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06806}06806\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06807}06807\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06808}06808\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\_CIR\_LSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06809}06809\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06810}06810\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06816}06816\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06817}06817\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06818}06818\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\_CIR\_LSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06819}06819\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06820}06820\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06826}06826\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06827}06827\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06828}06828\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\_CIR\_HSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06829}06829\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06830}06830\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06836}06836\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06837}06837\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06838}06838\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\_CIR\_HSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06839}06839\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06840}06840\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06846}06846\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06847}06847\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06848}06848\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\_CIR\_PLLRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06849}06849\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06850}06850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06851}06851\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06857}06857\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06858}06858\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06859}06859\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{RCC\_CIR\_PLLI2SRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06860}06860\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06861}06861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06862}06862\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06863}06863\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06869}06869\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06870}06870\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06871}06871\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\_CIR\_PLLSAIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06872}06872\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06873}06873\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06874}06874\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06880}06880\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06881}06881\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06882}06882\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\_CIR\_LSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06883}06883\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06884}06884\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06890}06890\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06891}06891\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06892}06892\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\_CIR\_LSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06893}06893\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06894}06894\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06900}06900\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06901}06901\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06902}06902\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\_CIR\_HSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06903}06903\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06904}06904\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06910}06910\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06911}06911\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06912}06912\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\_CIR\_HSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06913}06913\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06914}06914\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06920}06920\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06921}06921\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06922}06922\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\_CIR\_PLLRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06923}06923\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06924}06924\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06925}06925\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06931}06931\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06932}06932\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06933}06933\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{RCC\_CIR\_PLLI2SRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06934}06934\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06935}06935\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06936}06936\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06937}06937\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06938}06938\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06944}06944\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06945}06945\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06946}06946\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\_CIR\_PLLSAIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06947}06947\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06948}06948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06949}06949\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06955}06955\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06956}06956\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06957}06957\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\_CIR\_LSIRDYIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\_CIR\_LSIRDYIE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06958}06958\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06959}06959\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06965}06965\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06966}06966\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06967}06967\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\_CIR\_LSERDYIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\_CIR\_LSERDYIE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06968}06968\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06969}06969\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06975}06975\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06976}06976\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06977}06977\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\_CIR\_HSIRDYIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\_CIR\_HSIRDYIE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06978}06978\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06979}06979\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06985}06985\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06986}06986\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06987}06987\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\_CIR\_HSERDYIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\_CIR\_HSERDYIE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06988}06988\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06989}06989\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06995}06995\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06996}06996\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06997}06997\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\_CIR\_PLLRDYIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\_CIR\_PLLRDYIE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06998}06998\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l06999}06999\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07000}07000\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07006}07006\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07007}07007\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07008}07008\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{RCC\_CIR\_PLLI2SRDYIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{RCC\_CIR\_PLLI2SRDYIE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07009}07009\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07010}07010\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07011}07011\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07012}07012\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07013}07013\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07019}07019\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07020}07020\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07021}07021\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\_CIR\_PLLSAIRDYIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\_CIR\_PLLSAIRDYIE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07022}07022\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07023}07023\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07024}07024\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07028}07028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07029}07029\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07033}07033\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07037}07037\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07041}07041\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_RCC\_GetSystemClocksFreq(LL\_RCC\_ClocksTypeDef\ *RCC\_Clocks);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07042}07042\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07043}07043\ uint32\_t\ LL\_RCC\_GetFMPI2CClockFreq(uint32\_t\ FMPI2CxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07044}07044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07045}07045\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07046}07046\ uint32\_t\ \ \ \ LL\_RCC\_GetLPTIMClockFreq(uint32\_t\ LPTIMxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07047}07047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07048}07048\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07049}07049\ uint32\_t\ \ \ \ LL\_RCC\_GetSAIClockFreq(uint32\_t\ SAIxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07050}07050\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07051}07051\ \textcolor{preprocessor}{\#if\ defined(SDIO)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07052}07052\ uint32\_t\ \ \ \ LL\_RCC\_GetSDIOClockFreq(uint32\_t\ SDIOxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07053}07053\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07054}07054\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07055}07055\ uint32\_t\ \ \ \ LL\_RCC\_GetRNGClockFreq(uint32\_t\ RNGxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07056}07056\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07057}07057\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07058}07058\ uint32\_t\ \ \ \ LL\_RCC\_GetUSBClockFreq(uint32\_t\ USBxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07059}07059\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07060}07060\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07061}07061\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07062}07062\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMAudioClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07063}07063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07064}07064\ uint32\_t\ \ \ \ LL\_RCC\_GetI2SClockFreq(uint32\_t\ I2SxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07065}07065\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07066}07066\ uint32\_t\ \ \ \ LL\_RCC\_GetCECClockFreq(uint32\_t\ CECxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07067}07067\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07068}07068\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07069}07069\ uint32\_t\ \ \ \ LL\_RCC\_GetLTDCClockFreq(uint32\_t\ LTDCxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07070}07070\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07071}07071\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07072}07072\ uint32\_t\ \ \ \ LL\_RCC\_GetSPDIFRXClockFreq(uint32\_t\ SPDIFRXxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07073}07073\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07074}07074\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07075}07075\ uint32\_t\ \ \ \ LL\_RCC\_GetDSIClockFreq(uint32\_t\ DSIxSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07076}07076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07080}07080\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07081}07081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07085}07085\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07089}07089\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07090}07090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07091}07091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07095}07095\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07096}07096\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07097}07097\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07098}07098\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07099}07099\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07100}07100\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__rcc_8h_source_l07101}07101\ }

\end{DoxyCode}
