Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.102,0.66
"Bus Turnaround Time (Slow 900mV 85C Model)",5.443,--
"Core (Slow 900mV 85C Model)",0.292,0.099
"Core Recovery/Removal (Slow 900mV 85C Model)",1.133,0.837
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",1.546,5.015
"Write (Slow 900mV 85C Model)",-0.077,-0.077
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.094,0.709
"Bus Turnaround Time (Slow 900mV 0C Model)",5.468,--
"Core (Slow 900mV 0C Model)",0.419,0.132
"Core Recovery/Removal (Slow 900mV 0C Model)",1.297,0.8
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",1.699,5.088
"Write (Slow 900mV 0C Model)",-0.063,-0.063
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.065,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.518,--
"Core (Fast 900mV 0C Model)",0.327,0.119
"Core Recovery/Removal (Fast 900mV 0C Model)",2.255,0.448
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",2.455,5.572
"Write (Fast 900mV 0C Model)",-0.067,-0.067
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
