{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704250748275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704250748275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  3 06:29:08 2024 " "Processing started: Wed Jan  3 06:29:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704250748275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250748275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combin -c combin " "Command: quartus_map --read_settings_files=on --write_settings_files=off combin -c combin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250748275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704250748396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704250748396 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(5) " "Verilog HDL information at counter.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "../../b/counter.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704250753606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit " "Found entity 1: counter_8_bit" {  } { { "../../b/counter.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250753607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250753607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA5/b/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA5/b/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pre_shift_reg_8_bit " "Found entity 1: pre_shift_reg_8_bit" {  } { { "../../b/shift_reg.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/b/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250753607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250753607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA5/c/combinational_part.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA5/c/combinational_part.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combin_test " "Found entity 1: combin_test" {  } { { "../combinational_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/combinational_part.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250753607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250753607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combin_test " "Elaborating entity \"combin_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704250753629 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "serOutValid combinational_part.sv(1) " "Output port \"serOutValid\" at combinational_part.sv(1) has no driver" {  } { { "../combinational_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/combinational_part.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704250753630 "|combin_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8_bit counter_8_bit:mycounter " "Elaborating entity \"counter_8_bit\" for hierarchy \"counter_8_bit:mycounter\"" {  } { { "../combinational_part.sv" "mycounter" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/combinational_part.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250753643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(11) " "Verilog HDL assignment warning at counter.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "../../b/counter.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250753643 "|combin_test|counter_8_bit:mycounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_shift_reg_8_bit pre_shift_reg_8_bit:myshifter " "Elaborating entity \"pre_shift_reg_8_bit\" for hierarchy \"pre_shift_reg_8_bit:myshifter\"" {  } { { "../combinational_part.sv" "myshifter" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/combinational_part.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250753646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serOutValid GND " "Pin \"serOutValid\" is stuck at GND" {  } { { "../combinational_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/combinational_part.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704250753939 "|combin_test|serOutValid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704250753939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704250753994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704250754321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250754321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704250754360 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704250754360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704250754360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704250754360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704250754362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  3 06:29:14 2024 " "Processing ended: Wed Jan  3 06:29:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704250754362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704250754362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704250754362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250754362 ""}
