 In Verilog, here's the implementation for the Moore state machine based on your description. The given state encoding and state transition table are used to create the state machine:

```verilog
module TopModule (
  input in,
  input [1:0] state,
  output reg [1:0] next_state,
  output out
);

// State encoding: A=2'b00, B=2'b01, C=2'b10, D=2'b11
always @(posedge clk) begin
  case (state)
    2'b00: // Current state is A
    begin
      if (in == 0)
        next_state <= 2'b00; // Stay in A
      else
        next_state <= 2'b01; // Transition to B
      out <= 0;
    end

    2'b01: // Current state is B
    begin
      if (in == 0)
        next_state <= 2'b10; // Transition to C
      else
        next_state <= 2'b01; // Stay in B
      out <= 0;
    end

    2'b10: // Current state is C
    begin
      if (in == 0)
        next_state <= 2'b00; // Transition to A
      else
        next_state <= 2'b11; // Transition to D
      out <= 0;
    end

    2'b11: // Current state is D
    begin
      if (in == 0)
        next_state <= 2'b10; // Stay in D
      else
        next_state <= 2'b01; // Transition to B
      out <= 1; // Output changes to 1 when in state D and input is 1
    end
  endcase
end
```