Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 16:16:42 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file send_tx_btn_control_sets_placed.rpt
| Design       : send_tx_btn
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            9 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG      | U_UART/U_UART_TX/tx_next         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      | U_Start_btn/E[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG      | U_Start_btn/edge_detect_reg_0[0] | rst_IBUF         |                2 |              8 |         4.00 |
|  U_Start_btn/r_1kHz |                                  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                                  |                  |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG      |                                  | rst_IBUF         |                7 |             20 |         2.86 |
+---------------------+----------------------------------+------------------+------------------+----------------+--------------+


