<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: Kernel/include/cpu/x86/x32/msr.hpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Kernel Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d3/d82/x32_2msr_8hpp.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">msr.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;types.h&gt;</code><br />
</div>
<p><a href="../../d3/d82/x32_2msr_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d7/dfa/namespaceCPU"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></td></tr>
<tr class="memdesc:d7/dfa/namespaceCPU"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> related functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/d78/namespaceCPU_1_1x32"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html">CPU::x32</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a6c41656dc4a6f098c79385cfedda7ff6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6">CPU::x32::MSRID</a> { <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aa89ab15b7b2dd1b41328b4c17fac2c98">CPU::x32::MSR_MONITOR_FILTER_SIZE</a> = 0x6
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2590b011b7b4de3b9adbb3a91c345d2b">CPU::x32::MSR_TIME_STAMP_COUNTER</a> = 0x10
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a50202492d3137f2b729401554f60fe1b">CPU::x32::MSR_PLATFORM_ID</a> = 0x17
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aae69c6e0738a184dd1ec443dab2f6924">CPU::x32::MSR_APIC_BASE</a> = 0x1B
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2bc8633638f7adbed64684ec4ad6ca60">CPU::x32::MSR_FEATURE_CONTROL</a> = 0x3A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a077f2c8c301e38781c52f4080c36b2f6">CPU::x32::MSR_TSC_ADJUST</a> = 0x3B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a37dccd9fe26b63995ec976e348b79f0b">CPU::x32::MSR_SPEC_CTRL</a> = 0x48
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a42da6b3c041c6502022f1cf3f8ed5eb9">CPU::x32::MSR_PRED_CMD</a> = 0x49
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3967dec41b258de3c0561041a87f99a1">CPU::x32::MSR_BIOS_UPDT_TRIG</a> = 0x79
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3b04a60c17cbaac66efbfbaf40794491">CPU::x32::MSR_BIOS_SIGN_ID</a> = 0x8B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af10321dfc7c4799ae98d9cc7a7d4fbd7">CPU::x32::MSR_SGXLEPUBKEYHASH0</a> = 0x8C
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a28414afa23f0be9f8ecbf2a73fa7ff6e">CPU::x32::MSR_SGXLEPUBKEYHASH1</a> = 0x8D
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae9437d43a60d93521cf08bcf44c1c189">CPU::x32::MSR_SGXLEPUBKEYHASH2</a> = 0x8E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6acbfc1d1d351758e6f5e3212c69eca595">CPU::x32::MSR_SGXLEPUBKEYHASH3</a> = 0x8F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae8c0e355ff8ea0ea1af4fde6c77a5c7d">CPU::x32::MSR_SMM_MONITOR_CTL</a> = 0x9B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a29b8a08c21d51f8620df13e04fee170f">CPU::x32::MSR_SMBASE</a> = 0x9E
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac1e16435eceb09821c3db65c86a772b2">CPU::x32::MSR_PMC0</a> = 0xC1
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9f0c8b6338d866ea2767717de4235f5e">CPU::x32::MSR_PMC1</a> = 0xC2
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a28409023764b2e6fe298c7cb7244bceb">CPU::x32::MSR_PMC2</a> = 0xC3
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6afd495618ca344d4dd97357d29d54b05f">CPU::x32::MSR_PMC3</a> = 0xC4
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a98eb65c06ff80d497ca69a501959a938">CPU::x32::MSR_PMC4</a> = 0xC5
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a87529e276a4c5eff29ef06e088e6fe34">CPU::x32::MSR_PMC5</a> = 0xC6
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8c8814169d8a6cb9a13e6ed4eea56014">CPU::x32::MSR_PMC6</a> = 0xC7
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6adb9ee75b6aec16a5555487cf8cb31dcb">CPU::x32::MSR_PMC7</a> = 0xC8
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9a7fcb5abf63a97b9823bd6a341f1df5">CPU::x32::MSR_UMWAIT_CONTROL</a> = 0xE1
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a573b807e5056d225d6869e886fd922e7">CPU::x32::MSR_MPERF</a> = 0xE7
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af66628292010b7d9ee4e42484a9c4ca8">CPU::x32::MSR_APERF</a> = 0xE8
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6adc2b034e1a00c5cd1bb77c818b51b767">CPU::x32::MSR_MTRRCAP</a> = 0xFE
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab31656e841fce4ed6cbb8971f007ae20">CPU::x32::MSR_ARCH_CAPABILITIES</a> = 0x10A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a40578100859b4388c6f229ef4b40af5b">CPU::x32::MSR_FLUSH_CMD</a> = 0x10B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a907e1ceb1e8b3e1dcc276a870ac7c8d6">CPU::x32::MSR_SYSENTER_CS</a> = 0x17A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6afafa099098dfcf494802b2907b420fc2">CPU::x32::MSR_SYSENTER_ESP</a> = 0x175
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad30d850d1620e98b020aef6b206df897">CPU::x32::MSR_SYSENTER_EIP</a> = 0x176
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac26d4de17b6ff8ff974f11f52278be4b">CPU::x32::MSR_MCG_CAP</a> = 0x179
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9cb83f9c5dbb9d87bd13968ae6123c5d">CPU::x32::MSR_MCG_STATUS</a> = 0x17A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6abeeb2c19ceaa62c9d9955f365e2448d7">CPU::x32::MSR_MCG_CTL</a> = 0x17B
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aa8c331d912e48576bba02da500541fa4">CPU::x32::MSR_PERFEVTSEL0</a> = 0x186
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0526f40e84b6604ff2d92b1b46dfa2c4">CPU::x32::MSR_PERFEVTSEL1</a> = 0x187
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aa4982b55bfb210f782426f1949e51c34">CPU::x32::MSR_PERFEVTSEL2</a> = 0x188
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad5606d143262fe349bf93e87e6d087c6">CPU::x32::MSR_PERFEVTSEL3</a> = 0x189
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5a77481fbe13d22925c2002db3fed409">CPU::x32::MSR_PERF_STATUS</a> = 0x198
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a51e78c54652303c24a96e6e06c47a13e">CPU::x32::MSR_PERF_CTL</a> = 0x199
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab3e05535a8338d558586f3124a90f81e">CPU::x32::MSR_CLOCK_MODULATION</a> = 0x19A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a12f26c4045b69752a074ca4537e248aa">CPU::x32::MSR_THERM_INTERRUPT</a> = 0x19B
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0cc3883382d1c9494b80e2ebee1ef51e">CPU::x32::MSR_THERM_STATUS</a> = 0x19C
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a195b91643b7aab8bf098afc5e56bbe9b">CPU::x32::MSR_MISC_ENABLE</a> = 0x1A0
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a09af572696ae27466eebdd9ca104a187">CPU::x32::MSR_ENERGY_PERF_BIAS</a> = 0x1B0
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad8a93bb968c5e108b571ee45b27f22ed">CPU::x32::MSR_PACKAGE_THERM_STATUS</a> = 0x1B1
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2f96b72879709d2b2f348e24efc5b47c">CPU::x32::MSR_PACKAGE_THERM_INTERRUPT</a> = 0x1B2
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6abe4119d877c8c262e95c01a8c5bc68fc">CPU::x32::MSR_DEBUGCTL</a> = 0x1D9
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a583f29ea04e8aafd76342202d9520511">CPU::x32::MSR_SMRR_PHYSBASE</a> = 0x1F2
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a744830135a11252de46554168273cb78">CPU::x32::MSR_SMRR_PHYSMASK</a> = 0x1F3
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6a843b34be471226ad5ca91feae0377c">CPU::x32::MSR_PLATFORM_DCA_CAP</a> = 0x1F8
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a124ab768eb2129c06101c3b7c6b506fa">CPU::x32::MSR_CPU_DCA_CAP</a> = 0x1F9
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a88012a1289aacb9ed770a21f484e882f">CPU::x32::MSR_DCA_0_CAP</a> = 0x1FA
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8f90ee0f0d17f4cd61087b89436236ee">CPU::x32::MSR_MTRR_PHYSBASE0</a> = 0x200
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6abf86fab39b15c7e566faa35a80912642">CPU::x32::MSR_MTRR_PHYSMASK0</a> = 0x201
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a57e208a1631fa1e8469b98f11758735a">CPU::x32::MSR_MTRR_PHYSBASE1</a> = 0x202
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a979c53cca2fc1056b6d35509e123bfd2">CPU::x32::MSR_MTRR_PHYSMASK1</a> = 0x203
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0adc393a4c0f815bf61e1aad69816910">CPU::x32::MSR_MTRR_PHYSBASE2</a> = 0x204
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6b05d5893d14f1728975dc5d7c2786fc">CPU::x32::MSR_MTRR_PHYSMASK2</a> = 0x205
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a552840fbd966ee68a708db2ab3f44c48">CPU::x32::MSR_MTRR_PHYSBASE3</a> = 0x206
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a684d3387a0c012900a25e93d4ded0d59">CPU::x32::MSR_MTRR_PHYSMASK3</a> = 0x207
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a38f912d7bfb075edacdbbdbe0935c131">CPU::x32::MSR_MTRR_PHYSBASE4</a> = 0x208
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0330ec978a2fd6e84f6825d5f36bc841">CPU::x32::MSR_MTRR_PHYSMASK4</a> = 0x209
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aabd51ae8943b9a19ddb82d2520308508">CPU::x32::MSR_MTRR_PHYSBASE5</a> = 0x20A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac279f9e37f633aa52a22d077f7c2e44e">CPU::x32::MSR_MTRR_PHYSMASK5</a> = 0x20B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a181f125879a3e0a6087d0760ebd55e8e">CPU::x32::MSR_MTRR_PHYSBASE6</a> = 0x20C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a505d995f22f42ac8b6bff30fdf0a9e0c">CPU::x32::MSR_MTRR_PHYSMASK6</a> = 0x20D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6afef3675af0e5c5c608ffe451fcbed817">CPU::x32::MSR_MTRR_PHYSBASE7</a> = 0x20E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a07d1f782105d0bc88a7539287ea882e2">CPU::x32::MSR_MTRR_PHYSMASK7</a> = 0x20F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af279c73600de4fca24c0ae57a3071b88">CPU::x32::MSR_MTRR_PHYSBASE8</a> = 0x210
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ade76e9b56e3898e340ff955c2bf130e5">CPU::x32::MSR_MTRR_PHYSMASK8</a> = 0x211
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5bfe07a0d4d42b292677c6889cd47389">CPU::x32::MSR_MTRR_PHYSBASE9</a> = 0x212
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6adfacd9b7a40b44fa9370cbcdefa63829">CPU::x32::MSR_MTRR_PHYSMASK9</a> = 0x213
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9641650dcbd8b6141ea1042e4a6582c9">CPU::x32::MSR_MTRR_FIX64K_00000</a> = 0x250
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a50e5f3cd241bfa6d85faf81d1dd1c806">CPU::x32::MSR_MTRR_FIX16K_80000</a> = 0x258
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9cbe345894003efe952d3622c659719a">CPU::x32::MSR_MTRR_FIX16K_A0000</a> = 0x259
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a93ff31f9f36d3f95614e1e91f16498a0">CPU::x32::MSR_MTRR_FIX4K_C0000</a> = 0x268
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6adbf5781575f8db9cf172aeb57597856d">CPU::x32::MSR_MTRR_FIX4K_C8000</a> = 0x269
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af18a7bd1aeb2f92e177458e07f9fa10b">CPU::x32::MSR_MTRR_FIX4K_D0000</a> = 0x26A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a332c8e06c6ffbe1c7974a76ce1a7707c">CPU::x32::MSR_MTRR_FIX4K_D8000</a> = 0x26B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad62612891fd2d1ee853fd72c23b9d2b1">CPU::x32::MSR_MTRR_FIX4K_E0000</a> = 0x26C
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5c64f292cbec85dcb4b7e73f4e83333a">CPU::x32::MSR_MTRR_FIX4K_E8000</a> = 0x26D
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6afa137e13b0d1b5ee5a4d809e136dbc1b">CPU::x32::MSR_MTRR_FIX4K_F0000</a> = 0x26E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aa57ba8e813ee87a0db57d4b947fba663">CPU::x32::MSR_MTRR_FIX4K_F8000</a> = 0x26F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a912fc1d76b96ecf1c5ba2297f25d79f2">CPU::x32::MSR_PAT</a> = 0x277
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8758a4260fb98d76ba107e31c47fbf2d">CPU::x32::MSR_MC0_CTL2</a> = 0x280
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a95cbbe17309dd11a8084347d4cff286a">CPU::x32::MSR_MC1_CTL2</a> = 0x281
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9fac082311fd1ad17df32b773532c4bd">CPU::x32::MSR_MC2_CTL2</a> = 0x282
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0de422f4ace8c2859a2f5f43cf898df8">CPU::x32::MSR_MC3_CTL2</a> = 0x283
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6abe9ea0971439175d8c60a5403770e051">CPU::x32::MSR_MC4_CTL2</a> = 0x284
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6aba72b675762c819dd9798e88b8d6b1">CPU::x32::MSR_MC5_CTL2</a> = 0x285
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3f4f53ac42311b16dbe8ef6a1176ded4">CPU::x32::MSR_MC6_CTL2</a> = 0x286
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1737c1edc19dafbb815f22f37892a943">CPU::x32::MSR_MC7_CTL2</a> = 0x287
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab7d4bf0b578535131296a7d0d5e21153">CPU::x32::MSR_MC8_CTL2</a> = 0x288
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5d263314312e3b0a1ac0dc7b0b79cb5d">CPU::x32::MSR_MC9_CTL2</a> = 0x289
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7cad4704746140931c2a90f7bf0b6b64">CPU::x32::MSR_MC10_CTL2</a> = 0x28A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a77c23eaba6d032c682a8b734610516ce">CPU::x32::MSR_MC11_CTL2</a> = 0x28B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a4dacd86621145caf73c45dc1ea2bd5da">CPU::x32::MSR_MC12_CTL2</a> = 0x28C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a84464db632d27fb0e87f34f42d347b07">CPU::x32::MSR_MC13_CTL2</a> = 0x28D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7e8527b5dd3a707ad32beae54b2901b2">CPU::x32::MSR_MC14_CTL2</a> = 0x28E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6c077a73153820aeb43253f422d07c27">CPU::x32::MSR_MC15_CTL2</a> = 0x28F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a82b4e89e8d2718c5756f3b1c20b24b2c">CPU::x32::MSR_MC16_CTL2</a> = 0x290
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6fbbf6e44bc61c915fe4b43c1a94da47">CPU::x32::MSR_MC17_CTL2</a> = 0x291
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3d0fdaedccba9122ae80c714c41435fb">CPU::x32::MSR_MC18_CTL2</a> = 0x292
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aeb7657f127afff7ea42740b0120e758e">CPU::x32::MSR_MC19_CTL2</a> = 0x293
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5fa8987763a6fac2df7a21d13910f998">CPU::x32::MSR_MC20_CTL2</a> = 0x294
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a78628d573deabce1f8dedfd61ed3f01a">CPU::x32::MSR_MC21_CTL2</a> = 0x295
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2cd73d394396ef75f7d2c76964aafc75">CPU::x32::MSR_MC22_CTL2</a> = 0x296
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a172dede14758b7adc70962c7d3e779ef">CPU::x32::MSR_MC23_CTL2</a> = 0x297
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6abf08a963c76524b4b59702a240cdd1ce">CPU::x32::MSR_MC24_CTL2</a> = 0x298
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6f645b248012307ed7ec0bdd88768b78">CPU::x32::MSR_MC25_CTL2</a> = 0x299
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a04990ee31abfac79baafdf5036fa7d52">CPU::x32::MSR_MC26_CTL2</a> = 0x29A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad21d1cad2a49368a235f1cd27ca33fb0">CPU::x32::MSR_MC27_CTL2</a> = 0x29B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a59bc5f699c2ee9d126e3f426d9978b60">CPU::x32::MSR_MC28_CTL2</a> = 0x29C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a687787c7e3a61323ff73ed1054056da1">CPU::x32::MSR_MC29_CTL2</a> = 0x29D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a4f15782c682c4de4a067f7a004b6e6fc">CPU::x32::MSR_MC30_CTL2</a> = 0x29E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a32f93eb3e556bd6cbee9dd7fa50d6e79">CPU::x32::MSR_MC31_CTL2</a> = 0x29F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0ca56064df69156bde455e4c4c6ef855">CPU::x32::MSR_MTRR_DEF_TYPE</a> = 0x2FF
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a43c08e0e50e97ec3bab576a1f007f5c4">CPU::x32::MSR_FIXED_CTR0</a> = 0x309
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af25e2190748207d30b61e3652b894c62">CPU::x32::MSR_FIXED_CTR1</a> = 0x30A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aea93d74badc4bdbac08566a8d2955ffe">CPU::x32::MSR_FIXED_CTR2</a> = 0x30B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae364efccb6fbc4a01b6d6e53d321a7fb">CPU::x32::MSR_PERF_CAPABILITIES</a> = 0x345
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2a4ae1dc13c395553319e3cff58fdc43">CPU::x32::MSR_FIXED_CTR_CTRL</a> = 0x38D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2ccead56161af606df8dde7e98516ef1">CPU::x32::MSR_PERF_GLOBAL_STATUS</a> = 0x38E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab39a51a2673faa1ea203063a3e2807ad">CPU::x32::MSR_PERF_GLOBAL_CTRL</a> = 0x38F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0481b0d676d0da71a85f021362e7d6e6">CPU::x32::MSR_PERF_GLOBAL_STATUS_RESET</a> = 0x390
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6acb2ee06d8ee8da141b255faf3f6b29b8">CPU::x32::MSR_PERF_GLOBAL_STATUS_SET</a> = 0x391
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af46487c8dd3ae096d1aef6533fa7af99">CPU::x32::MSR_PERF_GLOBAL_INUSE</a> = 0x392
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af8758ade1a6e107ac0d86f179b5dd27e">CPU::x32::MSR_PEBS_ENABLE</a> = 0x3F1
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a745ba9944823569d5aa6acea68d67fa9">CPU::x32::MSR_MC0_CTL</a> = 0x400
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aed491b88a732c1d11cb10aa89649f59a">CPU::x32::MSR_MC0_STATUS</a> = 0x401
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a904189fb0387a6ef2f7b1b6a297b0a7a">CPU::x32::MSR_MC0_ADDR</a> = 0x402
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac47fd7107ba875e47a5ffa7369df1d83">CPU::x32::MSR_MC0_MISC</a> = 0x403
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aaf2dbbc3e16cbeb00668efd4b2caa06e">CPU::x32::MSR_MC1_CTL</a> = 0x404
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5e5d4a7bc920fb10a7a2f342fade375a">CPU::x32::MSR_MC1_STATUS</a> = 0x405
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8987e787318a6d395cdfa44e0a88010e">CPU::x32::MSR_MC1_ADDR</a> = 0x406
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a736da5f4e6c894a42bfd87fb3c69f6b4">CPU::x32::MSR_MC1_MISC</a> = 0x407
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5a9538788c78effd943676d75ccd1d89">CPU::x32::MSR_MC2_CTL</a> = 0x408
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a350cf77b58997a512fd698f0f980f147">CPU::x32::MSR_MC2_STATUS</a> = 0x409
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a46e103fb8cabf3dc6bcb74788273d982">CPU::x32::MSR_MC2_ADDR</a> = 0x40A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a69b2649cba1dddb39678f1bacb768158">CPU::x32::MSR_MC2_MISC</a> = 0x40B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9c3bcdeb83402e41ff74a91fd594e9a2">CPU::x32::MSR_MC3_CTL</a> = 0x40C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac54ad4c18117721619db88cf017468c7">CPU::x32::MSR_MC3_STATUS</a> = 0x40D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5450b347440fafffa581e89e820c3675">CPU::x32::MSR_MC3_ADDR</a> = 0x40E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6fb8c736b351d56dcdd6a5462d796948">CPU::x32::MSR_MC3_MISC</a> = 0x40F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ace3da132a279c27ba1054df61a650003">CPU::x32::MSR_MC4_CTL</a> = 0x410
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2c964533162964a9f908c0262ab30635">CPU::x32::MSR_MC4_STATUS</a> = 0x411
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2197cd3abfe5d317cce99cf77c5d459e">CPU::x32::MSR_MC4_ADDR</a> = 0x412
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a27261cd0b89969034243f82d410c48c1">CPU::x32::MSR_MC4_MISC</a> = 0x413
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab85ec8b248e478ffe8bfbd069499e1c0">CPU::x32::MSR_MC5_CTL</a> = 0x414
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae9059a0dc9497ed38e500d853f0ce7d5">CPU::x32::MSR_MC5_STATUS</a> = 0x415
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aee3749a2c26eafd55f5e974be7641028">CPU::x32::MSR_MC5_ADDR</a> = 0x416
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7116f63c84c449cb827b0dddec1d3c44">CPU::x32::MSR_MC5_MISC</a> = 0x417
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad5178b218cabfc942f8b4c8a94f25891">CPU::x32::MSR_MC6_CTL</a> = 0x418
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a15a967166a988dbc5339f385e43f30af">CPU::x32::MSR_MC6_STATUS</a> = 0x419
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad3b8dc0633d4cf74c90de2aca477fddf">CPU::x32::MSR_MC6_ADDR</a> = 0x41A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6afd2428627223ee521a02de178b960f31">CPU::x32::MSR_MC6_MISC</a> = 0x41B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a65df7daffbe99e5c0d8c816f88f7ced7">CPU::x32::MSR_MC7_CTL</a> = 0x41C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8ee8f542588c569ea9860428d970e25f">CPU::x32::MSR_MC7_STATUS</a> = 0x41D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0dc29db3a8cdc31dfc53e991250fb443">CPU::x32::MSR_MC7_ADDR</a> = 0x41E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac5567dc6ed0621009134e6fa9e49cab8">CPU::x32::MSR_MC7_MISC</a> = 0x41F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac3c74de0f58b7da7adb8beef33e1763e">CPU::x32::MSR_MC8_CTL</a> = 0x420
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a742eb3f6cb23bd49713cc6e85cb80c48">CPU::x32::MSR_MC8_STATUS</a> = 0x421
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a408fab34143879373c0f9d6c4f65b347">CPU::x32::MSR_MC8_ADDR</a> = 0x422
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7d345fc7ef2cb1540b8028fea8b2cb00">CPU::x32::MSR_MC8_MISC</a> = 0x423
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a54ef242185e7a0d8ff6c720a563ac3ed">CPU::x32::MSR_MC9_CTL</a> = 0x424
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a74f5ef4ed8bf7fdcf2283d224fafbc14">CPU::x32::MSR_MC9_STATUS</a> = 0x425
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a83422ba296091f9d5b9413161535e24c">CPU::x32::MSR_MC9_ADDR</a> = 0x426
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a62c93d65773ff4389377814f09fe29fe">CPU::x32::MSR_MC9_MISC</a> = 0x427
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a825020724424dfe9ae66b4a06423060a">CPU::x32::MSR_MC10_CTL</a> = 0x428
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad5831a98956dca7b62076eb95c32a0b5">CPU::x32::MSR_MC10_STATUS</a> = 0x429
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac585a8b593f751d56941bc07dd82bcb4">CPU::x32::MSR_MC10_ADDR</a> = 0x42A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a93dabe186519893a40096df7a9eb675d">CPU::x32::MSR_MC10_MISC</a> = 0x42B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a983d9f841730935159a230d8e590697f">CPU::x32::MSR_MC11_CTL</a> = 0x42C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a968659951169d1282c9edb2639d140bb">CPU::x32::MSR_MC11_STATUS</a> = 0x42D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a769c4616e929b36b4df216907bd2cfa1">CPU::x32::MSR_MC11_ADDR</a> = 0x42E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab72900bb1a3452c31e4f57084fa64633">CPU::x32::MSR_MC11_MISC</a> = 0x42F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad36a6c9a1978176f066a128e4f36f1c1">CPU::x32::MSR_MC12_CTL</a> = 0x430
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6e57c76120742ad50e0f9802d06c8129">CPU::x32::MSR_MC12_STATUS</a> = 0x431
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8adc2832ee59d68de1ee6e833cccad6e">CPU::x32::MSR_MC12_ADDR</a> = 0x432
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ace4195a1bc8e1a77d2ad5bb061e94d47">CPU::x32::MSR_MC12_MISC</a> = 0x433
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aadd14aba81e537ce350b4416f3bc1295">CPU::x32::MSR_MC13_CTL</a> = 0x434
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aea6bbd531891ba7c14c603472101ca98">CPU::x32::MSR_MC13_STATUS</a> = 0x435
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5c1826c28a47d0ea3e6e8f89556c73ec">CPU::x32::MSR_MC13_ADDR</a> = 0x436
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1a162340e01feb471cf1355bb023be55">CPU::x32::MSR_MC13_MISC</a> = 0x437
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae60336564fd6ac6c6292efb92eb6fc3b">CPU::x32::MSR_MC14_CTL</a> = 0x438
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a29c01df8b42c17ac263c4e751008782f">CPU::x32::MSR_MC14_STATUS</a> = 0x439
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aec800399d0f8a8a216440d6ea8561ba2">CPU::x32::MSR_MC14_ADDR</a> = 0x43A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9fd31626a02c39980877b861db56433a">CPU::x32::MSR_MC14_MISC</a> = 0x43B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aeeeba1a5d2eebc3cbd8ca0388fd0a730">CPU::x32::MSR_MC15_CTL</a> = 0x43C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad6c7be66e1e1c71faa00487f3c3b5748">CPU::x32::MSR_MC15_STATUS</a> = 0x43D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a064e876abe763039d697cdc839590203">CPU::x32::MSR_MC15_ADDR</a> = 0x43E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1fbc20789ac7a183c575bf97803ee69c">CPU::x32::MSR_MC15_MISC</a> = 0x43F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ada6c5678ce02a490a2034616d1ff1565">CPU::x32::MSR_MC16_CTL</a> = 0x440
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2e3758f0db5307765d6f48530ccf1a50">CPU::x32::MSR_MC16_STATUS</a> = 0x441
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad1c47c63343f5aba85f12d39cfc60f3e">CPU::x32::MSR_MC16_ADDR</a> = 0x442
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6adedfdca1375b8195f80e918141819cf2">CPU::x32::MSR_MC16_MISC</a> = 0x443
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae183c60816488e75f6dde834f8555bae">CPU::x32::MSR_MC17_CTL</a> = 0x444
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5b07aa4933e9c4dd4bae5a3bef7a82de">CPU::x32::MSR_MC17_STATUS</a> = 0x445
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9d7d49278b4743805c38ed7488a240c9">CPU::x32::MSR_MC17_ADDR</a> = 0x446
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9040b0ea99b2d2425e0f3cbb42ddf5b7">CPU::x32::MSR_MC17_MISC</a> = 0x447
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a00879eeff13409b4e6bd166b958ced6a">CPU::x32::MSR_MC18_CTL</a> = 0x448
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8a7a646476ea6551f0e53fed51470da0">CPU::x32::MSR_MC18_STATUS</a> = 0x449
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3858bb0a073498a5365c5370b68f15e1">CPU::x32::MSR_MC18_ADDR</a> = 0x44A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6f2485ddf34fcec1268c3d5cee47c990">CPU::x32::MSR_MC18_MISC</a> = 0x44B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0837bd84c8c3d4d888b01da0842cd670">CPU::x32::MSR_MC19_CTL</a> = 0x44C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5b946b586c660b627a372527e0ee988e">CPU::x32::MSR_MC19_STATUS</a> = 0x44D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a858cca0bd03a33058488b01fef76082a">CPU::x32::MSR_MC19_ADDR</a> = 0x44E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a980c533dafdb4af0036d002273da0413">CPU::x32::MSR_MC19_MISC</a> = 0x44F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aec74077715200fa05d021b1ce9e93540">CPU::x32::MSR_MC20_CTL</a> = 0x450
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a960f4dac993c385194156282725cb431">CPU::x32::MSR_MC20_STATUS</a> = 0x451
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a517eb4a2d1989af514b98561c3e4e62c">CPU::x32::MSR_MC20_ADDR</a> = 0x452
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a12bb245598ff616331622fbeba2aa49e">CPU::x32::MSR_MC20_MISC</a> = 0x453
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aabaf9e484309c74f23e2af2047249b00">CPU::x32::MSR_MC21_CTL</a> = 0x454
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a65060348502198d360ecef96bd68c5a0">CPU::x32::MSR_MC21_STATUS</a> = 0x455
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aff8fad7fcc7e97076f16a6e833d4dbae">CPU::x32::MSR_MC21_ADDR</a> = 0x456
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a299fdc5232024da1342b4c8578bfd32e">CPU::x32::MSR_MC21_MISC</a> = 0x457
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac9a9815ddd5b7710582201c0f1a555a7">CPU::x32::MSR_MC22_CTL</a> = 0x458
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a47c6d24bd9cfc2df8a1e0fc7b3c99a19">CPU::x32::MSR_MC22_STATUS</a> = 0x459
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a31a75f0421864790e18567b21a1e901b">CPU::x32::MSR_MC22_ADDR</a> = 0x45A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6c8dc1742a4633c722fa838261e93e9f">CPU::x32::MSR_MC22_MISC</a> = 0x45B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5f6dd24b34d585de2512ae7039e62fcb">CPU::x32::MSR_MC23_CTL</a> = 0x45C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad3772bc4d9ff6b9e10bc6b78406ed896">CPU::x32::MSR_MC23_STATUS</a> = 0x45D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a40afa792a122c0cafaa0f8fef345b808">CPU::x32::MSR_MC23_ADDR</a> = 0x45E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6abb755d63f44d6e6194ea6e9551021550">CPU::x32::MSR_MC23_MISC</a> = 0x45F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a119ef81e165033b4449bf650d453c776">CPU::x32::MSR_MC24_CTL</a> = 0x460
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2458b8b24d6adb7fe03e9b7103863290">CPU::x32::MSR_MC24_STATUS</a> = 0x461
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a4ba76289d3ed6946c59fe26e31622e51">CPU::x32::MSR_MC24_ADDR</a> = 0x462
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0c86f35532bea7d823a79bfa39a7eed2">CPU::x32::MSR_MC24_MISC</a> = 0x463
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af90c7f9924084a4c05374ee7eb52ea3b">CPU::x32::MSR_MC25_CTL</a> = 0x464
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad9c4353855538100d05997c019bda183">CPU::x32::MSR_MC25_STATUS</a> = 0x465
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af284e9f92776ab2b2e0df6f0c8da8fd1">CPU::x32::MSR_MC25_ADDR</a> = 0x466
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6abe726357662a3599ab7d462afcf3f246">CPU::x32::MSR_MC25_MISC</a> = 0x467
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac544fbe1cca5a55e9ba2834d48063a75">CPU::x32::MSR_MC26_CTL</a> = 0x468
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6add6b554816b5f95f07242cc22cc743b0">CPU::x32::MSR_MC26_STATUS</a> = 0x469
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aea6844d9f77bfb86b2d90be4817b4175">CPU::x32::MSR_MC26_ADDR</a> = 0x46A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a26249f8215afb7e8a01b8195d7a55c80">CPU::x32::MSR_MC26_MISC</a> = 0x46B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a056a3bc4b430be893904875e294d94c8">CPU::x32::MSR_MC27_CTL</a> = 0x46C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a52504fe06296c7bf1547a93909063b5d">CPU::x32::MSR_MC27_STATUS</a> = 0x46D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a14b2dc4f942a6cffed821be05a980cf2">CPU::x32::MSR_MC27_ADDR</a> = 0x46E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a18f1f7b5accefb83f250e41a766185ad">CPU::x32::MSR_MC27_MISC</a> = 0x46F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2efb08ae9352f1a6343fb94b2dca26b4">CPU::x32::MSR_MC28_CTL</a> = 0x470
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1386d3cc28bc654ba3b09fab3bc00706">CPU::x32::MSR_MC28_STATUS</a> = 0x471
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a16310416b5634425fc658a4e9c97f2f7">CPU::x32::MSR_MC28_ADDR</a> = 0x472
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8f3db82c6fe47b7bf56f78a7428d7c7e">CPU::x32::MSR_MC28_MISC</a> = 0x473
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a22d257722577ee19e1e26a95876d93e7">CPU::x32::MSR_VMX_BASIC</a> = 0x480
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6adf51e4865ca658b612fb6b20a8927df9">CPU::x32::MSR_VMX_PINBASED_CTLS</a> = 0x481
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae930f8da6ad5a45c37297424708591d0">CPU::x32::MSR_VMX_PROCBASED_CTLS</a> = 0x482
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a59daf420be0aaa8200c6116c7f677cdb">CPU::x32::MSR_VMX_EXIT_CTLS</a> = 0x483
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a66094636395a931bbe31a5e5a5189e74">CPU::x32::MSR_VMX_ENTRY_CTLS</a> = 0x484
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7b4bfd73f6a8eff03ef025d5830d2124">CPU::x32::MSR_VMX_MISC</a> = 0x485
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a935cc8f5d6323b4022128c568ab47642">CPU::x32::MSR_VMX_CR0_FIXED0</a> = 0x486
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1d7d10ab0d467637a7cc9645aec4ac37">CPU::x32::MSR_VMX_CR0_FIXED1</a> = 0x487
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab028638b6a62988872ad0c3642b75759">CPU::x32::MSR_VMX_CR4_FIXED0</a> = 0x488
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae738238b5ff0ededcf9978431d49edef">CPU::x32::MSR_VMX_CR4_FIXED1</a> = 0x489
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aedbf51fd3c44e43137f913d0bea80d1d">CPU::x32::MSR_VMX_VMCS_ENUM</a> = 0x48A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3288b4865f0e87e1105a7d4c5baaa8dc">CPU::x32::MSR_VMX_PROCBASED_CTLS2</a> = 0x48B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae868a766b87ed5013b6f105082abf11c">CPU::x32::MSR_VMX_EPT_VPID_CAP</a> = 0x48C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5db1968beb5e383b249f0f72806b48c8">CPU::x32::MSR_VMX_TRUE_PINBASED_CTLS</a> = 0x48D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7fbf3fa177a02f3dff6bf765e4366046">CPU::x32::MSR_VMX_TRUE_PROCBASED_CTLS</a> = 0x48E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af80a22ada123e11160dcb381e4cc1d52">CPU::x32::MSR_VMX_TRUE_EXIT_CTLS</a> = 0x48F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a507ff627a3c806916331578bee30bbc7">CPU::x32::MSR_VMX_TRUE_ENTRY_CTLS</a> = 0x490
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad5d6af7c3b325ec6b792fac362e985ec">CPU::x32::MSR_VMX_VMFUNC</a> = 0x491
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6b177f83a83d8ce9bb884a64f2c14be8">CPU::x32::MSR_A_PMC0</a> = 0x4C1
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a4e6a6bdea309dc831f27d0b2fc461f6a">CPU::x32::MSR_A_PMC1</a> = 0x4C2
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3ce54e44cce250214032bf6cc98ff808">CPU::x32::MSR_A_PMC2</a> = 0x4C3
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3a31d3a5df2681df2a8dfac7264959c6">CPU::x32::MSR_A_PMC3</a> = 0x4C4
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a221a008dc0f3eb7ce9a107d57f76879a">CPU::x32::MSR_A_PMC4</a> = 0x4C5
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a23c5393543dd86b372e0320a9ea87328">CPU::x32::MSR_A_PMC5</a> = 0x4C6
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1f414332e26cfa2cc28aa19d3a5808b1">CPU::x32::MSR_A_PMC6</a> = 0x4C7
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2cee7b1a5e3026b57a9c5e235a4be796">CPU::x32::MSR_A_PMC7</a> = 0x4C8
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a94b48ceed7eab94c41849cfe12638729">CPU::x32::MSR_MCG_EXT_CTL</a> = 0x4D0
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a788bb69e62f2353b4c9e35d946e7a2e3">CPU::x32::MSR_SGX_SVN_STATUS</a> = 0x500
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aa2e94c0f8ab078a664488b25cfdf9851">CPU::x32::MSR_RTIT_OUTPUT_BASE</a> = 0x560
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6fbd77497e8acd1c9409f5dd0a4842b8">CPU::x32::MSR_RTIT_OUTPUT_MASK_PTRS</a> = 0x561
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a785ae07148b392466e41ac871171507a">CPU::x32::MSR_RTIT_CTL</a> = 0x570
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a054b260e43880b6aef006389915dd514">CPU::x32::MSR_RTIT_STATUS</a> = 0x571
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a88eded9cbd9eb31b87b81fb45b0fcaff">CPU::x32::MSR_RTIT_CR3_MATCH</a> = 0x572
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a024f7355114b8d08f9498f75a5a0b12c">CPU::x32::MSR_RTIT_ADDR0_A</a> = 0x580
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9702f6c2115b63dc96641e63b55eb08a">CPU::x32::MSR_RTIT_ADDR0_B</a> = 0x581
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad3464dd122bb1a87bbc1c3d11014a747">CPU::x32::MSR_RTIT_ADDR1_A</a> = 0x582
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2a31fc48f1152a22bce5251b3f92beb0">CPU::x32::MSR_RTIT_ADDR1_B</a> = 0x583
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5925ae3bf41146f8d2900e66d3006c5d">CPU::x32::MSR_RTIT_ADDR2_A</a> = 0x584
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aeff2c6179347442bc62c2d4c55e2e27e">CPU::x32::MSR_RTIT_ADDR2_B</a> = 0x585
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2a4d1a474d7aa40c76679c3a71ba52dd">CPU::x32::MSR_RTIT_ADDR3_A</a> = 0x586
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac609402bf70ec917604aa54975975162">CPU::x32::MSR_RTIT_ADDR3_B</a> = 0x587
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af8ffde34b92814d56ad03e6c57072a20">CPU::x32::MSR_DS_AREA</a> = 0x600
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a20eddbc24ac914e6961ae8ad02808def">CPU::x32::MSR_TSC_DEADLINE</a> = 0x6E0
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a54e34f5cb302e8a2096e9d60bb2956f5">CPU::x32::MSR_PM_ENABLE</a> = 0x770
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9b7accb45dfd7a3821bf92308c37c3c3">CPU::x32::MSR_HWP_CAPABILITIES</a> = 0x771
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a189edcfd8a0471d38f2935081c5dadcf">CPU::x32::MSR_HWP_REQUEST_PKG</a> = 0x772
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a73a7f2435737814893d48843626dfca0">CPU::x32::MSR_HWP_INTERRUPT</a> = 0x773
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6acdfbaa92169fb47a49e4cf2d06971120">CPU::x32::MSR_HWP_REQUEST</a> = 0x774
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6acbc1fb3da9e918561840918349ebb24d">CPU::x32::MSR_HWP_STATUS</a> = 0x777
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6adb4cc6f64e37db922a6aac8a272e83b2">CPU::x32::MSR_X2APIC_APICID</a> = 0x802
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0b0ec381a26b2f1f7a3306da5bb482a4">CPU::x32::MSR_X2APIC_VERSION</a> = 0x803
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8ab39ce44337a6042341394fcc9d753e">CPU::x32::MSR_X2APIC_TPR</a> = 0x808
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a38460435fa30dd139816ad5d917d0791">CPU::x32::MSR_X2APIC_PPR</a> = 0x80A
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8c3f568d86e63de0f84a136cd6da4739">CPU::x32::MSR_X2APIC_EOI</a> = 0x80B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a21ce0673863588bc8b6839d0a63070aa">CPU::x32::MSR_X2APIC_LDR</a> = 0x80D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6acf575773f13931d04b27e18547083e91">CPU::x32::MSR_X2APIC_SIVR</a> = 0x80F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac2e610fbc978f1bebbcf7aa42634e4ea">CPU::x32::MSR_X2APIC_ISR0</a> = 0x810
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a22ead37f97e1322372393918beaa9312">CPU::x32::MSR_X2APIC_ISR1</a> = 0x811
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad3052db8a730f2ee937a35f654454f56">CPU::x32::MSR_X2APIC_ISR2</a> = 0x812
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad602f3a77943bee7824ed8bf969473fc">CPU::x32::MSR_X2APIC_ISR3</a> = 0x813
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8631047fcd653ab96f3d5592f171ed76">CPU::x32::MSR_X2APIC_ISR4</a> = 0x814
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6cf39a933754113a44296502f3a95f72">CPU::x32::MSR_X2APIC_ISR5</a> = 0x815
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a508752b10a2d131054f2ae6f6d5bdba1">CPU::x32::MSR_X2APIC_ISR6</a> = 0x816
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1fd0e31aed3e2dcc7b870ef2301bc52f">CPU::x32::MSR_X2APIC_ISR7</a> = 0x817
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a4222e943933995e5fdb7a75f8b06a03c">CPU::x32::MSR_X2APIC_TMR0</a> = 0x818
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0e5f01ae24906caf014b7390ea52ca66">CPU::x32::MSR_X2APIC_TMR1</a> = 0x819
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7f63fcfb37980d7bfdbe7ae1756bf226">CPU::x32::MSR_X2APIC_TMR2</a> = 0x81A
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a67d8d4b0a61644d0e0f5d22211a681c3">CPU::x32::MSR_X2APIC_TMR3</a> = 0x81B
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad0482e9b35507fbd2196ac5a7f815b21">CPU::x32::MSR_X2APIC_TMR4</a> = 0x81C
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ab2de4ad9dcb6127caf03c272afc0d254">CPU::x32::MSR_X2APIC_TMR5</a> = 0x81D
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a0eee72379dceeb4189dc64e9ef058bce">CPU::x32::MSR_X2APIC_TMR6</a> = 0x81E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a87e976d34fd288e08033339264e221dd">CPU::x32::MSR_X2APIC_TMR7</a> = 0x81F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7f3161dbae34f31aaff929465c4748d3">CPU::x32::MSR_X2APIC_IRR0</a> = 0x820
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a78f31e77100c1d4cd03bdfb9eeab6322">CPU::x32::MSR_X2APIC_IRR1</a> = 0x821
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a22238a2a2d3f9315a26ed6ec5f329c96">CPU::x32::MSR_X2APIC_IRR2</a> = 0x822
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aadcfca20e4b5ebacecee205c21cdf3e1">CPU::x32::MSR_X2APIC_IRR3</a> = 0x823
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a5eeca7da5d713961f4be188cbe4708ab">CPU::x32::MSR_X2APIC_IRR4</a> = 0x824
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae1c5a5df3bf9183c15cf30eed53224fd">CPU::x32::MSR_X2APIC_IRR5</a> = 0x825
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1f95cf5d4720befa0d91d9d0365eea6f">CPU::x32::MSR_X2APIC_IRR6</a> = 0x826
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a935f36164cd57afe09bc30dea9aa5ae1">CPU::x32::MSR_X2APIC_IRR7</a> = 0x827
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6c0dfa2cad6e278ddd568200cd0c3579">CPU::x32::MSR_X2APIC_ESR</a> = 0x828
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1ef359adc13aa44a015e75ab2ce355a5">CPU::x32::MSR_X2APIC_LVT_CMCI</a> = 0x82F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ac948e1f1b5d295944e2d5f40f8ba1fcd">CPU::x32::MSR_X2APIC_ICR</a> = 0x830
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a4ce915052dc8a2580bc1b69059e2e0cd">CPU::x32::MSR_X2APIC_LVT_TIMER</a> = 0x832
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6af0bebe254c93a5ec0fd655ae2787bf0c">CPU::x32::MSR_X2APIC_LVT_THERMAL</a> = 0x833
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a18e7d910f315adc1402e205ba90d2704">CPU::x32::MSR_X2APIC_LVT_PMI</a> = 0x834
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1e0303a4bfa149ea93ec7b6ec0a482ca">CPU::x32::MSR_X2APIC_LVT_LINT0</a> = 0x835
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3b216eab38b35c91b768171c20c6d3af">CPU::x32::MSR_X2APIC_LVT_LINT1</a> = 0x836
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a2a8f0e1fd2d620a78a3f281ebf08735c">CPU::x32::MSR_X2APIC_LVT_ERROR</a> = 0x837
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a71b03d35241eb2326189585982f2bc68">CPU::x32::MSR_X2APIC_INIT_COUNT</a> = 0x838
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9be6832ecbc4a29dca9942edd97f99d5">CPU::x32::MSR_X2APIC_CUR_COUNT</a> = 0x839
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a40b891f92b0391ad4f7db572fadeb177">CPU::x32::MSR_X2APIC_DIV_CONF</a> = 0x83E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a96d3e7ac59e6f2946043911b0bb2d4fe">CPU::x32::MSR_X2APIC_SELF_IPI</a> = 0x83F
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ae81cdc685bebd08fbb5599222fdd8787">CPU::x32::MSR_DEBUG_INTERFACE</a> = 0xC80
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6acaae8086a1591215f8fb9c67e5ce7b78">CPU::x32::MSR_L3_QOS_CFG</a> = 0xC81
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a36cdeaef3afa07cb186c03ebb1cef827">CPU::x32::MSR_L2_QOS_CFG</a> = 0xC82
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a46232b551fddbc45ac07f34555e01ea0">CPU::x32::MSR_QM_EVTSEL</a> = 0xC8D
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a32c8f8469335d18c29e7026f949c2ec0">CPU::x32::MSR_QM_CTR</a> = 0xC8E
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9a7ad3814ff9d56807dec2d55da3e18c">CPU::x32::MSR_PQR_ASSOC</a> = 0xC8F
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a3f7b49dfb1f52d710220a5046a697151">CPU::x32::MSR_L3_MASK_0</a> = 0xC90
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a519842a8d5c7a4cd23e7a18da23d29e3">CPU::x32::MSR_L2_MASK_0</a> = 0xD10
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a35545bccfab9b72b2ebccb4103863dfe">CPU::x32::MSR_BNDCFGS</a> = 0xD90
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a9d1dbc5e01c0f75858112ed48c644c63">CPU::x32::MSR_XSS</a> = 0xDA0
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a88409aa8441d3baefeb95a63ec0024d2">CPU::x32::MSR_PKG_HDC_CTL</a> = 0xDB0
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a1c93a95ac86718b3bf95974762bacfc4">CPU::x32::MSR_PM_CTL1</a> = 0xDB1
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a120c6d593fda6a51de79bea5a79ec213">CPU::x32::MSR_THREAD_STALL</a> = 0xDB2
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a09e532f14d00bd7ef2140139ef871c72">CPU::x32::MSR_EFER</a> = 0xC0000080
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a533aa72e80bfb1cd45996e8b480556aa">CPU::x32::MSR_STAR</a> = 0xC0000081
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a8315145b7c00713e26891d8a9a11e3c8">CPU::x32::MSR_LSTAR</a> = 0xC0000082
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a372af8efeb3c2e8de898516bafd4b0d2">CPU::x32::MSR_CSTAR</a> = 0xC0000083
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a359c302791ebe5e988d7e0556cb364b3">CPU::x32::MSR_SYSCALL_MASK</a> = 0xC0000084
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a721d94f76546608c66dbd55be19779a1">CPU::x32::MSR_FS_BASE</a> = 0xC0000100
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a6f21504ca2d52f6f0106a7e67a3ac101">CPU::x32::MSR_GS_BASE</a> = 0xC0000101
, <br />
&#160;&#160;<a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad9676cd8b3d999882cafe63abbf8465a">CPU::x32::MSR_SHADOW_GS_BASE</a> = 0xC0000102
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6ad3d2819ceb834952ed6b66caca1e1187">CPU::x32::MSR_TSC_AUX</a> = 0xC0000103
, <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6a7a38772369858292e0a8adbe7423009a">CPU::x32::MSR_CR_PAT</a> = 0x00000277
<br />
 }</td></tr>
<tr class="separator:a6c41656dc4a6f098c79385cfedda7ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_52bed8acfaac088d5968cb2c84d7645d.html">Kernel</a></li><li class="navelem"><a class="el" href="../../dir_2c335c1ccbf6ef7c89cc08c9ed88be2e.html">include</a></li><li class="navelem"><a class="el" href="../../dir_a1d90b661877d34cc639acf3578e068f.html">cpu</a></li><li class="navelem"><a class="el" href="../../dir_4e86b961e35f6d50eec768b7c3e65350.html">x86</a></li><li class="navelem"><a class="el" href="../../dir_14b25a93c7438d145672790a55a58a1e.html">x32</a></li><li class="navelem"><a class="el" href="../../d3/d82/x32_2msr_8hpp.html">msr.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
