[
    {
        "line": 10,
        "fullcodeline": "pmnc = xscale2pmu_read_pmnc();"
    },
    {
        "line": 11,
        "fullcodeline": "xscale2pmu_write_pmnc(pmnc & ~XSCALE_PMU_ENABLE);"
    },
    {
        "line": 14,
        "fullcodeline": "of_flags = xscale2pmu_read_overflow_flags();"
    },
    {
        "line": 19,
        "fullcodeline": "xscale2pmu_write_overflow_flags(of_flags);"
    },
    {
        "line": 21,
        "fullcodeline": "regs = get_irq_regs();"
    },
    {
        "line": 23,
        "fullcodeline": "perf_sample_data_init(&data, 0);"
    },
    {
        "line": 25,
        "fullcodeline": "cpuc = &__get_cpu_var(cpu_hw_events);"
    },
    {
        "line": 46,
        "fullcodeline": "irq_work_run();"
    },
    {
        "line": 51,
        "fullcodeline": "pmnc = xscale2pmu_read_pmnc() | XSCALE_PMU_ENABLE;"
    },
    {
        "line": 52,
        "fullcodeline": "xscale2pmu_write_pmnc(pmnc);"
    },
    {
        "line": 15,
        "fullcodeline": "if (!(of_flags & XSCALE2_OVERFLOWED_MASK))"
    },
    {
        "line": 26,
        "fullcodeline": "for (idx = 0; idx <= armpmu->num_events; ++idx) {"
    },
    {
        "line": 36,
        "fullcodeline": "hwc = &event->hw;"
    },
    {
        "line": 37,
        "fullcodeline": "armpmu_event_update(event, hwc, idx, 1);"
    },
    {
        "line": 30,
        "fullcodeline": "if (!test_bit(idx, cpuc->active_mask))"
    },
    {
        "line": 33,
        "fullcodeline": "if (!xscale2_pmnc_counter_has_overflowed(pmnc, idx))"
    },
    {
        "line": 39,
        "fullcodeline": "if (!armpmu_event_set_period(event, hwc, idx))"
    },
    {
        "line": 42,
        "fullcodeline": "if (perf_event_overflow(event, &data, regs))"
    },
    {
        "line": 43,
        "fullcodeline": "armpmu->disable(hwc, idx);"
    }
]