
SAMW25_HTTP_AND_MQTT_STARTER_CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f4b0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000002fc  20000000  0000f4b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000fc0  200002fc  0000f7ac  000202fc  2**2
                  ALLOC
  3 .stack        00002004  200012bc  0001076c  000202fc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020324  2**0
                  CONTENTS, READONLY
  6 .debug_info   00082c67  00000000  00000000  0002037d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000c699  00000000  00000000  000a2fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00022be2  00000000  00000000  000af67d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000017b8  00000000  00000000  000d225f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000021f8  00000000  00000000  000d3a17  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002a3cd  00000000  00000000  000d5c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0002a565  00000000  00000000  000fffdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000a13ac  00000000  00000000  0012a541  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004ed8  00000000  00000000  001cb8f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c0 32 00 20 2d 67 00 00 29 67 00 00 29 67 00 00     .2. -g..)g..)g..
	...
      2c:	29 67 00 00 00 00 00 00 00 00 00 00 29 67 00 00     )g..........)g..
      3c:	6d 8d 00 00 29 67 00 00 29 67 00 00 29 67 00 00     m...)g..)g..)g..
      4c:	ed 47 00 00 d5 41 00 00 29 67 00 00 29 67 00 00     .G...A..)g..)g..
      5c:	29 67 00 00 29 67 00 00 15 4c 00 00 25 4c 00 00     )g..)g...L..%L..
      6c:	35 4c 00 00 45 4c 00 00 55 4c 00 00 65 4c 00 00     5L..EL..UL..eL..
      7c:	f9 66 00 00 09 67 00 00 19 67 00 00 29 67 00 00     .f...g...g..)g..
      8c:	29 67 00 00 29 67 00 00 00 00 00 00 00 00 00 00     )g..)g..........
      9c:	29 67 00 00 29 67 00 00 29 67 00 00 29 67 00 00     )g..)g..)g..)g..
      ac:	29 67 00 00 00 00 00 00                             )g......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200002fc 	.word	0x200002fc
      d4:	00000000 	.word	0x00000000
      d8:	0000f4b0 	.word	0x0000f4b0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000300 	.word	0x20000300
     108:	0000f4b0 	.word	0x0000f4b0
     10c:	0000f4b0 	.word	0x0000f4b0
     110:	00000000 	.word	0x00000000

00000114 <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
     114:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
     116:	4b06      	ldr	r3, [pc, #24]	; (130 <sd_mmc_configure_slot+0x1c>)
     118:	6819      	ldr	r1, [r3, #0]
     11a:	7f8b      	ldrb	r3, [r1, #30]
     11c:	1e5a      	subs	r2, r3, #1
     11e:	4193      	sbcs	r3, r2
     120:	b2db      	uxtb	r3, r3
     122:	7b4a      	ldrb	r2, [r1, #13]
     124:	6809      	ldr	r1, [r1, #0]
     126:	4803      	ldr	r0, [pc, #12]	; (134 <sd_mmc_configure_slot+0x20>)
     128:	7800      	ldrb	r0, [r0, #0]
     12a:	4c03      	ldr	r4, [pc, #12]	; (138 <sd_mmc_configure_slot+0x24>)
     12c:	47a0      	blx	r4
			sd_mmc_card->bus_width, sd_mmc_card->high_speed);
}
     12e:	bd10      	pop	{r4, pc}
     130:	20000318 	.word	0x20000318
     134:	20000340 	.word	0x20000340
     138:	00000dd1 	.word	0x00000dd1

0000013c <sd_mmc_select_slot>:
{
     13c:	b510      	push	{r4, lr}
		return SD_MMC_ERR_SLOT;
     13e:	2304      	movs	r3, #4
	if (slot >= SD_MMC_MEM_CNT) {
     140:	2800      	cmp	r0, #0
     142:	d001      	beq.n	148 <sd_mmc_select_slot+0xc>
}
     144:	0018      	movs	r0, r3
     146:	bd10      	pop	{r4, pc}
	if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
     148:	4b0e      	ldr	r3, [pc, #56]	; (184 <sd_mmc_select_slot+0x48>)
			|| (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE)) {
     14a:	7a9b      	ldrb	r3, [r3, #10]
	if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
     14c:	3b03      	subs	r3, #3
     14e:	2b01      	cmp	r3, #1
     150:	d90d      	bls.n	16e <sd_mmc_select_slot+0x32>
	sd_mmc_slot_sel = slot;
     152:	2200      	movs	r2, #0
     154:	4b0c      	ldr	r3, [pc, #48]	; (188 <sd_mmc_select_slot+0x4c>)
     156:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
     158:	4c0a      	ldr	r4, [pc, #40]	; (184 <sd_mmc_select_slot+0x48>)
     15a:	4b0c      	ldr	r3, [pc, #48]	; (18c <sd_mmc_select_slot+0x50>)
     15c:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
     15e:	4b0c      	ldr	r3, [pc, #48]	; (190 <sd_mmc_select_slot+0x54>)
     160:	4798      	blx	r3
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
     162:	7aa3      	ldrb	r3, [r4, #10]
     164:	3b02      	subs	r3, #2
     166:	4258      	negs	r0, r3
     168:	4143      	adcs	r3, r0
     16a:	b2db      	uxtb	r3, r3
     16c:	e7ea      	b.n	144 <sd_mmc_select_slot+0x8>
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
     16e:	4b05      	ldr	r3, [pc, #20]	; (184 <sd_mmc_select_slot+0x48>)
     170:	2202      	movs	r2, #2
     172:	729a      	strb	r2, [r3, #10]
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
     174:	4a07      	ldr	r2, [pc, #28]	; (194 <sd_mmc_select_slot+0x58>)
     176:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
     178:	2201      	movs	r2, #1
     17a:	735a      	strb	r2, [r3, #13]
		sd_mmc_cards[slot].high_speed = 0;
     17c:	2200      	movs	r2, #0
     17e:	779a      	strb	r2, [r3, #30]
     180:	e7e7      	b.n	152 <sd_mmc_select_slot+0x16>
     182:	46c0      	nop			; (mov r8, r8)
     184:	2000031c 	.word	0x2000031c
     188:	20000340 	.word	0x20000340
     18c:	20000318 	.word	0x20000318
     190:	00000115 	.word	0x00000115
     194:	00061a80 	.word	0x00061a80

00000198 <sd_mmc_cmd13>:
{
     198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     19a:	4d09      	ldr	r5, [pc, #36]	; (1c0 <sd_mmc_cmd13+0x28>)
			if (!driver_send_cmd(SDMMC_SPI_CMD13_SEND_STATUS, 0)) {
     19c:	4f09      	ldr	r7, [pc, #36]	; (1c4 <sd_mmc_cmd13+0x2c>)
			if (!(driver_get_response() & 0xFF)) {
     19e:	4e0a      	ldr	r6, [pc, #40]	; (1c8 <sd_mmc_cmd13+0x30>)
			if (!driver_send_cmd(SDMMC_SPI_CMD13_SEND_STATUS, 0)) {
     1a0:	2100      	movs	r1, #0
     1a2:	480a      	ldr	r0, [pc, #40]	; (1cc <sd_mmc_cmd13+0x34>)
     1a4:	47b8      	blx	r7
     1a6:	1e04      	subs	r4, r0, #0
     1a8:	d007      	beq.n	1ba <sd_mmc_cmd13+0x22>
			if (!(driver_get_response() & 0xFF)) {
     1aa:	47b0      	blx	r6
     1ac:	23ff      	movs	r3, #255	; 0xff
     1ae:	4203      	tst	r3, r0
     1b0:	d003      	beq.n	1ba <sd_mmc_cmd13+0x22>
     1b2:	3d01      	subs	r5, #1
		if (nec_timeout-- == 0) {
     1b4:	2d00      	cmp	r5, #0
     1b6:	d1f3      	bne.n	1a0 <sd_mmc_cmd13+0x8>
			return false;
     1b8:	2400      	movs	r4, #0
}
     1ba:	0020      	movs	r0, r4
     1bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1be:	46c0      	nop			; (mov r8, r8)
     1c0:	00030d41 	.word	0x00030d41
     1c4:	00001015 	.word	0x00001015
     1c8:	0000102d 	.word	0x0000102d
     1cc:	00001b0d 	.word	0x00001b0d

000001d0 <sd_mmc_cmd9_spi>:
{
     1d0:	b510      	push	{r4, lr}
     1d2:	b082      	sub	sp, #8
	if (!driver_adtc_start(SDMMC_SPI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16,
     1d4:	4b0c      	ldr	r3, [pc, #48]	; (208 <sd_mmc_cmd9_spi+0x38>)
     1d6:	681b      	ldr	r3, [r3, #0]
     1d8:	8919      	ldrh	r1, [r3, #8]
     1da:	0409      	lsls	r1, r1, #16
     1dc:	2301      	movs	r3, #1
     1de:	9300      	str	r3, [sp, #0]
     1e0:	2210      	movs	r2, #16
     1e2:	480a      	ldr	r0, [pc, #40]	; (20c <sd_mmc_cmd9_spi+0x3c>)
     1e4:	4c0a      	ldr	r4, [pc, #40]	; (210 <sd_mmc_cmd9_spi+0x40>)
     1e6:	47a0      	blx	r4
     1e8:	2800      	cmp	r0, #0
     1ea:	d101      	bne.n	1f0 <sd_mmc_cmd9_spi+0x20>
}
     1ec:	b002      	add	sp, #8
     1ee:	bd10      	pop	{r4, pc}
	if (!driver_start_read_blocks(sd_mmc_card->csd, 1)) {
     1f0:	4b05      	ldr	r3, [pc, #20]	; (208 <sd_mmc_cmd9_spi+0x38>)
     1f2:	6818      	ldr	r0, [r3, #0]
     1f4:	300e      	adds	r0, #14
     1f6:	2101      	movs	r1, #1
     1f8:	4b06      	ldr	r3, [pc, #24]	; (214 <sd_mmc_cmd9_spi+0x44>)
     1fa:	4798      	blx	r3
     1fc:	2800      	cmp	r0, #0
     1fe:	d0f5      	beq.n	1ec <sd_mmc_cmd9_spi+0x1c>
	return driver_wait_end_of_read_blocks();
     200:	4b05      	ldr	r3, [pc, #20]	; (218 <sd_mmc_cmd9_spi+0x48>)
     202:	4798      	blx	r3
     204:	e7f2      	b.n	1ec <sd_mmc_cmd9_spi+0x1c>
     206:	46c0      	nop			; (mov r8, r8)
     208:	20000318 	.word	0x20000318
     20c:	00081109 	.word	0x00081109
     210:	00000e85 	.word	0x00000e85
     214:	000010b1 	.word	0x000010b1
     218:	0000113d 	.word	0x0000113d

0000021c <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
     21c:	b510      	push	{r4, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
     21e:	4b04      	ldr	r3, [pc, #16]	; (230 <sd_mmc_deselect_slot+0x14>)
     220:	781b      	ldrb	r3, [r3, #0]
     222:	2b00      	cmp	r3, #0
     224:	d000      	beq.n	228 <sd_mmc_deselect_slot+0xc>
		driver_deselect_device(sd_mmc_slot_sel);
	}
}
     226:	bd10      	pop	{r4, pc}
		driver_deselect_device(sd_mmc_slot_sel);
     228:	2000      	movs	r0, #0
     22a:	4b02      	ldr	r3, [pc, #8]	; (234 <sd_mmc_deselect_slot+0x18>)
     22c:	4798      	blx	r3
}
     22e:	e7fa      	b.n	226 <sd_mmc_deselect_slot+0xa>
     230:	20000340 	.word	0x20000340
     234:	00000e25 	.word	0x00000e25

00000238 <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
     238:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
     23a:	2204      	movs	r2, #4
     23c:	4b03      	ldr	r3, [pc, #12]	; (24c <sd_mmc_init+0x14>)
     23e:	729a      	strb	r2, [r3, #10]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
     240:	32fb      	adds	r2, #251	; 0xfb
     242:	4b03      	ldr	r3, [pc, #12]	; (250 <sd_mmc_init+0x18>)
     244:	701a      	strb	r2, [r3, #0]
	driver_init();
     246:	4b03      	ldr	r3, [pc, #12]	; (254 <sd_mmc_init+0x1c>)
     248:	4798      	blx	r3
}
     24a:	bd10      	pop	{r4, pc}
     24c:	2000031c 	.word	0x2000031c
     250:	20000340 	.word	0x20000340
     254:	00000cd1 	.word	0x00000cd1

00000258 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
     258:	b5f0      	push	{r4, r5, r6, r7, lr}
     25a:	46c6      	mov	lr, r8
     25c:	b500      	push	{lr}
     25e:	b088      	sub	sp, #32
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
     260:	4bcb      	ldr	r3, [pc, #812]	; (590 <sd_mmc_check+0x338>)
     262:	4798      	blx	r3
     264:	0004      	movs	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
     266:	2801      	cmp	r0, #1
     268:	d006      	beq.n	278 <sd_mmc_check+0x20>
		sd_mmc_deselect_slot();
     26a:	4bca      	ldr	r3, [pc, #808]	; (594 <sd_mmc_check+0x33c>)
     26c:	4798      	blx	r3
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
     26e:	0020      	movs	r0, r4
     270:	b008      	add	sp, #32
     272:	bc04      	pop	{r2}
     274:	4690      	mov	r8, r2
     276:	bdf0      	pop	{r4, r5, r6, r7, pc}
	sd_mmc_card->type = CARD_TYPE_SD;
     278:	4bc7      	ldr	r3, [pc, #796]	; (598 <sd_mmc_check+0x340>)
     27a:	681b      	ldr	r3, [r3, #0]
     27c:	2201      	movs	r2, #1
     27e:	72da      	strb	r2, [r3, #11]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
     280:	2200      	movs	r2, #0
     282:	731a      	strb	r2, [r3, #12]
	sd_mmc_card->rca = 0;
     284:	811a      	strh	r2, [r3, #8]
	driver_send_clock();
     286:	4bc5      	ldr	r3, [pc, #788]	; (59c <sd_mmc_check+0x344>)
     288:	4798      	blx	r3
	if (!driver_send_cmd(SDMMC_SPI_CMD0_GO_IDLE_STATE, 0)) {
     28a:	2100      	movs	r1, #0
     28c:	2088      	movs	r0, #136	; 0x88
     28e:	0140      	lsls	r0, r0, #5
     290:	4bc3      	ldr	r3, [pc, #780]	; (5a0 <sd_mmc_check+0x348>)
     292:	4798      	blx	r3
     294:	2800      	cmp	r0, #0
     296:	d107      	bne.n	2a8 <sd_mmc_check+0x50>
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
     298:	4bbf      	ldr	r3, [pc, #764]	; (598 <sd_mmc_check+0x340>)
     29a:	681b      	ldr	r3, [r3, #0]
     29c:	2203      	movs	r2, #3
     29e:	729a      	strb	r2, [r3, #10]
	sd_mmc_deselect_slot();
     2a0:	4bbc      	ldr	r3, [pc, #752]	; (594 <sd_mmc_check+0x33c>)
     2a2:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
     2a4:	2403      	movs	r4, #3
     2a6:	e7e2      	b.n	26e <sd_mmc_check+0x16>
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
     2a8:	21d5      	movs	r1, #213	; 0xd5
     2aa:	0049      	lsls	r1, r1, #1
     2ac:	48bd      	ldr	r0, [pc, #756]	; (5a4 <sd_mmc_check+0x34c>)
     2ae:	4bbc      	ldr	r3, [pc, #752]	; (5a0 <sd_mmc_check+0x348>)
     2b0:	4798      	blx	r3
	*v2 = 0;
     2b2:	2600      	movs	r6, #0
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
     2b4:	2800      	cmp	r0, #0
     2b6:	d125      	bne.n	304 <sd_mmc_check+0xac>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
     2b8:	4bb7      	ldr	r3, [pc, #732]	; (598 <sd_mmc_check+0x340>)
     2ba:	681b      	ldr	r3, [r3, #0]
     2bc:	7adb      	ldrb	r3, [r3, #11]
     2be:	07db      	lsls	r3, r3, #31
     2c0:	d500      	bpl.n	2c4 <sd_mmc_check+0x6c>
     2c2:	e1eb      	b.n	69c <sd_mmc_check+0x444>
	if ((sd_mmc_card->type & CARD_TYPE_SD) &&
     2c4:	4bb4      	ldr	r3, [pc, #720]	; (598 <sd_mmc_check+0x340>)
     2c6:	681b      	ldr	r3, [r3, #0]
     2c8:	7ada      	ldrb	r2, [r3, #11]
     2ca:	2309      	movs	r3, #9
     2cc:	4013      	ands	r3, r2
     2ce:	2b01      	cmp	r3, #1
     2d0:	d10f      	bne.n	2f2 <sd_mmc_check+0x9a>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
     2d2:	2180      	movs	r1, #128	; 0x80
     2d4:	0089      	lsls	r1, r1, #2
     2d6:	48b4      	ldr	r0, [pc, #720]	; (5a8 <sd_mmc_check+0x350>)
     2d8:	4bb1      	ldr	r3, [pc, #708]	; (5a0 <sd_mmc_check+0x348>)
     2da:	4798      	blx	r3
     2dc:	2800      	cmp	r0, #0
     2de:	d0db      	beq.n	298 <sd_mmc_check+0x40>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
     2e0:	4bad      	ldr	r3, [pc, #692]	; (598 <sd_mmc_check+0x340>)
     2e2:	681b      	ldr	r3, [r3, #0]
     2e4:	7adb      	ldrb	r3, [r3, #11]
     2e6:	07db      	lsls	r3, r3, #31
     2e8:	d503      	bpl.n	2f2 <sd_mmc_check+0x9a>
		if (!sd_mmc_cmd13()) {
     2ea:	4bb0      	ldr	r3, [pc, #704]	; (5ac <sd_mmc_check+0x354>)
     2ec:	4798      	blx	r3
     2ee:	2800      	cmp	r0, #0
     2f0:	d0d2      	beq.n	298 <sd_mmc_check+0x40>
	sd_mmc_configure_slot();
     2f2:	4baf      	ldr	r3, [pc, #700]	; (5b0 <sd_mmc_check+0x358>)
     2f4:	4798      	blx	r3
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
     2f6:	4ba8      	ldr	r3, [pc, #672]	; (598 <sd_mmc_check+0x340>)
     2f8:	681b      	ldr	r3, [r3, #0]
     2fa:	2200      	movs	r2, #0
     2fc:	729a      	strb	r2, [r3, #10]
		sd_mmc_deselect_slot();
     2fe:	4ba5      	ldr	r3, [pc, #660]	; (594 <sd_mmc_check+0x33c>)
     300:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
     302:	e7b4      	b.n	26e <sd_mmc_check+0x16>
	resp = driver_get_response();
     304:	4bab      	ldr	r3, [pc, #684]	; (5b4 <sd_mmc_check+0x35c>)
     306:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
     308:	1c43      	adds	r3, r0, #1
     30a:	d100      	bne.n	30e <sd_mmc_check+0xb6>
     30c:	e1c4      	b.n	698 <sd_mmc_check+0x440>
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
     30e:	0500      	lsls	r0, r0, #20
     310:	0d00      	lsrs	r0, r0, #20
     312:	23d5      	movs	r3, #213	; 0xd5
     314:	005b      	lsls	r3, r3, #1
	*v2 = 1;
     316:	3601      	adds	r6, #1
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
     318:	4298      	cmp	r0, r3
     31a:	d1bd      	bne.n	298 <sd_mmc_check+0x40>
     31c:	e7cc      	b.n	2b8 <sd_mmc_check+0x60>
	if (!driver_send_cmd(SDMMC_SPI_CMD58_READ_OCR, 0)) {
     31e:	2100      	movs	r1, #0
     320:	48a5      	ldr	r0, [pc, #660]	; (5b8 <sd_mmc_check+0x360>)
     322:	4b9f      	ldr	r3, [pc, #636]	; (5a0 <sd_mmc_check+0x348>)
     324:	4798      	blx	r3
     326:	2800      	cmp	r0, #0
     328:	d119      	bne.n	35e <sd_mmc_check+0x106>
			sd_mmc_card->type = CARD_TYPE_MMC;
     32a:	4b9b      	ldr	r3, [pc, #620]	; (598 <sd_mmc_check+0x340>)
     32c:	681b      	ldr	r3, [r3, #0]
     32e:	2202      	movs	r2, #2
     330:	72da      	strb	r2, [r3, #11]
	if (!driver_send_cmd(SDMMC_SPI_CMD0_GO_IDLE_STATE, 0)) {
     332:	2100      	movs	r1, #0
     334:	2088      	movs	r0, #136	; 0x88
     336:	0140      	lsls	r0, r0, #5
     338:	4b99      	ldr	r3, [pc, #612]	; (5a0 <sd_mmc_check+0x348>)
     33a:	4798      	blx	r3
     33c:	2800      	cmp	r0, #0
     33e:	d0ab      	beq.n	298 <sd_mmc_check+0x40>
     340:	4d9e      	ldr	r5, [pc, #632]	; (5bc <sd_mmc_check+0x364>)
		if (!driver_send_cmd(MMC_SPI_CMD1_SEND_OP_COND, 0)) {
     342:	4f97      	ldr	r7, [pc, #604]	; (5a0 <sd_mmc_check+0x348>)
		resp = driver_get_response();
     344:	4e9b      	ldr	r6, [pc, #620]	; (5b4 <sd_mmc_check+0x35c>)
		if (!driver_send_cmd(MMC_SPI_CMD1_SEND_OP_COND, 0)) {
     346:	2100      	movs	r1, #0
     348:	489d      	ldr	r0, [pc, #628]	; (5c0 <sd_mmc_check+0x368>)
     34a:	47b8      	blx	r7
     34c:	2800      	cmp	r0, #0
     34e:	d0a3      	beq.n	298 <sd_mmc_check+0x40>
		resp = driver_get_response();
     350:	47b0      	blx	r6
		if (!(resp & R1_SPI_IDLE)) {
     352:	07c3      	lsls	r3, r0, #31
     354:	d57d      	bpl.n	452 <sd_mmc_check+0x1fa>
     356:	3d01      	subs	r5, #1
		if (retry-- == 0) {
     358:	2d00      	cmp	r5, #0
     35a:	d1f4      	bne.n	346 <sd_mmc_check+0xee>
     35c:	e79c      	b.n	298 <sd_mmc_check+0x40>
	if ((driver_get_response() & OCR_CCS) != 0) {
     35e:	4b95      	ldr	r3, [pc, #596]	; (5b4 <sd_mmc_check+0x35c>)
     360:	4798      	blx	r3
     362:	0043      	lsls	r3, r0, #1
     364:	d505      	bpl.n	372 <sd_mmc_check+0x11a>
		sd_mmc_card->type |= CARD_TYPE_HC;
     366:	4b8c      	ldr	r3, [pc, #560]	; (598 <sd_mmc_check+0x340>)
     368:	681a      	ldr	r2, [r3, #0]
     36a:	7ad3      	ldrb	r3, [r2, #11]
     36c:	2108      	movs	r1, #8
     36e:	430b      	orrs	r3, r1
     370:	72d3      	strb	r3, [r2, #11]
		if (!driver_send_cmd(SDMMC_SPI_CMD59_CRC_ON_OFF, 0)) {
     372:	2100      	movs	r1, #0
     374:	4893      	ldr	r0, [pc, #588]	; (5c4 <sd_mmc_check+0x36c>)
     376:	4b8a      	ldr	r3, [pc, #552]	; (5a0 <sd_mmc_check+0x348>)
     378:	4798      	blx	r3
     37a:	2800      	cmp	r0, #0
     37c:	d08c      	beq.n	298 <sd_mmc_check+0x40>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
     37e:	4b86      	ldr	r3, [pc, #536]	; (598 <sd_mmc_check+0x340>)
     380:	681b      	ldr	r3, [r3, #0]
     382:	7adb      	ldrb	r3, [r3, #11]
     384:	07da      	lsls	r2, r3, #31
     386:	d400      	bmi.n	38a <sd_mmc_check+0x132>
     388:	e1a4      	b.n	6d4 <sd_mmc_check+0x47c>
		if (!sd_mmc_cmd9_spi()) {
     38a:	4b8f      	ldr	r3, [pc, #572]	; (5c8 <sd_mmc_check+0x370>)
     38c:	4798      	blx	r3
     38e:	2800      	cmp	r0, #0
     390:	d082      	beq.n	298 <sd_mmc_check+0x40>
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
     392:	4b81      	ldr	r3, [pc, #516]	; (598 <sd_mmc_check+0x340>)
     394:	681a      	ldr	r2, [r3, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     396:	7c53      	ldrb	r3, [r2, #17]
	unit = sd_mmc_trans_units[tran_speed & 0x7];
     398:	2107      	movs	r1, #7
     39a:	4019      	ands	r1, r3
     39c:	0089      	lsls	r1, r1, #2
	sd_mmc_card->clock = unit * mul * 1000;
     39e:	488b      	ldr	r0, [pc, #556]	; (5cc <sd_mmc_check+0x374>)
     3a0:	5808      	ldr	r0, [r1, r0]
     3a2:	21fa      	movs	r1, #250	; 0xfa
     3a4:	0089      	lsls	r1, r1, #2
     3a6:	4341      	muls	r1, r0
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
     3a8:	065b      	lsls	r3, r3, #25
     3aa:	0f1b      	lsrs	r3, r3, #28
     3ac:	009b      	lsls	r3, r3, #2
	sd_mmc_card->clock = unit * mul * 1000;
     3ae:	4888      	ldr	r0, [pc, #544]	; (5d0 <sd_mmc_check+0x378>)
     3b0:	581b      	ldr	r3, [r3, r0]
     3b2:	434b      	muls	r3, r1
     3b4:	6013      	str	r3, [r2, #0]
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
     3b6:	7b93      	ldrb	r3, [r2, #14]
     3b8:	099b      	lsrs	r3, r3, #6
     3ba:	d000      	beq.n	3be <sd_mmc_check+0x166>
     3bc:	e13c      	b.n	638 <sd_mmc_check+0x3e0>
     3be:	7d91      	ldrb	r1, [r2, #22]
     3c0:	1189      	asrs	r1, r1, #6
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
     3c2:	7d53      	ldrb	r3, [r2, #21]
     3c4:	009b      	lsls	r3, r3, #2
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     3c6:	7d10      	ldrb	r0, [r2, #20]
     3c8:	0280      	lsls	r0, r0, #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     3ca:	4303      	orrs	r3, r0
     3cc:	430b      	orrs	r3, r1
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     3ce:	7e10      	ldrb	r0, [r2, #24]
     3d0:	11c0      	asrs	r0, r0, #7
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
     3d2:	7dd1      	ldrb	r1, [r2, #23]
     3d4:	0049      	lsls	r1, r1, #1
     3d6:	4308      	orrs	r0, r1
	}
	value &=  ((uint32_t)1 << size) - 1;
     3d8:	051b      	lsls	r3, r3, #20
     3da:	0d1b      	lsrs	r3, r3, #20
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
     3dc:	3301      	adds	r3, #1
     3de:	2107      	movs	r1, #7
     3e0:	4001      	ands	r1, r0
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
     3e2:	3102      	adds	r1, #2
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
     3e4:	408b      	lsls	r3, r1
     3e6:	7cd0      	ldrb	r0, [r2, #19]
     3e8:	210f      	movs	r1, #15
     3ea:	4001      	ands	r1, r0
		sd_mmc_card->capacity = blocknr *
     3ec:	408b      	lsls	r3, r1
				/ 1024;
     3ee:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
     3f0:	6053      	str	r3, [r2, #4]
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
     3f2:	8911      	ldrh	r1, [r2, #8]
     3f4:	0409      	lsls	r1, r1, #16
     3f6:	4877      	ldr	r0, [pc, #476]	; (5d4 <sd_mmc_check+0x37c>)
     3f8:	4b69      	ldr	r3, [pc, #420]	; (5a0 <sd_mmc_check+0x348>)
     3fa:	4798      	blx	r3
     3fc:	2800      	cmp	r0, #0
     3fe:	d100      	bne.n	402 <sd_mmc_check+0x1aa>
     400:	e74a      	b.n	298 <sd_mmc_check+0x40>
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
     402:	2301      	movs	r3, #1
     404:	9300      	str	r3, [sp, #0]
     406:	2208      	movs	r2, #8
     408:	2100      	movs	r1, #0
     40a:	4873      	ldr	r0, [pc, #460]	; (5d8 <sd_mmc_check+0x380>)
     40c:	4d73      	ldr	r5, [pc, #460]	; (5dc <sd_mmc_check+0x384>)
     40e:	47a8      	blx	r5
     410:	2800      	cmp	r0, #0
     412:	d100      	bne.n	416 <sd_mmc_check+0x1be>
     414:	e740      	b.n	298 <sd_mmc_check+0x40>
	if (!driver_start_read_blocks(scr, 1)) {
     416:	2101      	movs	r1, #1
     418:	a806      	add	r0, sp, #24
     41a:	4b71      	ldr	r3, [pc, #452]	; (5e0 <sd_mmc_check+0x388>)
     41c:	4798      	blx	r3
     41e:	2800      	cmp	r0, #0
     420:	d100      	bne.n	424 <sd_mmc_check+0x1cc>
     422:	e739      	b.n	298 <sd_mmc_check+0x40>
	if (!driver_wait_end_of_read_blocks()) {
     424:	4b6f      	ldr	r3, [pc, #444]	; (5e4 <sd_mmc_check+0x38c>)
     426:	4798      	blx	r3
     428:	2800      	cmp	r0, #0
     42a:	d100      	bne.n	42e <sd_mmc_check+0x1d6>
     42c:	e734      	b.n	298 <sd_mmc_check+0x40>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     42e:	ab06      	add	r3, sp, #24
	switch (SD_SCR_SD_SPEC(scr)) {
     430:	781b      	ldrb	r3, [r3, #0]
     432:	220f      	movs	r2, #15
     434:	4013      	ands	r3, r2
     436:	2b01      	cmp	r3, #1
     438:	d100      	bne.n	43c <sd_mmc_check+0x1e4>
     43a:	e119      	b.n	670 <sd_mmc_check+0x418>
     43c:	2b00      	cmp	r3, #0
     43e:	d100      	bne.n	442 <sd_mmc_check+0x1ea>
     440:	e109      	b.n	656 <sd_mmc_check+0x3fe>
     442:	2b02      	cmp	r3, #2
     444:	d100      	bne.n	448 <sd_mmc_check+0x1f0>
     446:	e118      	b.n	67a <sd_mmc_check+0x422>
		sd_mmc_card->version = CARD_VER_SD_1_0;
     448:	4b53      	ldr	r3, [pc, #332]	; (598 <sd_mmc_check+0x340>)
     44a:	681b      	ldr	r3, [r3, #0]
     44c:	2210      	movs	r2, #16
     44e:	731a      	strb	r2, [r3, #12]
     450:	e105      	b.n	65e <sd_mmc_check+0x406>
	if (!driver_send_cmd(SDMMC_SPI_CMD58_READ_OCR, 0)) {
     452:	2100      	movs	r1, #0
     454:	4858      	ldr	r0, [pc, #352]	; (5b8 <sd_mmc_check+0x360>)
     456:	4b52      	ldr	r3, [pc, #328]	; (5a0 <sd_mmc_check+0x348>)
     458:	4798      	blx	r3
     45a:	2800      	cmp	r0, #0
     45c:	d100      	bne.n	460 <sd_mmc_check+0x208>
     45e:	e71b      	b.n	298 <sd_mmc_check+0x40>
	if ((driver_get_response() & OCR_ACCESS_MODE_MASK)
     460:	4b54      	ldr	r3, [pc, #336]	; (5b4 <sd_mmc_check+0x35c>)
     462:	4798      	blx	r3
     464:	23c0      	movs	r3, #192	; 0xc0
     466:	05db      	lsls	r3, r3, #23
     468:	4018      	ands	r0, r3
     46a:	2380      	movs	r3, #128	; 0x80
     46c:	05db      	lsls	r3, r3, #23
     46e:	4298      	cmp	r0, r3
     470:	d105      	bne.n	47e <sd_mmc_check+0x226>
		sd_mmc_card->type |= CARD_TYPE_HC;
     472:	4b49      	ldr	r3, [pc, #292]	; (598 <sd_mmc_check+0x340>)
     474:	681a      	ldr	r2, [r3, #0]
     476:	7ad1      	ldrb	r1, [r2, #11]
     478:	2308      	movs	r3, #8
     47a:	430b      	orrs	r3, r1
     47c:	72d3      	strb	r3, [r2, #11]
	if (!driver_send_cmd(SDMMC_SPI_CMD59_CRC_ON_OFF, 0)) {
     47e:	2100      	movs	r1, #0
     480:	4850      	ldr	r0, [pc, #320]	; (5c4 <sd_mmc_check+0x36c>)
     482:	4b47      	ldr	r3, [pc, #284]	; (5a0 <sd_mmc_check+0x348>)
     484:	4798      	blx	r3
     486:	2800      	cmp	r0, #0
     488:	d100      	bne.n	48c <sd_mmc_check+0x234>
     48a:	e705      	b.n	298 <sd_mmc_check+0x40>
	if (!sd_mmc_cmd9_spi()) {
     48c:	4b4e      	ldr	r3, [pc, #312]	; (5c8 <sd_mmc_check+0x370>)
     48e:	4798      	blx	r3
     490:	2800      	cmp	r0, #0
     492:	d100      	bne.n	496 <sd_mmc_check+0x23e>
     494:	e700      	b.n	298 <sd_mmc_check+0x40>
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
     496:	4b40      	ldr	r3, [pc, #256]	; (598 <sd_mmc_check+0x340>)
     498:	681a      	ldr	r2, [r3, #0]
     49a:	7b93      	ldrb	r3, [r2, #14]
	value &=  ((uint32_t)1 << size) - 1;
     49c:	069b      	lsls	r3, r3, #26
     49e:	0f1b      	lsrs	r3, r3, #28
     4a0:	2b02      	cmp	r3, #2
     4a2:	d100      	bne.n	4a6 <sd_mmc_check+0x24e>
     4a4:	e0a8      	b.n	5f8 <sd_mmc_check+0x3a0>
     4a6:	d907      	bls.n	4b8 <sd_mmc_check+0x260>
     4a8:	2b03      	cmp	r3, #3
     4aa:	d100      	bne.n	4ae <sd_mmc_check+0x256>
     4ac:	e0a7      	b.n	5fe <sd_mmc_check+0x3a6>
     4ae:	2b04      	cmp	r3, #4
     4b0:	d104      	bne.n	4bc <sd_mmc_check+0x264>
		sd_mmc_card->version = CARD_VER_MMC_4;
     4b2:	2340      	movs	r3, #64	; 0x40
     4b4:	7313      	strb	r3, [r2, #12]
     4b6:	e003      	b.n	4c0 <sd_mmc_check+0x268>
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
     4b8:	2b01      	cmp	r3, #1
     4ba:	d066      	beq.n	58a <sd_mmc_check+0x332>
		sd_mmc_card->version = CARD_VER_MMC_1_2;
     4bc:	2312      	movs	r3, #18
     4be:	7313      	strb	r3, [r2, #12]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     4c0:	7c53      	ldrb	r3, [r2, #17]
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
     4c2:	0659      	lsls	r1, r3, #25
     4c4:	0f09      	lsrs	r1, r1, #28
     4c6:	0089      	lsls	r1, r1, #2
	unit = sd_mmc_trans_units[tran_speed & 0x7];
     4c8:	2007      	movs	r0, #7
     4ca:	4003      	ands	r3, r0
     4cc:	009b      	lsls	r3, r3, #2
	sd_mmc_card->clock = unit * mul * 1000;
     4ce:	483f      	ldr	r0, [pc, #252]	; (5cc <sd_mmc_check+0x374>)
     4d0:	5818      	ldr	r0, [r3, r0]
     4d2:	23fa      	movs	r3, #250	; 0xfa
     4d4:	009b      	lsls	r3, r3, #2
     4d6:	4343      	muls	r3, r0
     4d8:	4843      	ldr	r0, [pc, #268]	; (5e8 <sd_mmc_check+0x390>)
     4da:	5809      	ldr	r1, [r1, r0]
     4dc:	434b      	muls	r3, r1
     4de:	6013      	str	r3, [r2, #0]
     4e0:	7d91      	ldrb	r1, [r2, #22]
     4e2:	1189      	asrs	r1, r1, #6
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
     4e4:	7d53      	ldrb	r3, [r2, #21]
     4e6:	009b      	lsls	r3, r3, #2
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     4e8:	7d10      	ldrb	r0, [r2, #20]
     4ea:	0280      	lsls	r0, r0, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     4ec:	4303      	orrs	r3, r0
     4ee:	430b      	orrs	r3, r1
	value &=  ((uint32_t)1 << size) - 1;
     4f0:	051b      	lsls	r3, r3, #20
     4f2:	0d1b      	lsrs	r3, r3, #20
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
     4f4:	493d      	ldr	r1, [pc, #244]	; (5ec <sd_mmc_check+0x394>)
     4f6:	428b      	cmp	r3, r1
     4f8:	d00f      	beq.n	51a <sd_mmc_check+0x2c2>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     4fa:	7e10      	ldrb	r0, [r2, #24]
     4fc:	11c0      	asrs	r0, r0, #7
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
     4fe:	7dd1      	ldrb	r1, [r2, #23]
     500:	0049      	lsls	r1, r1, #1
     502:	4301      	orrs	r1, r0
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
     504:	3301      	adds	r3, #1
	value &=  ((uint32_t)1 << size) - 1;
     506:	2007      	movs	r0, #7
     508:	4001      	ands	r1, r0
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
     50a:	3102      	adds	r1, #2
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
     50c:	408b      	lsls	r3, r1
     50e:	7cd1      	ldrb	r1, [r2, #19]
     510:	3008      	adds	r0, #8
     512:	4001      	ands	r1, r0
		sd_mmc_card->capacity = blocknr *
     514:	408b      	lsls	r3, r1
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
     516:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
     518:	6053      	str	r3, [r2, #4]
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
     51a:	7b13      	ldrb	r3, [r2, #12]
     51c:	2b3f      	cmp	r3, #63	; 0x3f
     51e:	d97b      	bls.n	618 <sd_mmc_check+0x3c0>
	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
     520:	2100      	movs	r1, #0
     522:	9100      	str	r1, [sp, #0]
     524:	2301      	movs	r3, #1
     526:	2280      	movs	r2, #128	; 0x80
     528:	0092      	lsls	r2, r2, #2
     52a:	4831      	ldr	r0, [pc, #196]	; (5f0 <sd_mmc_check+0x398>)
     52c:	4d2b      	ldr	r5, [pc, #172]	; (5dc <sd_mmc_check+0x384>)
     52e:	47a8      	blx	r5
     530:	2800      	cmp	r0, #0
     532:	d100      	bne.n	536 <sd_mmc_check+0x2de>
     534:	e6b0      	b.n	298 <sd_mmc_check+0x40>
     536:	2500      	movs	r5, #0
		if (!driver_read_word(&ext_csd)) {
     538:	4e2e      	ldr	r6, [pc, #184]	; (5f4 <sd_mmc_check+0x39c>)
     53a:	a805      	add	r0, sp, #20
     53c:	47b0      	blx	r6
     53e:	2800      	cmp	r0, #0
     540:	d100      	bne.n	544 <sd_mmc_check+0x2ec>
     542:	e6a9      	b.n	298 <sd_mmc_check+0x40>
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
     544:	3501      	adds	r5, #1
     546:	b2ad      	uxth	r5, r5
     548:	2d32      	cmp	r5, #50	; 0x32
     54a:	d1f6      	bne.n	53a <sd_mmc_check+0x2e2>
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
     54c:	4b12      	ldr	r3, [pc, #72]	; (598 <sd_mmc_check+0x340>)
     54e:	6819      	ldr	r1, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     550:	7d8a      	ldrb	r2, [r1, #22]
     552:	1192      	asrs	r2, r2, #6
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
     554:	7d4b      	ldrb	r3, [r1, #21]
     556:	009b      	lsls	r3, r3, #2
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     558:	7d09      	ldrb	r1, [r1, #20]
     55a:	0289      	lsls	r1, r1, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     55c:	430b      	orrs	r3, r1
     55e:	4313      	orrs	r3, r2
	value &=  ((uint32_t)1 << size) - 1;
     560:	051b      	lsls	r3, r3, #20
     562:	0d1b      	lsrs	r3, r3, #20
     564:	4a21      	ldr	r2, [pc, #132]	; (5ec <sd_mmc_check+0x394>)
     566:	4293      	cmp	r3, r2
     568:	d154      	bne.n	614 <sd_mmc_check+0x3bc>
			if (!driver_read_word(&sec_count)) {
     56a:	4e22      	ldr	r6, [pc, #136]	; (5f4 <sd_mmc_check+0x39c>)
     56c:	a806      	add	r0, sp, #24
     56e:	47b0      	blx	r6
     570:	2800      	cmp	r0, #0
     572:	d100      	bne.n	576 <sd_mmc_check+0x31e>
     574:	e690      	b.n	298 <sd_mmc_check+0x40>
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
     576:	3501      	adds	r5, #1
     578:	b2ad      	uxth	r5, r5
     57a:	2d35      	cmp	r5, #53	; 0x35
     57c:	d9f6      	bls.n	56c <sd_mmc_check+0x314>
		sd_mmc_card->capacity = sec_count / 2;
     57e:	4b06      	ldr	r3, [pc, #24]	; (598 <sd_mmc_check+0x340>)
     580:	681a      	ldr	r2, [r3, #0]
     582:	9b06      	ldr	r3, [sp, #24]
     584:	085b      	lsrs	r3, r3, #1
     586:	6053      	str	r3, [r2, #4]
     588:	e044      	b.n	614 <sd_mmc_check+0x3bc>
		sd_mmc_card->version = CARD_VER_MMC_1_4;
     58a:	2314      	movs	r3, #20
     58c:	7313      	strb	r3, [r2, #12]
     58e:	e797      	b.n	4c0 <sd_mmc_check+0x268>
     590:	0000013d 	.word	0x0000013d
     594:	0000021d 	.word	0x0000021d
     598:	20000318 	.word	0x20000318
     59c:	00000e4d 	.word	0x00000e4d
     5a0:	00001015 	.word	0x00001015
     5a4:	00005508 	.word	0x00005508
     5a8:	00001110 	.word	0x00001110
     5ac:	00000199 	.word	0x00000199
     5b0:	00000115 	.word	0x00000115
     5b4:	0000102d 	.word	0x0000102d
     5b8:	0000053a 	.word	0x0000053a
     5bc:	00001bef 	.word	0x00001bef
     5c0:	00001101 	.word	0x00001101
     5c4:	0000113b 	.word	0x0000113b
     5c8:	000001d1 	.word	0x000001d1
     5cc:	0000ce78 	.word	0x0000ce78
     5d0:	0000ce94 	.word	0x0000ce94
     5d4:	00001137 	.word	0x00001137
     5d8:	00081133 	.word	0x00081133
     5dc:	00000e85 	.word	0x00000e85
     5e0:	000010b1 	.word	0x000010b1
     5e4:	0000113d 	.word	0x0000113d
     5e8:	0000ce38 	.word	0x0000ce38
     5ec:	00000fff 	.word	0x00000fff
     5f0:	00081108 	.word	0x00081108
     5f4:	00001039 	.word	0x00001039
		sd_mmc_card->version = CARD_VER_MMC_2_2;
     5f8:	2322      	movs	r3, #34	; 0x22
     5fa:	7313      	strb	r3, [r2, #12]
     5fc:	e760      	b.n	4c0 <sd_mmc_check+0x268>
		sd_mmc_card->version = CARD_VER_MMC_3;
     5fe:	2330      	movs	r3, #48	; 0x30
     600:	7313      	strb	r3, [r2, #12]
     602:	e75d      	b.n	4c0 <sd_mmc_check+0x268>
		if (!driver_read_word(&sec_count)) {
     604:	a806      	add	r0, sp, #24
     606:	4b36      	ldr	r3, [pc, #216]	; (6e0 <sd_mmc_check+0x488>)
     608:	4798      	blx	r3
     60a:	2800      	cmp	r0, #0
     60c:	d100      	bne.n	610 <sd_mmc_check+0x3b8>
     60e:	e643      	b.n	298 <sd_mmc_check+0x40>
	for (; i < EXT_CSD_BSIZE / 4; i++) {
     610:	3501      	adds	r5, #1
     612:	b2ad      	uxth	r5, r5
     614:	2d7f      	cmp	r5, #127	; 0x7f
     616:	d9f5      	bls.n	604 <sd_mmc_check+0x3ac>
	if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
     618:	2180      	movs	r1, #128	; 0x80
     61a:	0089      	lsls	r1, r1, #2
     61c:	4831      	ldr	r0, [pc, #196]	; (6e4 <sd_mmc_check+0x48c>)
     61e:	4b32      	ldr	r3, [pc, #200]	; (6e8 <sd_mmc_check+0x490>)
     620:	4798      	blx	r3
     622:	2800      	cmp	r0, #0
     624:	d100      	bne.n	628 <sd_mmc_check+0x3d0>
     626:	e637      	b.n	298 <sd_mmc_check+0x40>
	if (!sd_mmc_cmd13()) {
     628:	4b30      	ldr	r3, [pc, #192]	; (6ec <sd_mmc_check+0x494>)
     62a:	4798      	blx	r3
     62c:	2800      	cmp	r0, #0
     62e:	d100      	bne.n	632 <sd_mmc_check+0x3da>
     630:	e632      	b.n	298 <sd_mmc_check+0x40>
	sd_mmc_configure_slot();
     632:	4b2f      	ldr	r3, [pc, #188]	; (6f0 <sd_mmc_check+0x498>)
     634:	4798      	blx	r3
     636:	e65e      	b.n	2f6 <sd_mmc_check+0x9e>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     638:	7dd0      	ldrb	r0, [r2, #23]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
     63a:	7d93      	ldrb	r3, [r2, #22]
     63c:	021b      	lsls	r3, r3, #8
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     63e:	7d51      	ldrb	r1, [r2, #21]
     640:	0409      	lsls	r1, r1, #16
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
     642:	430b      	orrs	r3, r1
     644:	4303      	orrs	r3, r0
	value &=  ((uint32_t)1 << size) - 1;
     646:	029b      	lsls	r3, r3, #10
				* 512;
     648:	085b      	lsrs	r3, r3, #1
     64a:	2180      	movs	r1, #128	; 0x80
     64c:	0089      	lsls	r1, r1, #2
     64e:	468c      	mov	ip, r1
     650:	4463      	add	r3, ip
		sd_mmc_card->capacity =
     652:	6053      	str	r3, [r2, #4]
     654:	e6cd      	b.n	3f2 <sd_mmc_check+0x19a>
		sd_mmc_card->version = CARD_VER_SD_1_0;
     656:	4b27      	ldr	r3, [pc, #156]	; (6f4 <sd_mmc_check+0x49c>)
     658:	681b      	ldr	r3, [r3, #0]
     65a:	2210      	movs	r2, #16
     65c:	731a      	strb	r2, [r3, #12]
	if ((sd_mmc_card->type & CARD_TYPE_SD) &&
     65e:	4b25      	ldr	r3, [pc, #148]	; (6f4 <sd_mmc_check+0x49c>)
     660:	681b      	ldr	r3, [r3, #0]
     662:	7adb      	ldrb	r3, [r3, #11]
     664:	2209      	movs	r2, #9
     666:	4013      	ands	r3, r2
     668:	2b01      	cmp	r3, #1
     66a:	d000      	beq.n	66e <sd_mmc_check+0x416>
     66c:	e638      	b.n	2e0 <sd_mmc_check+0x88>
     66e:	e630      	b.n	2d2 <sd_mmc_check+0x7a>
		sd_mmc_card->version = CARD_VER_SD_1_10;
     670:	4b20      	ldr	r3, [pc, #128]	; (6f4 <sd_mmc_check+0x49c>)
     672:	681b      	ldr	r3, [r3, #0]
     674:	221a      	movs	r2, #26
     676:	731a      	strb	r2, [r3, #12]
     678:	e7f1      	b.n	65e <sd_mmc_check+0x406>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
     67a:	ab06      	add	r3, sp, #24
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
     67c:	789b      	ldrb	r3, [r3, #2]
     67e:	09db      	lsrs	r3, r3, #7
     680:	2b01      	cmp	r3, #1
     682:	d104      	bne.n	68e <sd_mmc_check+0x436>
			sd_mmc_card->version = CARD_VER_SD_3_0;
     684:	4b1b      	ldr	r3, [pc, #108]	; (6f4 <sd_mmc_check+0x49c>)
     686:	681b      	ldr	r3, [r3, #0]
     688:	2230      	movs	r2, #48	; 0x30
     68a:	731a      	strb	r2, [r3, #12]
     68c:	e7e7      	b.n	65e <sd_mmc_check+0x406>
			sd_mmc_card->version = CARD_VER_SD_2_0;
     68e:	4b19      	ldr	r3, [pc, #100]	; (6f4 <sd_mmc_check+0x49c>)
     690:	681b      	ldr	r3, [r3, #0]
     692:	2220      	movs	r2, #32
     694:	731a      	strb	r2, [r3, #12]
     696:	e7e2      	b.n	65e <sd_mmc_check+0x406>
	*v2 = 0;
     698:	2600      	movs	r6, #0
     69a:	e60d      	b.n	2b8 <sd_mmc_check+0x60>
     69c:	1e73      	subs	r3, r6, #1
     69e:	419e      	sbcs	r6, r3
     6a0:	07b3      	lsls	r3, r6, #30
     6a2:	9303      	str	r3, [sp, #12]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
     6a4:	4d14      	ldr	r5, [pc, #80]	; (6f8 <sd_mmc_check+0x4a0>)
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
     6a6:	4f10      	ldr	r7, [pc, #64]	; (6e8 <sd_mmc_check+0x490>)
		if (!driver_send_cmd(SD_SPI_ACMD41_SD_SEND_OP_COND, arg)) {
     6a8:	46b8      	mov	r8, r7
		resp = driver_get_response();
     6aa:	4e14      	ldr	r6, [pc, #80]	; (6fc <sd_mmc_check+0x4a4>)
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
     6ac:	2100      	movs	r1, #0
     6ae:	4814      	ldr	r0, [pc, #80]	; (700 <sd_mmc_check+0x4a8>)
     6b0:	47b8      	blx	r7
     6b2:	2800      	cmp	r0, #0
     6b4:	d100      	bne.n	6b8 <sd_mmc_check+0x460>
     6b6:	e638      	b.n	32a <sd_mmc_check+0xd2>
		if (!driver_send_cmd(SD_SPI_ACMD41_SD_SEND_OP_COND, arg)) {
     6b8:	9903      	ldr	r1, [sp, #12]
     6ba:	4812      	ldr	r0, [pc, #72]	; (704 <sd_mmc_check+0x4ac>)
     6bc:	47c0      	blx	r8
     6be:	2800      	cmp	r0, #0
     6c0:	d100      	bne.n	6c4 <sd_mmc_check+0x46c>
     6c2:	e632      	b.n	32a <sd_mmc_check+0xd2>
		resp = driver_get_response();
     6c4:	47b0      	blx	r6
		if (!(resp & R1_SPI_IDLE)) {
     6c6:	07c3      	lsls	r3, r0, #31
     6c8:	d400      	bmi.n	6cc <sd_mmc_check+0x474>
     6ca:	e628      	b.n	31e <sd_mmc_check+0xc6>
     6cc:	3d01      	subs	r5, #1
		if (retry-- == 0) {
     6ce:	2d00      	cmp	r5, #0
     6d0:	d1ec      	bne.n	6ac <sd_mmc_check+0x454>
     6d2:	e62a      	b.n	32a <sd_mmc_check+0xd2>
	if ((sd_mmc_card->type & CARD_TYPE_SD) &&
     6d4:	2209      	movs	r2, #9
     6d6:	4013      	ands	r3, r2
     6d8:	2b01      	cmp	r3, #1
     6da:	d000      	beq.n	6de <sd_mmc_check+0x486>
     6dc:	e609      	b.n	2f2 <sd_mmc_check+0x9a>
     6de:	e5f8      	b.n	2d2 <sd_mmc_check+0x7a>
     6e0:	00001039 	.word	0x00001039
     6e4:	00001110 	.word	0x00001110
     6e8:	00001015 	.word	0x00001015
     6ec:	00000199 	.word	0x00000199
     6f0:	00000115 	.word	0x00000115
     6f4:	20000318 	.word	0x20000318
     6f8:	00001bef 	.word	0x00001bef
     6fc:	0000102d 	.word	0x0000102d
     700:	00001137 	.word	0x00001137
     704:	00001129 	.word	0x00001129

00000708 <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
     708:	b510      	push	{r4, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
     70a:	4b06      	ldr	r3, [pc, #24]	; (724 <sd_mmc_get_type+0x1c>)
     70c:	4798      	blx	r3
		return CARD_TYPE_UNKNOWN;
     70e:	2300      	movs	r3, #0
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
     710:	2800      	cmp	r0, #0
     712:	d001      	beq.n	718 <sd_mmc_get_type+0x10>
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
     714:	0018      	movs	r0, r3
     716:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
     718:	4b03      	ldr	r3, [pc, #12]	; (728 <sd_mmc_get_type+0x20>)
     71a:	4798      	blx	r3
	return sd_mmc_card->type;
     71c:	4b03      	ldr	r3, [pc, #12]	; (72c <sd_mmc_get_type+0x24>)
     71e:	681b      	ldr	r3, [r3, #0]
     720:	7adb      	ldrb	r3, [r3, #11]
     722:	e7f7      	b.n	714 <sd_mmc_get_type+0xc>
     724:	0000013d 	.word	0x0000013d
     728:	0000021d 	.word	0x0000021d
     72c:	20000318 	.word	0x20000318

00000730 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
     730:	b510      	push	{r4, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
     732:	4b06      	ldr	r3, [pc, #24]	; (74c <sd_mmc_get_capacity+0x1c>)
     734:	4798      	blx	r3
		return 0;
     736:	2300      	movs	r3, #0
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
     738:	2800      	cmp	r0, #0
     73a:	d001      	beq.n	740 <sd_mmc_get_capacity+0x10>
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
     73c:	0018      	movs	r0, r3
     73e:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
     740:	4b03      	ldr	r3, [pc, #12]	; (750 <sd_mmc_get_capacity+0x20>)
     742:	4798      	blx	r3
	return sd_mmc_card->capacity;
     744:	4b03      	ldr	r3, [pc, #12]	; (754 <sd_mmc_get_capacity+0x24>)
     746:	681b      	ldr	r3, [r3, #0]
     748:	685b      	ldr	r3, [r3, #4]
     74a:	e7f7      	b.n	73c <sd_mmc_get_capacity+0xc>
     74c:	0000013d 	.word	0x0000013d
     750:	0000021d 	.word	0x0000021d
     754:	20000318 	.word	0x20000318

00000758 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
     758:	2000      	movs	r0, #0
     75a:	4770      	bx	lr

0000075c <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
     75c:	b570      	push	{r4, r5, r6, lr}
     75e:	b082      	sub	sp, #8
     760:	000e      	movs	r6, r1
     762:	0015      	movs	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
     764:	4b16      	ldr	r3, [pc, #88]	; (7c0 <sd_mmc_init_read_blocks+0x64>)
     766:	4798      	blx	r3
     768:	1e04      	subs	r4, r0, #0
	if (sd_mmc_err != SD_MMC_OK) {
     76a:	d002      	beq.n	772 <sd_mmc_init_read_blocks+0x16>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
     76c:	0020      	movs	r0, r4
     76e:	b002      	add	sp, #8
     770:	bd70      	pop	{r4, r5, r6, pc}
	if (!sd_mmc_cmd13()) {
     772:	4b14      	ldr	r3, [pc, #80]	; (7c4 <sd_mmc_init_read_blocks+0x68>)
     774:	4798      	blx	r3
     776:	2800      	cmp	r0, #0
     778:	d017      	beq.n	7aa <sd_mmc_init_read_blocks+0x4e>
	if (nb_block > 1) {
     77a:	2d01      	cmp	r5, #1
     77c:	d919      	bls.n	7b2 <sd_mmc_init_read_blocks+0x56>
		cmd = SDMMC_CMD18_READ_MULTIPLE_BLOCK;
     77e:	4812      	ldr	r0, [pc, #72]	; (7c8 <sd_mmc_init_read_blocks+0x6c>)
	if (sd_mmc_card->type & CARD_TYPE_HC) {
     780:	4b12      	ldr	r3, [pc, #72]	; (7cc <sd_mmc_init_read_blocks+0x70>)
     782:	681b      	ldr	r3, [r3, #0]
     784:	7adb      	ldrb	r3, [r3, #11]
     786:	071b      	lsls	r3, r3, #28
     788:	d400      	bmi.n	78c <sd_mmc_init_read_blocks+0x30>
		arg = (start * SD_MMC_BLOCK_SIZE);
     78a:	0276      	lsls	r6, r6, #9
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
     78c:	2301      	movs	r3, #1
     78e:	9300      	str	r3, [sp, #0]
     790:	002b      	movs	r3, r5
     792:	2280      	movs	r2, #128	; 0x80
     794:	0092      	lsls	r2, r2, #2
     796:	0031      	movs	r1, r6
     798:	4e0d      	ldr	r6, [pc, #52]	; (7d0 <sd_mmc_init_read_blocks+0x74>)
     79a:	47b0      	blx	r6
     79c:	2800      	cmp	r0, #0
     79e:	d00a      	beq.n	7b6 <sd_mmc_init_read_blocks+0x5a>
	sd_mmc_nb_block_remaining = nb_block;
     7a0:	4b0c      	ldr	r3, [pc, #48]	; (7d4 <sd_mmc_init_read_blocks+0x78>)
     7a2:	801d      	strh	r5, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
     7a4:	4b0c      	ldr	r3, [pc, #48]	; (7d8 <sd_mmc_init_read_blocks+0x7c>)
     7a6:	801d      	strh	r5, [r3, #0]
	return SD_MMC_OK;
     7a8:	e7e0      	b.n	76c <sd_mmc_init_read_blocks+0x10>
		sd_mmc_deselect_slot();
     7aa:	4b0c      	ldr	r3, [pc, #48]	; (7dc <sd_mmc_init_read_blocks+0x80>)
     7ac:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
     7ae:	3405      	adds	r4, #5
     7b0:	e7dc      	b.n	76c <sd_mmc_init_read_blocks+0x10>
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
     7b2:	480b      	ldr	r0, [pc, #44]	; (7e0 <sd_mmc_init_read_blocks+0x84>)
     7b4:	e7e4      	b.n	780 <sd_mmc_init_read_blocks+0x24>
		sd_mmc_deselect_slot();
     7b6:	4b09      	ldr	r3, [pc, #36]	; (7dc <sd_mmc_init_read_blocks+0x80>)
     7b8:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
     7ba:	2405      	movs	r4, #5
     7bc:	e7d6      	b.n	76c <sd_mmc_init_read_blocks+0x10>
     7be:	46c0      	nop			; (mov r8, r8)
     7c0:	0000013d 	.word	0x0000013d
     7c4:	00000199 	.word	0x00000199
     7c8:	00101112 	.word	0x00101112
     7cc:	20000318 	.word	0x20000318
     7d0:	00000e85 	.word	0x00000e85
     7d4:	2000033c 	.word	0x2000033c
     7d8:	2000033e 	.word	0x2000033e
     7dc:	0000021d 	.word	0x0000021d
     7e0:	00081111 	.word	0x00081111

000007e4 <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
     7e4:	b510      	push	{r4, lr}
     7e6:	000c      	movs	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
     7e8:	4b07      	ldr	r3, [pc, #28]	; (808 <sd_mmc_start_read_blocks+0x24>)
     7ea:	4798      	blx	r3
     7ec:	2800      	cmp	r0, #0
     7ee:	d104      	bne.n	7fa <sd_mmc_start_read_blocks+0x16>
		sd_mmc_nb_block_remaining = 0;
     7f0:	2200      	movs	r2, #0
     7f2:	4b06      	ldr	r3, [pc, #24]	; (80c <sd_mmc_start_read_blocks+0x28>)
     7f4:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
     7f6:	3005      	adds	r0, #5
	}
	sd_mmc_nb_block_remaining -= nb_block;
	return SD_MMC_OK;
}
     7f8:	bd10      	pop	{r4, pc}
	sd_mmc_nb_block_remaining -= nb_block;
     7fa:	4a04      	ldr	r2, [pc, #16]	; (80c <sd_mmc_start_read_blocks+0x28>)
     7fc:	8813      	ldrh	r3, [r2, #0]
     7fe:	1b1c      	subs	r4, r3, r4
     800:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
     802:	2000      	movs	r0, #0
     804:	e7f8      	b.n	7f8 <sd_mmc_start_read_blocks+0x14>
     806:	46c0      	nop			; (mov r8, r8)
     808:	000010b1 	.word	0x000010b1
     80c:	2000033c 	.word	0x2000033c

00000810 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
     810:	b510      	push	{r4, lr}
     812:	0004      	movs	r4, r0
	if (!driver_wait_end_of_read_blocks()) {
     814:	4b14      	ldr	r3, [pc, #80]	; (868 <sd_mmc_wait_end_of_read_blocks+0x58>)
     816:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
     818:	2305      	movs	r3, #5
	if (!driver_wait_end_of_read_blocks()) {
     81a:	2800      	cmp	r0, #0
     81c:	d101      	bne.n	822 <sd_mmc_wait_end_of_read_blocks+0x12>
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
     81e:	0018      	movs	r0, r3
     820:	bd10      	pop	{r4, pc}
	if (abort) {
     822:	2c00      	cmp	r4, #0
     824:	d010      	beq.n	848 <sd_mmc_wait_end_of_read_blocks+0x38>
		sd_mmc_nb_block_remaining = 0;
     826:	2200      	movs	r2, #0
     828:	4b10      	ldr	r3, [pc, #64]	; (86c <sd_mmc_wait_end_of_read_blocks+0x5c>)
     82a:	801a      	strh	r2, [r3, #0]
	if (sd_mmc_nb_block_to_tranfer == 1) {
     82c:	4b10      	ldr	r3, [pc, #64]	; (870 <sd_mmc_wait_end_of_read_blocks+0x60>)
     82e:	881b      	ldrh	r3, [r3, #0]
     830:	2b01      	cmp	r3, #1
     832:	d00f      	beq.n	854 <sd_mmc_wait_end_of_read_blocks+0x44>
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
     834:	2100      	movs	r1, #0
     836:	480f      	ldr	r0, [pc, #60]	; (874 <sd_mmc_wait_end_of_read_blocks+0x64>)
     838:	4b0f      	ldr	r3, [pc, #60]	; (878 <sd_mmc_wait_end_of_read_blocks+0x68>)
     83a:	4798      	blx	r3
     83c:	2800      	cmp	r0, #0
     83e:	d00d      	beq.n	85c <sd_mmc_wait_end_of_read_blocks+0x4c>
	sd_mmc_deselect_slot();
     840:	4b0e      	ldr	r3, [pc, #56]	; (87c <sd_mmc_wait_end_of_read_blocks+0x6c>)
     842:	4798      	blx	r3
	return SD_MMC_OK;
     844:	2300      	movs	r3, #0
     846:	e7ea      	b.n	81e <sd_mmc_wait_end_of_read_blocks+0xe>
	} else if (sd_mmc_nb_block_remaining) {
     848:	4b08      	ldr	r3, [pc, #32]	; (86c <sd_mmc_wait_end_of_read_blocks+0x5c>)
     84a:	881a      	ldrh	r2, [r3, #0]
		return SD_MMC_OK;
     84c:	2300      	movs	r3, #0
	} else if (sd_mmc_nb_block_remaining) {
     84e:	2a00      	cmp	r2, #0
     850:	d0ec      	beq.n	82c <sd_mmc_wait_end_of_read_blocks+0x1c>
     852:	e7e4      	b.n	81e <sd_mmc_wait_end_of_read_blocks+0xe>
		sd_mmc_deselect_slot();
     854:	4b09      	ldr	r3, [pc, #36]	; (87c <sd_mmc_wait_end_of_read_blocks+0x6c>)
     856:	4798      	blx	r3
		return SD_MMC_OK;
     858:	2300      	movs	r3, #0
     85a:	e7e0      	b.n	81e <sd_mmc_wait_end_of_read_blocks+0xe>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
     85c:	2100      	movs	r1, #0
     85e:	4805      	ldr	r0, [pc, #20]	; (874 <sd_mmc_wait_end_of_read_blocks+0x64>)
     860:	4b05      	ldr	r3, [pc, #20]	; (878 <sd_mmc_wait_end_of_read_blocks+0x68>)
     862:	4798      	blx	r3
     864:	e7ec      	b.n	840 <sd_mmc_wait_end_of_read_blocks+0x30>
     866:	46c0      	nop			; (mov r8, r8)
     868:	0000113d 	.word	0x0000113d
     86c:	2000033c 	.word	0x2000033c
     870:	2000033e 	.word	0x2000033e
     874:	0000310c 	.word	0x0000310c
     878:	00001015 	.word	0x00001015
     87c:	0000021d 	.word	0x0000021d

00000880 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
     880:	b570      	push	{r4, r5, r6, lr}
     882:	b082      	sub	sp, #8
     884:	000e      	movs	r6, r1
     886:	0015      	movs	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
     888:	4b11      	ldr	r3, [pc, #68]	; (8d0 <sd_mmc_init_write_blocks+0x50>)
     88a:	4798      	blx	r3
     88c:	1e04      	subs	r4, r0, #0
	if (sd_mmc_err != SD_MMC_OK) {
     88e:	d116      	bne.n	8be <sd_mmc_init_write_blocks+0x3e>
	if (sd_mmc_is_write_protected(slot)) {
		sd_mmc_deselect_slot();
		return SD_MMC_ERR_WP;
	}

	if (nb_block > 1) {
     890:	2d01      	cmp	r5, #1
     892:	d917      	bls.n	8c4 <sd_mmc_init_write_blocks+0x44>
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
     894:	480f      	ldr	r0, [pc, #60]	; (8d4 <sd_mmc_init_write_blocks+0x54>)
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
     896:	4b10      	ldr	r3, [pc, #64]	; (8d8 <sd_mmc_init_write_blocks+0x58>)
     898:	681b      	ldr	r3, [r3, #0]
     89a:	7adb      	ldrb	r3, [r3, #11]
     89c:	071b      	lsls	r3, r3, #28
     89e:	d400      	bmi.n	8a2 <sd_mmc_init_write_blocks+0x22>
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
     8a0:	0276      	lsls	r6, r6, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
     8a2:	2301      	movs	r3, #1
     8a4:	9300      	str	r3, [sp, #0]
     8a6:	002b      	movs	r3, r5
     8a8:	2280      	movs	r2, #128	; 0x80
     8aa:	0092      	lsls	r2, r2, #2
     8ac:	0031      	movs	r1, r6
     8ae:	4e0b      	ldr	r6, [pc, #44]	; (8dc <sd_mmc_init_write_blocks+0x5c>)
     8b0:	47b0      	blx	r6
     8b2:	2800      	cmp	r0, #0
     8b4:	d008      	beq.n	8c8 <sd_mmc_init_write_blocks+0x48>
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
			return SD_MMC_ERR_COMM;
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
     8b6:	4b0a      	ldr	r3, [pc, #40]	; (8e0 <sd_mmc_init_write_blocks+0x60>)
     8b8:	801d      	strh	r5, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
     8ba:	4b0a      	ldr	r3, [pc, #40]	; (8e4 <sd_mmc_init_write_blocks+0x64>)
     8bc:	801d      	strh	r5, [r3, #0]
	return SD_MMC_OK;
}
     8be:	0020      	movs	r0, r4
     8c0:	b002      	add	sp, #8
     8c2:	bd70      	pop	{r4, r5, r6, pc}
		cmd = SDMMC_CMD24_WRITE_BLOCK;
     8c4:	4808      	ldr	r0, [pc, #32]	; (8e8 <sd_mmc_init_write_blocks+0x68>)
     8c6:	e7e6      	b.n	896 <sd_mmc_init_write_blocks+0x16>
		sd_mmc_deselect_slot();
     8c8:	4b08      	ldr	r3, [pc, #32]	; (8ec <sd_mmc_init_write_blocks+0x6c>)
     8ca:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
     8cc:	2405      	movs	r4, #5
     8ce:	e7f6      	b.n	8be <sd_mmc_init_write_blocks+0x3e>
     8d0:	0000013d 	.word	0x0000013d
     8d4:	00109119 	.word	0x00109119
     8d8:	20000318 	.word	0x20000318
     8dc:	00000e85 	.word	0x00000e85
     8e0:	2000033c 	.word	0x2000033c
     8e4:	2000033e 	.word	0x2000033e
     8e8:	00089118 	.word	0x00089118
     8ec:	0000021d 	.word	0x0000021d

000008f0 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
     8f0:	b510      	push	{r4, lr}
     8f2:	000c      	movs	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
     8f4:	4b07      	ldr	r3, [pc, #28]	; (914 <sd_mmc_start_write_blocks+0x24>)
     8f6:	4798      	blx	r3
     8f8:	2800      	cmp	r0, #0
     8fa:	d104      	bne.n	906 <sd_mmc_start_write_blocks+0x16>
		sd_mmc_nb_block_remaining = 0;
     8fc:	2200      	movs	r2, #0
     8fe:	4b06      	ldr	r3, [pc, #24]	; (918 <sd_mmc_start_write_blocks+0x28>)
     900:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
     902:	3005      	adds	r0, #5
	}
	sd_mmc_nb_block_remaining -= nb_block;
	return SD_MMC_OK;
}
     904:	bd10      	pop	{r4, pc}
	sd_mmc_nb_block_remaining -= nb_block;
     906:	4a04      	ldr	r2, [pc, #16]	; (918 <sd_mmc_start_write_blocks+0x28>)
     908:	8813      	ldrh	r3, [r2, #0]
     90a:	1b1c      	subs	r4, r3, r4
     90c:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
     90e:	2000      	movs	r0, #0
     910:	e7f8      	b.n	904 <sd_mmc_start_write_blocks+0x14>
     912:	46c0      	nop			; (mov r8, r8)
     914:	00001141 	.word	0x00001141
     918:	2000033c 	.word	0x2000033c

0000091c <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
     91c:	b510      	push	{r4, lr}
     91e:	0004      	movs	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
     920:	4b0e      	ldr	r3, [pc, #56]	; (95c <sd_mmc_wait_end_of_write_blocks+0x40>)
     922:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
     924:	2305      	movs	r3, #5
	if (!driver_wait_end_of_write_blocks()) {
     926:	2800      	cmp	r0, #0
     928:	d101      	bne.n	92e <sd_mmc_wait_end_of_write_blocks+0x12>
			return SD_MMC_ERR_COMM;
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
     92a:	0018      	movs	r0, r3
     92c:	bd10      	pop	{r4, pc}
	if (abort) {
     92e:	2c00      	cmp	r4, #0
     930:	d00a      	beq.n	948 <sd_mmc_wait_end_of_write_blocks+0x2c>
		sd_mmc_nb_block_remaining = 0;
     932:	2200      	movs	r2, #0
     934:	4b0a      	ldr	r3, [pc, #40]	; (960 <sd_mmc_wait_end_of_write_blocks+0x44>)
     936:	801a      	strh	r2, [r3, #0]
	if (sd_mmc_nb_block_to_tranfer == 1) {
     938:	4b0a      	ldr	r3, [pc, #40]	; (964 <sd_mmc_wait_end_of_write_blocks+0x48>)
     93a:	881b      	ldrh	r3, [r3, #0]
     93c:	2b01      	cmp	r3, #1
     93e:	d009      	beq.n	954 <sd_mmc_wait_end_of_write_blocks+0x38>
	sd_mmc_deselect_slot();
     940:	4b09      	ldr	r3, [pc, #36]	; (968 <sd_mmc_wait_end_of_write_blocks+0x4c>)
     942:	4798      	blx	r3
	return SD_MMC_OK;
     944:	2300      	movs	r3, #0
     946:	e7f0      	b.n	92a <sd_mmc_wait_end_of_write_blocks+0xe>
	} else if (sd_mmc_nb_block_remaining) {
     948:	4b05      	ldr	r3, [pc, #20]	; (960 <sd_mmc_wait_end_of_write_blocks+0x44>)
     94a:	881a      	ldrh	r2, [r3, #0]
		return SD_MMC_OK;
     94c:	2300      	movs	r3, #0
	} else if (sd_mmc_nb_block_remaining) {
     94e:	2a00      	cmp	r2, #0
     950:	d0f2      	beq.n	938 <sd_mmc_wait_end_of_write_blocks+0x1c>
     952:	e7ea      	b.n	92a <sd_mmc_wait_end_of_write_blocks+0xe>
		sd_mmc_deselect_slot();
     954:	4b04      	ldr	r3, [pc, #16]	; (968 <sd_mmc_wait_end_of_write_blocks+0x4c>)
     956:	4798      	blx	r3
		return SD_MMC_OK;
     958:	2300      	movs	r3, #0
     95a:	e7e6      	b.n	92a <sd_mmc_wait_end_of_write_blocks+0xe>
     95c:	000011c1 	.word	0x000011c1
     960:	2000033c 	.word	0x2000033c
     964:	2000033e 	.word	0x2000033e
     968:	0000021d 	.word	0x0000021d

0000096c <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
     96c:	b510      	push	{r4, lr}
     96e:	0004      	movs	r4, r0
	switch (sd_mmc_check(slot))
     970:	4b0f      	ldr	r3, [pc, #60]	; (9b0 <sd_mmc_test_unit_ready+0x44>)
     972:	4798      	blx	r3
     974:	2801      	cmp	r0, #1
     976:	d019      	beq.n	9ac <sd_mmc_test_unit_ready+0x40>
     978:	2800      	cmp	r0, #0
     97a:	d003      	beq.n	984 <sd_mmc_test_unit_ready+0x18>
     97c:	2802      	cmp	r0, #2
     97e:	d010      	beq.n	9a2 <sd_mmc_test_unit_ready+0x36>
	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
     980:	2001      	movs	r0, #1
	}
}
     982:	bd10      	pop	{r4, pc}
		if (sd_mmc_ejected[slot]) {
     984:	4b0b      	ldr	r3, [pc, #44]	; (9b4 <sd_mmc_test_unit_ready+0x48>)
     986:	5d1b      	ldrb	r3, [r3, r4]
			return CTRL_NO_PRESENT;
     988:	2002      	movs	r0, #2
		if (sd_mmc_ejected[slot]) {
     98a:	2b00      	cmp	r3, #0
     98c:	d1f9      	bne.n	982 <sd_mmc_test_unit_ready+0x16>
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
     98e:	0020      	movs	r0, r4
     990:	4b09      	ldr	r3, [pc, #36]	; (9b8 <sd_mmc_test_unit_ready+0x4c>)
     992:	4798      	blx	r3
     994:	0003      	movs	r3, r0
     996:	2003      	movs	r0, #3
     998:	4018      	ands	r0, r3
		return CTRL_NO_PRESENT;
     99a:	4243      	negs	r3, r0
     99c:	4158      	adcs	r0, r3
     99e:	0040      	lsls	r0, r0, #1
     9a0:	e7ef      	b.n	982 <sd_mmc_test_unit_ready+0x16>
		sd_mmc_ejected[slot] = false;
     9a2:	2200      	movs	r2, #0
     9a4:	4b03      	ldr	r3, [pc, #12]	; (9b4 <sd_mmc_test_unit_ready+0x48>)
     9a6:	551a      	strb	r2, [r3, r4]
		return CTRL_NO_PRESENT;
     9a8:	2002      	movs	r0, #2
     9aa:	e7ea      	b.n	982 <sd_mmc_test_unit_ready+0x16>
		return CTRL_BUSY;
     9ac:	2003      	movs	r0, #3
     9ae:	e7e8      	b.n	982 <sd_mmc_test_unit_ready+0x16>
     9b0:	00000259 	.word	0x00000259
     9b4:	20000344 	.word	0x20000344
     9b8:	00000709 	.word	0x00000709

000009bc <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
     9bc:	b510      	push	{r4, lr}
	return sd_mmc_test_unit_ready(0);
     9be:	2000      	movs	r0, #0
     9c0:	4b01      	ldr	r3, [pc, #4]	; (9c8 <sd_mmc_test_unit_ready_0+0xc>)
     9c2:	4798      	blx	r3
}
     9c4:	bd10      	pop	{r4, pc}
     9c6:	46c0      	nop			; (mov r8, r8)
     9c8:	0000096d 	.word	0x0000096d

000009cc <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
     9cc:	b570      	push	{r4, r5, r6, lr}
     9ce:	0004      	movs	r4, r0
     9d0:	000d      	movs	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
     9d2:	4b04      	ldr	r3, [pc, #16]	; (9e4 <sd_mmc_read_capacity+0x18>)
     9d4:	4798      	blx	r3
     9d6:	0040      	lsls	r0, r0, #1
     9d8:	3801      	subs	r0, #1
     9da:	6028      	str	r0, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
     9dc:	0020      	movs	r0, r4
     9de:	4b02      	ldr	r3, [pc, #8]	; (9e8 <sd_mmc_read_capacity+0x1c>)
     9e0:	4798      	blx	r3
}
     9e2:	bd70      	pop	{r4, r5, r6, pc}
     9e4:	00000731 	.word	0x00000731
     9e8:	0000096d 	.word	0x0000096d

000009ec <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
     9ec:	b510      	push	{r4, lr}
     9ee:	0001      	movs	r1, r0
	return sd_mmc_read_capacity(0, nb_sector);
     9f0:	2000      	movs	r0, #0
     9f2:	4b01      	ldr	r3, [pc, #4]	; (9f8 <sd_mmc_read_capacity_0+0xc>)
     9f4:	4798      	blx	r3
}
     9f6:	bd10      	pop	{r4, pc}
     9f8:	000009cd 	.word	0x000009cd

000009fc <sd_mmc_wr_protect_0>:
{
	return sd_mmc_is_write_protected(slot);
}

bool sd_mmc_wr_protect_0(void)
{
     9fc:	b510      	push	{r4, lr}
	return sd_mmc_is_write_protected(slot);
     9fe:	2000      	movs	r0, #0
     a00:	4b01      	ldr	r3, [pc, #4]	; (a08 <sd_mmc_wr_protect_0+0xc>)
     a02:	4798      	blx	r3
	return sd_mmc_wr_protect(0);
}
     a04:	bd10      	pop	{r4, pc}
     a06:	46c0      	nop			; (mov r8, r8)
     a08:	00000759 	.word	0x00000759

00000a0c <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
     a0c:	b510      	push	{r4, lr}
     a0e:	0014      	movs	r4, r2
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
     a10:	2201      	movs	r2, #1
     a12:	4b0c      	ldr	r3, [pc, #48]	; (a44 <sd_mmc_mem_2_ram+0x38>)
     a14:	4798      	blx	r3
     a16:	2800      	cmp	r0, #0
     a18:	d004      	beq.n	a24 <sd_mmc_mem_2_ram+0x18>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
     a1a:	3802      	subs	r0, #2
     a1c:	4243      	negs	r3, r0
     a1e:	4158      	adcs	r0, r3
     a20:	3001      	adds	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
     a22:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
     a24:	2101      	movs	r1, #1
     a26:	0020      	movs	r0, r4
     a28:	4b07      	ldr	r3, [pc, #28]	; (a48 <sd_mmc_mem_2_ram+0x3c>)
     a2a:	4798      	blx	r3
     a2c:	0003      	movs	r3, r0
		return CTRL_FAIL;
     a2e:	2001      	movs	r0, #1
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
     a30:	2b00      	cmp	r3, #0
     a32:	d1f6      	bne.n	a22 <sd_mmc_mem_2_ram+0x16>
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
     a34:	2000      	movs	r0, #0
     a36:	4b05      	ldr	r3, [pc, #20]	; (a4c <sd_mmc_mem_2_ram+0x40>)
     a38:	4798      	blx	r3
     a3a:	1e43      	subs	r3, r0, #1
     a3c:	4198      	sbcs	r0, r3
		return CTRL_NO_PRESENT;
     a3e:	b2c0      	uxtb	r0, r0
     a40:	e7ef      	b.n	a22 <sd_mmc_mem_2_ram+0x16>
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	0000075d 	.word	0x0000075d
     a48:	000007e5 	.word	0x000007e5
     a4c:	00000811 	.word	0x00000811

00000a50 <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
     a50:	b510      	push	{r4, lr}
     a52:	000a      	movs	r2, r1
	return sd_mmc_mem_2_ram(0, addr, ram);
     a54:	0001      	movs	r1, r0
     a56:	2000      	movs	r0, #0
     a58:	4b01      	ldr	r3, [pc, #4]	; (a60 <sd_mmc_mem_2_ram_0+0x10>)
     a5a:	4798      	blx	r3
}
     a5c:	bd10      	pop	{r4, pc}
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	00000a0d 	.word	0x00000a0d

00000a64 <sd_mmc_ram_2_mem>:
{
	return sd_mmc_mem_2_ram(1, addr, ram);
}

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
     a64:	b510      	push	{r4, lr}
     a66:	0014      	movs	r4, r2
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
     a68:	2201      	movs	r2, #1
     a6a:	4b0c      	ldr	r3, [pc, #48]	; (a9c <sd_mmc_ram_2_mem+0x38>)
     a6c:	4798      	blx	r3
     a6e:	2800      	cmp	r0, #0
     a70:	d004      	beq.n	a7c <sd_mmc_ram_2_mem+0x18>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
     a72:	3802      	subs	r0, #2
     a74:	4243      	negs	r3, r0
     a76:	4158      	adcs	r0, r3
     a78:	3001      	adds	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
     a7a:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
     a7c:	2101      	movs	r1, #1
     a7e:	0020      	movs	r0, r4
     a80:	4b07      	ldr	r3, [pc, #28]	; (aa0 <sd_mmc_ram_2_mem+0x3c>)
     a82:	4798      	blx	r3
     a84:	0003      	movs	r3, r0
		return CTRL_FAIL;
     a86:	2001      	movs	r0, #1
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
     a88:	2b00      	cmp	r3, #0
     a8a:	d1f6      	bne.n	a7a <sd_mmc_ram_2_mem+0x16>
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
     a8c:	2000      	movs	r0, #0
     a8e:	4b05      	ldr	r3, [pc, #20]	; (aa4 <sd_mmc_ram_2_mem+0x40>)
     a90:	4798      	blx	r3
     a92:	1e43      	subs	r3, r0, #1
     a94:	4198      	sbcs	r0, r3
		return CTRL_NO_PRESENT;
     a96:	b2c0      	uxtb	r0, r0
     a98:	e7ef      	b.n	a7a <sd_mmc_ram_2_mem+0x16>
     a9a:	46c0      	nop			; (mov r8, r8)
     a9c:	00000881 	.word	0x00000881
     aa0:	000008f1 	.word	0x000008f1
     aa4:	0000091d 	.word	0x0000091d

00000aa8 <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
     aa8:	b510      	push	{r4, lr}
     aaa:	000a      	movs	r2, r1
	return sd_mmc_ram_2_mem(0, addr, ram);
     aac:	0001      	movs	r1, r0
     aae:	2000      	movs	r0, #0
     ab0:	4b01      	ldr	r3, [pc, #4]	; (ab8 <sd_mmc_ram_2_mem_0+0x10>)
     ab2:	4798      	blx	r3
}
     ab4:	bd10      	pop	{r4, pc}
     ab6:	46c0      	nop			; (mov r8, r8)
     ab8:	00000a65 	.word	0x00000a65

00000abc <sd_mmc_spi_start_write_block>:

/**
 * \brief Sends the correct TOKEN on the line to start a write block transfer
 */
static void sd_mmc_spi_start_write_block(void)
{
     abc:	b500      	push	{lr}
     abe:	b083      	sub	sp, #12
	uint8_t dummy = 0xFF;
     ac0:	466b      	mov	r3, sp
     ac2:	1dd9      	adds	r1, r3, #7
     ac4:	23ff      	movs	r3, #255	; 0xff
     ac6:	700b      	strb	r3, [r1, #0]
	Assert(!(sd_mmc_spi_transfert_pos % sd_mmc_spi_block_size));
	// Delay before start write block:
	// Nwr timing minimum = 8 cylces
	spi_write_buffer_wait(&sd_mmc_master,&dummy, 1);
     ac8:	2201      	movs	r2, #1
     aca:	480b      	ldr	r0, [pc, #44]	; (af8 <sd_mmc_spi_start_write_block+0x3c>)
     acc:	4b0b      	ldr	r3, [pc, #44]	; (afc <sd_mmc_spi_start_write_block+0x40>)
     ace:	4798      	blx	r3
	// Send start token
	uint8_t token;
	if (1 == sd_mmc_spi_nb_block) {
     ad0:	4b0b      	ldr	r3, [pc, #44]	; (b00 <sd_mmc_spi_start_write_block+0x44>)
     ad2:	881b      	ldrh	r3, [r3, #0]
     ad4:	2b01      	cmp	r3, #1
     ad6:	d00a      	beq.n	aee <sd_mmc_spi_start_write_block+0x32>
		token = SPI_TOKEN_SINGLE_WRITE;
	} else {
		token = SPI_TOKEN_MULTI_WRITE;
     ad8:	22fc      	movs	r2, #252	; 0xfc
     ada:	466b      	mov	r3, sp
     adc:	719a      	strb	r2, [r3, #6]
	}
	spi_write_buffer_wait(&sd_mmc_master,&token, 1);
     ade:	2201      	movs	r2, #1
     ae0:	466b      	mov	r3, sp
     ae2:	1d99      	adds	r1, r3, #6
     ae4:	4804      	ldr	r0, [pc, #16]	; (af8 <sd_mmc_spi_start_write_block+0x3c>)
     ae6:	4b05      	ldr	r3, [pc, #20]	; (afc <sd_mmc_spi_start_write_block+0x40>)
     ae8:	4798      	blx	r3
}
     aea:	b003      	add	sp, #12
     aec:	bd00      	pop	{pc}
		token = SPI_TOKEN_SINGLE_WRITE;
     aee:	22fe      	movs	r2, #254	; 0xfe
     af0:	466b      	mov	r3, sp
     af2:	719a      	strb	r2, [r3, #6]
     af4:	e7f3      	b.n	ade <sd_mmc_spi_start_write_block+0x22>
     af6:	46c0      	nop			; (mov r8, r8)
     af8:	20000348 	.word	0x20000348
     afc:	00005119 	.word	0x00005119
     b00:	2000038c 	.word	0x2000038c

00000b04 <sd_mmc_spi_wait_busy>:
{
     b04:	b5f0      	push	{r4, r5, r6, r7, lr}
     b06:	b083      	sub	sp, #12
	uint8_t line = 0xFF;
     b08:	466b      	mov	r3, sp
     b0a:	1ddc      	adds	r4, r3, #7
     b0c:	23ff      	movs	r3, #255	; 0xff
     b0e:	7023      	strb	r3, [r4, #0]
	spi_read_buffer_wait(&sd_mmc_master, &line, 1,
     b10:	4e12      	ldr	r6, [pc, #72]	; (b5c <sd_mmc_spi_wait_busy+0x58>)
     b12:	2201      	movs	r2, #1
     b14:	0021      	movs	r1, r4
     b16:	0030      	movs	r0, r6
     b18:	4d11      	ldr	r5, [pc, #68]	; (b60 <sd_mmc_spi_wait_busy+0x5c>)
     b1a:	47a8      	blx	r5
	spi_read_buffer_wait(&sd_mmc_master, &line, 1,
     b1c:	23ff      	movs	r3, #255	; 0xff
     b1e:	2201      	movs	r2, #1
     b20:	0021      	movs	r1, r4
     b22:	0030      	movs	r0, r6
     b24:	47a8      	blx	r5
		spi_read_buffer_wait(&sd_mmc_master, &line, 1,
     b26:	23ff      	movs	r3, #255	; 0xff
     b28:	2201      	movs	r2, #1
     b2a:	0021      	movs	r1, r4
     b2c:	0030      	movs	r0, r6
     b2e:	47a8      	blx	r5
     b30:	4c0c      	ldr	r4, [pc, #48]	; (b64 <sd_mmc_spi_wait_busy+0x60>)
	} while (line != 0xFF);
     b32:	466b      	mov	r3, sp
     b34:	1ddd      	adds	r5, r3, #7
		spi_read_buffer_wait(&sd_mmc_master, &line, 1,
     b36:	4e09      	ldr	r6, [pc, #36]	; (b5c <sd_mmc_spi_wait_busy+0x58>)
     b38:	4f09      	ldr	r7, [pc, #36]	; (b60 <sd_mmc_spi_wait_busy+0x5c>)
	} while (line != 0xFF);
     b3a:	782b      	ldrb	r3, [r5, #0]
     b3c:	2bff      	cmp	r3, #255	; 0xff
     b3e:	d009      	beq.n	b54 <sd_mmc_spi_wait_busy+0x50>
		spi_read_buffer_wait(&sd_mmc_master, &line, 1,
     b40:	23ff      	movs	r3, #255	; 0xff
     b42:	2201      	movs	r2, #1
     b44:	0029      	movs	r1, r5
     b46:	0030      	movs	r0, r6
     b48:	47b8      	blx	r7
     b4a:	3c01      	subs	r4, #1
		if (!(nec_timeout--)) {
     b4c:	2c00      	cmp	r4, #0
     b4e:	d1f4      	bne.n	b3a <sd_mmc_spi_wait_busy+0x36>
			return false;
     b50:	2000      	movs	r0, #0
     b52:	e000      	b.n	b56 <sd_mmc_spi_wait_busy+0x52>
	return true;
     b54:	2001      	movs	r0, #1
}
     b56:	b003      	add	sp, #12
     b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b5a:	46c0      	nop			; (mov r8, r8)
     b5c:	20000348 	.word	0x20000348
     b60:	00004f51 	.word	0x00004f51
     b64:	00030d40 	.word	0x00030d40

00000b68 <sd_mmc_spi_stop_multiwrite_block>:
 *
 * \return true if success, otherwise false
 *         with a update of \ref sd_mmc_spi_err.
 */
static bool sd_mmc_spi_stop_multiwrite_block(void)
{
     b68:	b570      	push	{r4, r5, r6, lr}
     b6a:	b082      	sub	sp, #8
	uint8_t value;

	if (1 == sd_mmc_spi_nb_block) {
     b6c:	4b14      	ldr	r3, [pc, #80]	; (bc0 <sd_mmc_spi_stop_multiwrite_block+0x58>)
     b6e:	881c      	ldrh	r4, [r3, #0]
     b70:	2c01      	cmp	r4, #1
     b72:	d023      	beq.n	bbc <sd_mmc_spi_stop_multiwrite_block+0x54>
		return true; // Single block write
	}
	if (sd_mmc_spi_nb_block >
		(sd_mmc_spi_transfert_pos / sd_mmc_spi_block_size)) {
     b74:	4b13      	ldr	r3, [pc, #76]	; (bc4 <sd_mmc_spi_stop_multiwrite_block+0x5c>)
     b76:	8819      	ldrh	r1, [r3, #0]
     b78:	4b13      	ldr	r3, [pc, #76]	; (bc8 <sd_mmc_spi_stop_multiwrite_block+0x60>)
     b7a:	6818      	ldr	r0, [r3, #0]
     b7c:	4b13      	ldr	r3, [pc, #76]	; (bcc <sd_mmc_spi_stop_multiwrite_block+0x64>)
     b7e:	4798      	blx	r3
		return true; // It is not the End of multi write
     b80:	2301      	movs	r3, #1
	if (sd_mmc_spi_nb_block >
     b82:	4284      	cmp	r4, r0
     b84:	d902      	bls.n	b8c <sd_mmc_spi_stop_multiwrite_block+0x24>
		sd_mmc_spi_debug("%s: Stop write blocks timeout\n\r",
				__func__);
		return false;
	}
	return true;
}
     b86:	0018      	movs	r0, r3
     b88:	b002      	add	sp, #8
     b8a:	bd70      	pop	{r4, r5, r6, pc}
	value = 0xFF;
     b8c:	466b      	mov	r3, sp
     b8e:	1ddc      	adds	r4, r3, #7
     b90:	23ff      	movs	r3, #255	; 0xff
     b92:	7023      	strb	r3, [r4, #0]
	spi_write_buffer_wait(&sd_mmc_master, &value, 1);
     b94:	4e0e      	ldr	r6, [pc, #56]	; (bd0 <sd_mmc_spi_stop_multiwrite_block+0x68>)
     b96:	2201      	movs	r2, #1
     b98:	0021      	movs	r1, r4
     b9a:	0030      	movs	r0, r6
     b9c:	4d0d      	ldr	r5, [pc, #52]	; (bd4 <sd_mmc_spi_stop_multiwrite_block+0x6c>)
     b9e:	47a8      	blx	r5
	value = SPI_TOKEN_STOP_TRAN;
     ba0:	23fd      	movs	r3, #253	; 0xfd
     ba2:	7023      	strb	r3, [r4, #0]
	spi_write_buffer_wait(&sd_mmc_master, &value, 1);
     ba4:	2201      	movs	r2, #1
     ba6:	0021      	movs	r1, r4
     ba8:	0030      	movs	r0, r6
     baa:	47a8      	blx	r5
	if (!sd_mmc_spi_wait_busy()) {
     bac:	4b0a      	ldr	r3, [pc, #40]	; (bd8 <sd_mmc_spi_stop_multiwrite_block+0x70>)
     bae:	4798      	blx	r3
     bb0:	1e03      	subs	r3, r0, #0
     bb2:	d1e8      	bne.n	b86 <sd_mmc_spi_stop_multiwrite_block+0x1e>
		sd_mmc_spi_err = SD_MMC_SPI_ERR_WRITE_TIMEOUT;
     bb4:	2105      	movs	r1, #5
     bb6:	4a09      	ldr	r2, [pc, #36]	; (bdc <sd_mmc_spi_stop_multiwrite_block+0x74>)
     bb8:	7011      	strb	r1, [r2, #0]
		return false;
     bba:	e7e4      	b.n	b86 <sd_mmc_spi_stop_multiwrite_block+0x1e>
		return true; // Single block write
     bbc:	2301      	movs	r3, #1
     bbe:	e7e2      	b.n	b86 <sd_mmc_spi_stop_multiwrite_block+0x1e>
     bc0:	2000038c 	.word	0x2000038c
     bc4:	20000384 	.word	0x20000384
     bc8:	20000394 	.word	0x20000394
     bcc:	0000b339 	.word	0x0000b339
     bd0:	20000348 	.word	0x20000348
     bd4:	00005119 	.word	0x00005119
     bd8:	00000b05 	.word	0x00000b05
     bdc:	2000038b 	.word	0x2000038b

00000be0 <sd_mmc_spi_start_read_block>:
{
     be0:	b5f0      	push	{r4, r5, r6, r7, lr}
     be2:	b083      	sub	sp, #12
	token = 0;
     be4:	2200      	movs	r2, #0
     be6:	466b      	mov	r3, sp
     be8:	71da      	strb	r2, [r3, #7]
     bea:	4c14      	ldr	r4, [pc, #80]	; (c3c <sd_mmc_spi_start_read_block+0x5c>)
		spi_read_buffer_wait(&sd_mmc_master, &token, 1,
     bec:	466b      	mov	r3, sp
     bee:	1ddd      	adds	r5, r3, #7
     bf0:	4e13      	ldr	r6, [pc, #76]	; (c40 <sd_mmc_spi_start_read_block+0x60>)
     bf2:	4f14      	ldr	r7, [pc, #80]	; (c44 <sd_mmc_spi_start_read_block+0x64>)
     bf4:	23ff      	movs	r3, #255	; 0xff
     bf6:	2201      	movs	r2, #1
     bf8:	0029      	movs	r1, r5
     bfa:	0030      	movs	r0, r6
     bfc:	47b8      	blx	r7
		if (SPI_TOKEN_DATA_ERROR_VALID(token)) {
     bfe:	782b      	ldrb	r3, [r5, #0]
     c00:	220f      	movs	r2, #15
     c02:	0019      	movs	r1, r3
     c04:	4391      	bics	r1, r2
     c06:	1e0a      	subs	r2, r1, #0
     c08:	d009      	beq.n	c1e <sd_mmc_spi_start_read_block+0x3e>
	} while (token != SPI_TOKEN_SINGLE_MULTI_READ);
     c0a:	2bfe      	cmp	r3, #254	; 0xfe
     c0c:	d013      	beq.n	c36 <sd_mmc_spi_start_read_block+0x56>
     c0e:	3c01      	subs	r4, #1
		if (i-- == 0) {
     c10:	2c00      	cmp	r4, #0
     c12:	d1ef      	bne.n	bf4 <sd_mmc_spi_start_read_block+0x14>
			sd_mmc_spi_err = SD_MMC_SPI_ERR_READ_TIMEOUT;
     c14:	2204      	movs	r2, #4
     c16:	4b0c      	ldr	r3, [pc, #48]	; (c48 <sd_mmc_spi_start_read_block+0x68>)
     c18:	701a      	strb	r2, [r3, #0]
			return false;
     c1a:	2000      	movs	r0, #0
     c1c:	e00c      	b.n	c38 <sd_mmc_spi_start_read_block+0x58>
			if (token & (SPI_TOKEN_DATA_ERROR_ERROR
     c1e:	075b      	lsls	r3, r3, #29
     c20:	d004      	beq.n	c2c <sd_mmc_spi_start_read_block+0x4c>
				sd_mmc_spi_err = SD_MMC_SPI_ERR_READ_CRC;
     c22:	3207      	adds	r2, #7
     c24:	4b08      	ldr	r3, [pc, #32]	; (c48 <sd_mmc_spi_start_read_block+0x68>)
     c26:	701a      	strb	r2, [r3, #0]
			return false;
     c28:	2000      	movs	r0, #0
     c2a:	e005      	b.n	c38 <sd_mmc_spi_start_read_block+0x58>
				sd_mmc_spi_err = SD_MMC_SPI_ERR_OUT_OF_RANGE;
     c2c:	220b      	movs	r2, #11
     c2e:	4b06      	ldr	r3, [pc, #24]	; (c48 <sd_mmc_spi_start_read_block+0x68>)
     c30:	701a      	strb	r2, [r3, #0]
			return false;
     c32:	2000      	movs	r0, #0
     c34:	e000      	b.n	c38 <sd_mmc_spi_start_read_block+0x58>
	return true;
     c36:	2001      	movs	r0, #1
}
     c38:	b003      	add	sp, #12
     c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c3c:	0007a120 	.word	0x0007a120
     c40:	20000348 	.word	0x20000348
     c44:	00004f51 	.word	0x00004f51
     c48:	2000038b 	.word	0x2000038b

00000c4c <sd_mmc_spi_stop_write_block>:
{
     c4c:	b530      	push	{r4, r5, lr}
     c4e:	b083      	sub	sp, #12
	crc = 0xFFFF; /// CRC is disabled in SPI mode
     c50:	a901      	add	r1, sp, #4
     c52:	2301      	movs	r3, #1
     c54:	425b      	negs	r3, r3
     c56:	800b      	strh	r3, [r1, #0]
	spi_write_buffer_wait(&sd_mmc_master, (uint8_t *)&crc, 2);
     c58:	4d14      	ldr	r5, [pc, #80]	; (cac <sd_mmc_spi_stop_write_block+0x60>)
     c5a:	2202      	movs	r2, #2
     c5c:	0028      	movs	r0, r5
     c5e:	4b14      	ldr	r3, [pc, #80]	; (cb0 <sd_mmc_spi_stop_write_block+0x64>)
     c60:	4798      	blx	r3
	spi_read_buffer_wait(&sd_mmc_master, &resp, 1,
     c62:	466b      	mov	r3, sp
     c64:	1ddc      	adds	r4, r3, #7
     c66:	23ff      	movs	r3, #255	; 0xff
     c68:	2201      	movs	r2, #1
     c6a:	0021      	movs	r1, r4
     c6c:	0028      	movs	r0, r5
     c6e:	4d11      	ldr	r5, [pc, #68]	; (cb4 <sd_mmc_spi_stop_write_block+0x68>)
     c70:	47a8      	blx	r5
	if (!SPI_TOKEN_DATA_RESP_VALID(resp)) {
     c72:	7822      	ldrb	r2, [r4, #0]
     c74:	2311      	movs	r3, #17
     c76:	4013      	ands	r3, r2
     c78:	2b01      	cmp	r3, #1
     c7a:	d005      	beq.n	c88 <sd_mmc_spi_stop_write_block+0x3c>
		sd_mmc_spi_err = SD_MMC_SPI_ERR;
     c7c:	2201      	movs	r2, #1
     c7e:	4b0e      	ldr	r3, [pc, #56]	; (cb8 <sd_mmc_spi_stop_write_block+0x6c>)
     c80:	701a      	strb	r2, [r3, #0]
		return false;
     c82:	2000      	movs	r0, #0
}
     c84:	b003      	add	sp, #12
     c86:	bd30      	pop	{r4, r5, pc}
	switch (SPI_TOKEN_DATA_RESP_CODE(resp)) {
     c88:	231e      	movs	r3, #30
     c8a:	401a      	ands	r2, r3
     c8c:	2a04      	cmp	r2, #4
     c8e:	d00b      	beq.n	ca8 <sd_mmc_spi_stop_write_block+0x5c>
     c90:	2a0a      	cmp	r2, #10
     c92:	d104      	bne.n	c9e <sd_mmc_spi_stop_write_block+0x52>
		sd_mmc_spi_err = SD_MMC_SPI_ERR_WRITE_CRC;
     c94:	3a02      	subs	r2, #2
     c96:	4b08      	ldr	r3, [pc, #32]	; (cb8 <sd_mmc_spi_stop_write_block+0x6c>)
     c98:	701a      	strb	r2, [r3, #0]
		return false;
     c9a:	2000      	movs	r0, #0
     c9c:	e7f2      	b.n	c84 <sd_mmc_spi_stop_write_block+0x38>
		sd_mmc_spi_err = SD_MMC_SPI_ERR_WRITE;
     c9e:	220a      	movs	r2, #10
     ca0:	4b05      	ldr	r3, [pc, #20]	; (cb8 <sd_mmc_spi_stop_write_block+0x6c>)
     ca2:	701a      	strb	r2, [r3, #0]
		return false;
     ca4:	2000      	movs	r0, #0
     ca6:	e7ed      	b.n	c84 <sd_mmc_spi_stop_write_block+0x38>
	return true;
     ca8:	2001      	movs	r0, #1
     caa:	e7eb      	b.n	c84 <sd_mmc_spi_stop_write_block+0x38>
     cac:	20000348 	.word	0x20000348
     cb0:	00005119 	.word	0x00005119
     cb4:	00004f51 	.word	0x00004f51
     cb8:	2000038b 	.word	0x2000038b

00000cbc <sd_deinit>:
{
     cbc:	b510      	push	{r4, lr}
	spi_reset(&sd_mmc_master);
     cbe:	4802      	ldr	r0, [pc, #8]	; (cc8 <sd_deinit+0xc>)
     cc0:	4b02      	ldr	r3, [pc, #8]	; (ccc <sd_deinit+0x10>)
     cc2:	4798      	blx	r3
}
     cc4:	bd10      	pop	{r4, pc}
     cc6:	46c0      	nop			; (mov r8, r8)
     cc8:	20000348 	.word	0x20000348
     ccc:	00004c75 	.word	0x00004c75

00000cd0 <sd_mmc_spi_init>:
{
	return sd_mmc_spi_err;
}

void sd_mmc_spi_init(void)
{
     cd0:	b570      	push	{r4, r5, r6, lr}
     cd2:	b090      	sub	sp, #64	; 0x40
	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
     cd4:	2300      	movs	r3, #0
     cd6:	4a2d      	ldr	r2, [pc, #180]	; (d8c <sd_mmc_spi_init+0xbc>)
     cd8:	7013      	strb	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     cda:	ac02      	add	r4, sp, #8
     cdc:	2501      	movs	r5, #1
     cde:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     ce0:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     ce2:	9304      	str	r3, [sp, #16]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     ce4:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     ce6:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     ce8:	74a5      	strb	r5, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     cea:	74e5      	strb	r5, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     cec:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     cee:	2224      	movs	r2, #36	; 0x24
     cf0:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     cf2:	3a18      	subs	r2, #24
     cf4:	2100      	movs	r1, #0
     cf6:	a808      	add	r0, sp, #32
     cf8:	4b25      	ldr	r3, [pc, #148]	; (d90 <sd_mmc_spi_init+0xc0>)
     cfa:	4798      	blx	r3

	// Initialize SPI interface and enable it
	struct spi_config config;
	spi_get_config_defaults(&config);

	config.mux_setting = SD_MMC_SPI_PINMUX_SETTING;
     cfc:	2380      	movs	r3, #128	; 0x80
     cfe:	025b      	lsls	r3, r3, #9
     d00:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = SD_MMC_SPI_PINMUX_PAD0;
     d02:	4b24      	ldr	r3, [pc, #144]	; (d94 <sd_mmc_spi_init+0xc4>)
     d04:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = SD_MMC_SPI_PINMUX_PAD1;
     d06:	4b24      	ldr	r3, [pc, #144]	; (d98 <sd_mmc_spi_init+0xc8>)
     d08:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = SD_MMC_SPI_PINMUX_PAD2;
     d0a:	4b24      	ldr	r3, [pc, #144]	; (d9c <sd_mmc_spi_init+0xcc>)
     d0c:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = SD_MMC_SPI_PINMUX_PAD3;
     d0e:	4b24      	ldr	r3, [pc, #144]	; (da0 <sd_mmc_spi_init+0xd0>)
     d10:	6363      	str	r3, [r4, #52]	; 0x34
	config.generator_source = SD_MMC_SPI_SOURCE_CLOCK;
	config.mode_specific.master.baudrate = SDMMC_CLOCK_INIT;
     d12:	4b24      	ldr	r3, [pc, #144]	; (da4 <sd_mmc_spi_init+0xd4>)
     d14:	61a3      	str	r3, [r4, #24]

	spi_init(&sd_mmc_master, SD_MMC_SPI, &config);
     d16:	4e24      	ldr	r6, [pc, #144]	; (da8 <sd_mmc_spi_init+0xd8>)
     d18:	0022      	movs	r2, r4
     d1a:	4924      	ldr	r1, [pc, #144]	; (dac <sd_mmc_spi_init+0xdc>)
     d1c:	0030      	movs	r0, r6
     d1e:	4b24      	ldr	r3, [pc, #144]	; (db0 <sd_mmc_spi_init+0xe0>)
     d20:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     d22:	6834      	ldr	r4, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     d24:	0020      	movs	r0, r4
     d26:	4b23      	ldr	r3, [pc, #140]	; (db4 <sd_mmc_spi_init+0xe4>)
     d28:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     d2a:	231f      	movs	r3, #31
     d2c:	4018      	ands	r0, r3
     d2e:	4085      	lsls	r5, r0
     d30:	4b21      	ldr	r3, [pc, #132]	; (db8 <sd_mmc_spi_init+0xe8>)
     d32:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     d34:	6832      	ldr	r2, [r6, #0]
	return (spi_module->SYNCBUSY.reg);
     d36:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     d38:	2b00      	cmp	r3, #0
     d3a:	d1fc      	bne.n	d36 <sd_mmc_spi_init+0x66>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     d3c:	6823      	ldr	r3, [r4, #0]
     d3e:	2202      	movs	r2, #2
     d40:	4313      	orrs	r3, r2
     d42:	6023      	str	r3, [r4, #0]
	config->address_enabled = false;
     d44:	4a1d      	ldr	r2, [pc, #116]	; (dbc <sd_mmc_spi_init+0xec>)
     d46:	2300      	movs	r3, #0
     d48:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
     d4a:	7093      	strb	r3, [r2, #2]
	spi_enable(&sd_mmc_master);

	spi_slave_inst_get_config_defaults(&slave_configs[0]);
	slave_configs[0].ss_pin = ss_pins[0];
     d4c:	491c      	ldr	r1, [pc, #112]	; (dc0 <sd_mmc_spi_init+0xf0>)
     d4e:	7808      	ldrb	r0, [r1, #0]
     d50:	7010      	strb	r0, [r2, #0]
	slave->ss_pin          = config->ss_pin;
     d52:	4c1c      	ldr	r4, [pc, #112]	; (dc4 <sd_mmc_spi_init+0xf4>)
     d54:	7020      	strb	r0, [r4, #0]
	slave->address_enabled = config->address_enabled;
     d56:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     d58:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     d5a:	a901      	add	r1, sp, #4
     d5c:	2201      	movs	r2, #1
     d5e:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     d60:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     d62:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
     d64:	4b18      	ldr	r3, [pc, #96]	; (dc8 <sd_mmc_spi_init+0xf8>)
     d66:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     d68:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d6a:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d6c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     d6e:	2900      	cmp	r1, #0
     d70:	d104      	bne.n	d7c <sd_mmc_spi_init+0xac>
		return &(ports[port_index]->Group[group_index]);
     d72:	0953      	lsrs	r3, r2, #5
     d74:	01db      	lsls	r3, r3, #7
     d76:	4915      	ldr	r1, [pc, #84]	; (dcc <sd_mmc_spi_init+0xfc>)
     d78:	468c      	mov	ip, r1
     d7a:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d7c:	211f      	movs	r1, #31
     d7e:	4011      	ands	r1, r2
     d80:	2201      	movs	r2, #1
     d82:	408a      	lsls	r2, r1

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d84:	619a      	str	r2, [r3, #24]
	spi_attach_slave(&sd_mmc_spi_devices[0], &slave_configs[0]);
}
     d86:	b010      	add	sp, #64	; 0x40
     d88:	bd70      	pop	{r4, r5, r6, pc}
     d8a:	46c0      	nop			; (mov r8, r8)
     d8c:	2000038b 	.word	0x2000038b
     d90:	0000b72b 	.word	0x0000b72b
     d94:	00100002 	.word	0x00100002
     d98:	00110002 	.word	0x00110002
     d9c:	00120002 	.word	0x00120002
     da0:	00130002 	.word	0x00130002
     da4:	00061a80 	.word	0x00061a80
     da8:	20000348 	.word	0x20000348
     dac:	42000c00 	.word	0x42000c00
     db0:	00004d79 	.word	0x00004d79
     db4:	00004be5 	.word	0x00004be5
     db8:	e000e100 	.word	0xe000e100
     dbc:	20000398 	.word	0x20000398
     dc0:	20000000 	.word	0x20000000
     dc4:	20000388 	.word	0x20000388
     dc8:	000045d1 	.word	0x000045d1
     dcc:	41004400 	.word	0x41004400

00000dd0 <sd_mmc_spi_select_device>:

void sd_mmc_spi_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width,
		bool high_speed)
{
     dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     dd2:	0007      	movs	r7, r0
	UNUSED(bus_width);
	UNUSED(high_speed);
	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
     dd4:	2200      	movs	r2, #0
     dd6:	4b0d      	ldr	r3, [pc, #52]	; (e0c <sd_mmc_spi_select_device+0x3c>)
     dd8:	701a      	strb	r2, [r3, #0]
     dda:	000c      	movs	r4, r1
     ddc:	4b0c      	ldr	r3, [pc, #48]	; (e10 <sd_mmc_spi_select_device+0x40>)
     dde:	4299      	cmp	r1, r3
     de0:	d900      	bls.n	de4 <sd_mmc_spi_select_device+0x14>
     de2:	001c      	movs	r4, r3
#ifdef SD_MMC_SPI_MAX_CLOCK
	if (clock > SD_MMC_SPI_MAX_CLOCK) {
		clock = SD_MMC_SPI_MAX_CLOCK;
	}
#endif
	while (STATUS_ERR_INVALID_ARG == spi_set_baudrate(&sd_mmc_master, clock)) {
     de4:	4d0b      	ldr	r5, [pc, #44]	; (e14 <sd_mmc_spi_select_device+0x44>)
     de6:	4e0c      	ldr	r6, [pc, #48]	; (e18 <sd_mmc_spi_select_device+0x48>)
     de8:	e001      	b.n	dee <sd_mmc_spi_select_device+0x1e>
		clock -= clock / 8;
     dea:	08e3      	lsrs	r3, r4, #3
     dec:	1ae4      	subs	r4, r4, r3
	while (STATUS_ERR_INVALID_ARG == spi_set_baudrate(&sd_mmc_master, clock)) {
     dee:	0021      	movs	r1, r4
     df0:	0028      	movs	r0, r5
     df2:	47b0      	blx	r6
     df4:	2817      	cmp	r0, #23
     df6:	d0f8      	beq.n	dea <sd_mmc_spi_select_device+0x1a>
	}
	spi_select_slave(&sd_mmc_master, &sd_mmc_spi_devices[slot], true);
     df8:	0079      	lsls	r1, r7, #1
     dfa:	19cf      	adds	r7, r1, r7
     dfc:	4907      	ldr	r1, [pc, #28]	; (e1c <sd_mmc_spi_select_device+0x4c>)
     dfe:	19c9      	adds	r1, r1, r7
     e00:	2201      	movs	r2, #1
     e02:	4804      	ldr	r0, [pc, #16]	; (e14 <sd_mmc_spi_select_device+0x44>)
     e04:	4b06      	ldr	r3, [pc, #24]	; (e20 <sd_mmc_spi_select_device+0x50>)
     e06:	4798      	blx	r3
}
     e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e0a:	46c0      	nop			; (mov r8, r8)
     e0c:	2000038b 	.word	0x2000038b
     e10:	00989680 	.word	0x00989680
     e14:	20000348 	.word	0x20000348
     e18:	00004cc1 	.word	0x00004cc1
     e1c:	20000388 	.word	0x20000388
     e20:	00005025 	.word	0x00005025

00000e24 <sd_mmc_spi_deselect_device>:

void sd_mmc_spi_deselect_device(uint8_t slot)
{
     e24:	b510      	push	{r4, lr}
	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
     e26:	2200      	movs	r2, #0
     e28:	4b04      	ldr	r3, [pc, #16]	; (e3c <sd_mmc_spi_deselect_device+0x18>)
     e2a:	701a      	strb	r2, [r3, #0]
	spi_select_slave(&sd_mmc_master, &sd_mmc_spi_devices[slot], false);
     e2c:	0041      	lsls	r1, r0, #1
     e2e:	1808      	adds	r0, r1, r0
     e30:	4903      	ldr	r1, [pc, #12]	; (e40 <sd_mmc_spi_deselect_device+0x1c>)
     e32:	1809      	adds	r1, r1, r0
     e34:	4803      	ldr	r0, [pc, #12]	; (e44 <sd_mmc_spi_deselect_device+0x20>)
     e36:	4b04      	ldr	r3, [pc, #16]	; (e48 <sd_mmc_spi_deselect_device+0x24>)
     e38:	4798      	blx	r3
}
     e3a:	bd10      	pop	{r4, pc}
     e3c:	2000038b 	.word	0x2000038b
     e40:	20000388 	.word	0x20000388
     e44:	20000348 	.word	0x20000348
     e48:	00005025 	.word	0x00005025

00000e4c <sd_mmc_spi_send_clock>:

void sd_mmc_spi_send_clock(void)
{
     e4c:	b570      	push	{r4, r5, r6, lr}
     e4e:	b082      	sub	sp, #8
	uint8_t i;
	uint8_t dummy = 0xFF;
     e50:	22ff      	movs	r2, #255	; 0xff
     e52:	466b      	mov	r3, sp
     e54:	71da      	strb	r2, [r3, #7]

	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
     e56:	2200      	movs	r2, #0
     e58:	4b07      	ldr	r3, [pc, #28]	; (e78 <sd_mmc_spi_send_clock+0x2c>)
     e5a:	701a      	strb	r2, [r3, #0]
     e5c:	240a      	movs	r4, #10
	//! Send 80 cycles
	for (i = 0; i < 10; i++) {
		spi_write_buffer_wait(&sd_mmc_master, &dummy, 1); // 8 cycles
     e5e:	4e07      	ldr	r6, [pc, #28]	; (e7c <sd_mmc_spi_send_clock+0x30>)
     e60:	4d07      	ldr	r5, [pc, #28]	; (e80 <sd_mmc_spi_send_clock+0x34>)
     e62:	2201      	movs	r2, #1
     e64:	466b      	mov	r3, sp
     e66:	1dd9      	adds	r1, r3, #7
     e68:	0030      	movs	r0, r6
     e6a:	47a8      	blx	r5
     e6c:	3c01      	subs	r4, #1
     e6e:	b2e4      	uxtb	r4, r4
	for (i = 0; i < 10; i++) {
     e70:	2c00      	cmp	r4, #0
     e72:	d1f6      	bne.n	e62 <sd_mmc_spi_send_clock+0x16>
	}
}
     e74:	b002      	add	sp, #8
     e76:	bd70      	pop	{r4, r5, r6, pc}
     e78:	2000038b 	.word	0x2000038b
     e7c:	20000348 	.word	0x20000348
     e80:	00005119 	.word	0x00005119

00000e84 <sd_mmc_spi_adtc_start>:
	return sd_mmc_spi_adtc_start(cmd, arg, 0, 0, false);
}

bool sd_mmc_spi_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg,
		uint16_t block_size, uint16_t nb_block, bool access_block)
{
     e84:	b5f0      	push	{r4, r5, r6, r7, lr}
     e86:	46c6      	mov	lr, r8
     e88:	b500      	push	{lr}
     e8a:	b086      	sub	sp, #24
     e8c:	4680      	mov	r8, r0
     e8e:	9200      	str	r2, [sp, #0]
     e90:	9301      	str	r3, [sp, #4]
	uint8_t dummy = 0xFF;
     e92:	22ff      	movs	r2, #255	; 0xff
     e94:	230f      	movs	r3, #15
     e96:	a802      	add	r0, sp, #8
     e98:	4684      	mov	ip, r0
     e9a:	4463      	add	r3, ip
     e9c:	701a      	strb	r2, [r3, #0]
	uint8_t r1; //! R1 response
	uint16_t dummy2 = 0xFF;

	UNUSED(access_block);
	Assert(cmd & SDMMC_RESP_PRESENT); // Always a response in SPI mode
	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
     e9e:	2200      	movs	r2, #0
     ea0:	4b53      	ldr	r3, [pc, #332]	; (ff0 <sd_mmc_spi_adtc_start+0x16c>)
     ea2:	701a      	strb	r2, [r3, #0]

	// Encode SPI command
	cmd_token[0] = SPI_CMD_ENCODE(SDMMC_CMD_GET_INDEX(cmd));
     ea4:	ab04      	add	r3, sp, #16
     ea6:	323f      	adds	r2, #63	; 0x3f
     ea8:	4640      	mov	r0, r8
     eaa:	4002      	ands	r2, r0
     eac:	2040      	movs	r0, #64	; 0x40
     eae:	4302      	orrs	r2, r0
     eb0:	701a      	strb	r2, [r3, #0]
	cmd_token[1] = arg >> 24;
     eb2:	0e0a      	lsrs	r2, r1, #24
     eb4:	705a      	strb	r2, [r3, #1]
	cmd_token[2] = arg >> 16;
     eb6:	0c0a      	lsrs	r2, r1, #16
     eb8:	709a      	strb	r2, [r3, #2]
	cmd_token[3] = arg >> 8;
     eba:	0a0a      	lsrs	r2, r1, #8
     ebc:	70da      	strb	r2, [r3, #3]
	cmd_token[4] = arg;
     ebe:	7119      	strb	r1, [r3, #4]
     ec0:	2700      	movs	r7, #0
	crc = 0;
     ec2:	2300      	movs	r3, #0
		value = *buf++;
     ec4:	a904      	add	r1, sp, #16
     ec6:	2208      	movs	r2, #8
				crc ^= 0x09;
     ec8:	2409      	movs	r4, #9
     eca:	e011      	b.n	ef0 <sd_mmc_spi_adtc_start+0x6c>
			value <<= 1;
     ecc:	0076      	lsls	r6, r6, #1
     ece:	b2f6      	uxtb	r6, r6
     ed0:	3801      	subs	r0, #1
     ed2:	b2c0      	uxtb	r0, r0
		for (i = 0; i < 8; i++) {
     ed4:	2800      	cmp	r0, #0
     ed6:	d008      	beq.n	eea <sd_mmc_spi_adtc_start+0x66>
			crc <<= 1;
     ed8:	005b      	lsls	r3, r3, #1
     eda:	b2db      	uxtb	r3, r3
			if ((value & 0x80) ^ (crc & 0x80)) {
     edc:	001d      	movs	r5, r3
     ede:	4075      	eors	r5, r6
     ee0:	062d      	lsls	r5, r5, #24
     ee2:	d5f3      	bpl.n	ecc <sd_mmc_spi_adtc_start+0x48>
				crc ^= 0x09;
     ee4:	4063      	eors	r3, r4
     ee6:	b2db      	uxtb	r3, r3
     ee8:	e7f0      	b.n	ecc <sd_mmc_spi_adtc_start+0x48>
     eea:	3701      	adds	r7, #1
	while (size--) {
     eec:	2f05      	cmp	r7, #5
     eee:	d002      	beq.n	ef6 <sd_mmc_spi_adtc_start+0x72>
		value = *buf++;
     ef0:	5c7e      	ldrb	r6, [r7, r1]
     ef2:	0010      	movs	r0, r2
     ef4:	e7f0      	b.n	ed8 <sd_mmc_spi_adtc_start+0x54>
	crc = (crc << 1) | 1;
     ef6:	005b      	lsls	r3, r3, #1
     ef8:	2201      	movs	r2, #1
     efa:	4313      	orrs	r3, r2
	cmd_token[5] = sd_mmc_spi_crc7(cmd_token, 5);
     efc:	ac04      	add	r4, sp, #16
     efe:	7163      	strb	r3, [r4, #5]

	// 8 cycles to respect Ncs timing
	// Note: This byte does not include start bit "0",
	// thus it is ignored by card.
	spi_write_buffer_wait(&sd_mmc_master, &dummy, 1);
     f00:	4e3c      	ldr	r6, [pc, #240]	; (ff4 <sd_mmc_spi_adtc_start+0x170>)
     f02:	2201      	movs	r2, #1
     f04:	210f      	movs	r1, #15
     f06:	ab02      	add	r3, sp, #8
     f08:	469c      	mov	ip, r3
     f0a:	4461      	add	r1, ip
     f0c:	0030      	movs	r0, r6
     f0e:	4f3a      	ldr	r7, [pc, #232]	; (ff8 <sd_mmc_spi_adtc_start+0x174>)
     f10:	47b8      	blx	r7
	// Send command
	spi_write_buffer_wait(&sd_mmc_master, cmd_token, sizeof(cmd_token));
     f12:	2206      	movs	r2, #6
     f14:	0021      	movs	r1, r4
     f16:	0030      	movs	r0, r6
     f18:	47b8      	blx	r7

	// Wait for response
	// Two retry will be done to manage the Ncr timing between command and reponse
	// Ncr: Min. 1x8 clock  cycle, Max. 8x8 clock cycles
	// WORKAROUND for no compliance card (Atmel Internal ref. SD13):
	r1 = 0xFF;
     f1a:	ab02      	add	r3, sp, #8
     f1c:	1dd9      	adds	r1, r3, #7
     f1e:	23ff      	movs	r3, #255	; 0xff
     f20:	700b      	strb	r3, [r1, #0]
	// Ignore first byte because Ncr min. = 8 clock cylces
	spi_read_buffer_wait(&sd_mmc_master, &r1, 1,
     f22:	2201      	movs	r2, #1
     f24:	0030      	movs	r0, r6
     f26:	4e35      	ldr	r6, [pc, #212]	; (ffc <sd_mmc_spi_adtc_start+0x178>)
     f28:	47b0      	blx	r6
     f2a:	2407      	movs	r4, #7
			dummy2);
	ncr_timeout = 7;
	while (1) {
		spi_read_buffer_wait(&sd_mmc_master, &r1, 1,
     f2c:	ab02      	add	r3, sp, #8
     f2e:	1dde      	adds	r6, r3, #7
     f30:	4f30      	ldr	r7, [pc, #192]	; (ff4 <sd_mmc_spi_adtc_start+0x170>)
     f32:	4d32      	ldr	r5, [pc, #200]	; (ffc <sd_mmc_spi_adtc_start+0x178>)
     f34:	23ff      	movs	r3, #255	; 0xff
     f36:	2201      	movs	r2, #1
     f38:	0031      	movs	r1, r6
     f3a:	0038      	movs	r0, r7
     f3c:	47a8      	blx	r5
			dummy2); // 8 cycles
		if ((r1 & R1_SPI_ERROR) == 0) {
     f3e:	7833      	ldrb	r3, [r6, #0]
     f40:	b25a      	sxtb	r2, r3
     f42:	2a00      	cmp	r2, #0
     f44:	da0b      	bge.n	f5e <sd_mmc_spi_adtc_start+0xda>
     f46:	3c01      	subs	r4, #1
     f48:	b2e4      	uxtb	r4, r4
			// Valid R1 response
			break;
		}
		if (--ncr_timeout == 0) {
     f4a:	2c00      	cmp	r4, #0
     f4c:	d1f2      	bne.n	f34 <sd_mmc_spi_adtc_start+0xb0>
			// Here Valid R1 response received
			sd_mmc_spi_debug("%s: cmd %02d, arg 0x%08lX, R1 timeout\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), arg);
			sd_mmc_spi_err = SD_MMC_SPI_ERR_RESP_TIMEOUT;
     f4e:	2202      	movs	r2, #2
     f50:	4b27      	ldr	r3, [pc, #156]	; (ff0 <sd_mmc_spi_adtc_start+0x16c>)
     f52:	701a      	strb	r2, [r3, #0]
			return false;
     f54:	2000      	movs	r0, #0

	sd_mmc_spi_block_size = block_size;
	sd_mmc_spi_nb_block = nb_block;
	sd_mmc_spi_transfert_pos = 0;
	return true; // Command complete
}
     f56:	b006      	add	sp, #24
     f58:	bc04      	pop	{r2}
     f5a:	4690      	mov	r8, r2
     f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	sd_mmc_spi_response_32 = r1;
     f5e:	4a28      	ldr	r2, [pc, #160]	; (1000 <sd_mmc_spi_adtc_start+0x17c>)
     f60:	6013      	str	r3, [r2, #0]
	if (r1 & R1_SPI_COM_CRC) {
     f62:	071a      	lsls	r2, r3, #28
     f64:	d41a      	bmi.n	f9c <sd_mmc_spi_adtc_start+0x118>
	if (r1 & R1_SPI_ILLEGAL_COMMAND) {
     f66:	075a      	lsls	r2, r3, #29
     f68:	d41d      	bmi.n	fa6 <sd_mmc_spi_adtc_start+0x122>
	if (r1 & ~R1_SPI_IDLE) {
     f6a:	2201      	movs	r2, #1
     f6c:	4393      	bics	r3, r2
     f6e:	d11f      	bne.n	fb0 <sd_mmc_spi_adtc_start+0x12c>
	if (cmd & SDMMC_RESP_BUSY) {
     f70:	4643      	mov	r3, r8
     f72:	049b      	lsls	r3, r3, #18
     f74:	d420      	bmi.n	fb8 <sd_mmc_spi_adtc_start+0x134>
	if (cmd & SDMMC_RESP_8) {
     f76:	4643      	mov	r3, r8
     f78:	059b      	lsls	r3, r3, #22
     f7a:	d425      	bmi.n	fc8 <sd_mmc_spi_adtc_start+0x144>
	if (cmd & SDMMC_RESP_32) {
     f7c:	4643      	mov	r3, r8
     f7e:	055b      	lsls	r3, r3, #21
     f80:	d42b      	bmi.n	fda <sd_mmc_spi_adtc_start+0x156>
	sd_mmc_spi_block_size = block_size;
     f82:	4b20      	ldr	r3, [pc, #128]	; (1004 <sd_mmc_spi_adtc_start+0x180>)
     f84:	466a      	mov	r2, sp
     f86:	8812      	ldrh	r2, [r2, #0]
     f88:	801a      	strh	r2, [r3, #0]
	sd_mmc_spi_nb_block = nb_block;
     f8a:	4b1f      	ldr	r3, [pc, #124]	; (1008 <sd_mmc_spi_adtc_start+0x184>)
     f8c:	466a      	mov	r2, sp
     f8e:	8892      	ldrh	r2, [r2, #4]
     f90:	801a      	strh	r2, [r3, #0]
	sd_mmc_spi_transfert_pos = 0;
     f92:	2200      	movs	r2, #0
     f94:	4b1d      	ldr	r3, [pc, #116]	; (100c <sd_mmc_spi_adtc_start+0x188>)
     f96:	601a      	str	r2, [r3, #0]
	return true; // Command complete
     f98:	2001      	movs	r0, #1
     f9a:	e7dc      	b.n	f56 <sd_mmc_spi_adtc_start+0xd2>
		sd_mmc_spi_err = SD_MMC_SPI_ERR_RESP_CRC;
     f9c:	2206      	movs	r2, #6
     f9e:	4b14      	ldr	r3, [pc, #80]	; (ff0 <sd_mmc_spi_adtc_start+0x16c>)
     fa0:	701a      	strb	r2, [r3, #0]
		return false;
     fa2:	2000      	movs	r0, #0
     fa4:	e7d7      	b.n	f56 <sd_mmc_spi_adtc_start+0xd2>
		sd_mmc_spi_err = SD_MMC_SPI_ERR_ILLEGAL_COMMAND;
     fa6:	2209      	movs	r2, #9
     fa8:	4b11      	ldr	r3, [pc, #68]	; (ff0 <sd_mmc_spi_adtc_start+0x16c>)
     faa:	701a      	strb	r2, [r3, #0]
		return false;
     fac:	2000      	movs	r0, #0
     fae:	e7d2      	b.n	f56 <sd_mmc_spi_adtc_start+0xd2>
		sd_mmc_spi_err = SD_MMC_SPI_ERR;
     fb0:	4b0f      	ldr	r3, [pc, #60]	; (ff0 <sd_mmc_spi_adtc_start+0x16c>)
     fb2:	701a      	strb	r2, [r3, #0]
		return false;
     fb4:	2000      	movs	r0, #0
     fb6:	e7ce      	b.n	f56 <sd_mmc_spi_adtc_start+0xd2>
		if (!sd_mmc_spi_wait_busy()) {
     fb8:	4b15      	ldr	r3, [pc, #84]	; (1010 <sd_mmc_spi_adtc_start+0x18c>)
     fba:	4798      	blx	r3
     fbc:	2800      	cmp	r0, #0
     fbe:	d1da      	bne.n	f76 <sd_mmc_spi_adtc_start+0xf2>
			sd_mmc_spi_err = SD_MMC_SPI_ERR_RESP_BUSY_TIMEOUT;
     fc0:	2203      	movs	r2, #3
     fc2:	4b0b      	ldr	r3, [pc, #44]	; (ff0 <sd_mmc_spi_adtc_start+0x16c>)
     fc4:	701a      	strb	r2, [r3, #0]
			return false;
     fc6:	e7c6      	b.n	f56 <sd_mmc_spi_adtc_start+0xd2>
		sd_mmc_spi_response_32 = 0;
     fc8:	490d      	ldr	r1, [pc, #52]	; (1000 <sd_mmc_spi_adtc_start+0x17c>)
     fca:	2300      	movs	r3, #0
     fcc:	600b      	str	r3, [r1, #0]
		spi_read_buffer_wait(&sd_mmc_master, (uint8_t *)&sd_mmc_spi_response_32, 1,
     fce:	33ff      	adds	r3, #255	; 0xff
     fd0:	2201      	movs	r2, #1
     fd2:	4808      	ldr	r0, [pc, #32]	; (ff4 <sd_mmc_spi_adtc_start+0x170>)
     fd4:	4e09      	ldr	r6, [pc, #36]	; (ffc <sd_mmc_spi_adtc_start+0x178>)
     fd6:	47b0      	blx	r6
     fd8:	e7d0      	b.n	f7c <sd_mmc_spi_adtc_start+0xf8>
		spi_read_buffer_wait(&sd_mmc_master, (uint8_t *)&sd_mmc_spi_response_32, 4,
     fda:	4e09      	ldr	r6, [pc, #36]	; (1000 <sd_mmc_spi_adtc_start+0x17c>)
     fdc:	23ff      	movs	r3, #255	; 0xff
     fde:	2204      	movs	r2, #4
     fe0:	0031      	movs	r1, r6
     fe2:	4804      	ldr	r0, [pc, #16]	; (ff4 <sd_mmc_spi_adtc_start+0x170>)
     fe4:	4f05      	ldr	r7, [pc, #20]	; (ffc <sd_mmc_spi_adtc_start+0x178>)
     fe6:	47b8      	blx	r7
		sd_mmc_spi_response_32 = be32_to_cpu(sd_mmc_spi_response_32);
     fe8:	6833      	ldr	r3, [r6, #0]
     fea:	ba1b      	rev	r3, r3
     fec:	6033      	str	r3, [r6, #0]
     fee:	e7c8      	b.n	f82 <sd_mmc_spi_adtc_start+0xfe>
     ff0:	2000038b 	.word	0x2000038b
     ff4:	20000348 	.word	0x20000348
     ff8:	00005119 	.word	0x00005119
     ffc:	00004f51 	.word	0x00004f51
    1000:	20000390 	.word	0x20000390
    1004:	20000384 	.word	0x20000384
    1008:	2000038c 	.word	0x2000038c
    100c:	20000394 	.word	0x20000394
    1010:	00000b05 	.word	0x00000b05

00001014 <sd_mmc_spi_send_cmd>:
{
    1014:	b510      	push	{r4, lr}
    1016:	b082      	sub	sp, #8
	return sd_mmc_spi_adtc_start(cmd, arg, 0, 0, false);
    1018:	2300      	movs	r3, #0
    101a:	9300      	str	r3, [sp, #0]
    101c:	2200      	movs	r2, #0
    101e:	4c02      	ldr	r4, [pc, #8]	; (1028 <sd_mmc_spi_send_cmd+0x14>)
    1020:	47a0      	blx	r4
}
    1022:	b002      	add	sp, #8
    1024:	bd10      	pop	{r4, pc}
    1026:	46c0      	nop			; (mov r8, r8)
    1028:	00000e85 	.word	0x00000e85

0000102c <sd_mmc_spi_get_response>:

uint32_t sd_mmc_spi_get_response(void)
{
	return sd_mmc_spi_response_32;
    102c:	4b01      	ldr	r3, [pc, #4]	; (1034 <sd_mmc_spi_get_response+0x8>)
    102e:	6818      	ldr	r0, [r3, #0]
}
    1030:	4770      	bx	lr
    1032:	46c0      	nop			; (mov r8, r8)
    1034:	20000390 	.word	0x20000390

00001038 <sd_mmc_spi_read_word>:

bool sd_mmc_spi_read_word(uint32_t* value)
{
    1038:	b510      	push	{r4, lr}
    103a:	b084      	sub	sp, #16
    103c:	9001      	str	r0, [sp, #4]
	uint16_t dummy = 0xFF;

	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
    103e:	2200      	movs	r2, #0
    1040:	4b14      	ldr	r3, [pc, #80]	; (1094 <sd_mmc_spi_read_word+0x5c>)
    1042:	701a      	strb	r2, [r3, #0]
	Assert(sd_mmc_spi_nb_block >
			(sd_mmc_spi_transfert_pos / sd_mmc_spi_block_size));

	if (!(sd_mmc_spi_transfert_pos % sd_mmc_spi_block_size)) {
    1044:	4b14      	ldr	r3, [pc, #80]	; (1098 <sd_mmc_spi_read_word+0x60>)
    1046:	8819      	ldrh	r1, [r3, #0]
    1048:	4b14      	ldr	r3, [pc, #80]	; (109c <sd_mmc_spi_read_word+0x64>)
    104a:	6818      	ldr	r0, [r3, #0]
    104c:	4b14      	ldr	r3, [pc, #80]	; (10a0 <sd_mmc_spi_read_word+0x68>)
    104e:	4798      	blx	r3
    1050:	2900      	cmp	r1, #0
    1052:	d103      	bne.n	105c <sd_mmc_spi_read_word+0x24>
		// New block
		if (!sd_mmc_spi_start_read_block()) {
    1054:	4b13      	ldr	r3, [pc, #76]	; (10a4 <sd_mmc_spi_read_word+0x6c>)
    1056:	4798      	blx	r3
    1058:	2800      	cmp	r0, #0
    105a:	d010      	beq.n	107e <sd_mmc_spi_read_word+0x46>
			return false;
		}
	}
	// Read data
	spi_read_buffer_wait(&sd_mmc_master, (uint8_t *)&value, 4,
    105c:	23ff      	movs	r3, #255	; 0xff
    105e:	2204      	movs	r2, #4
    1060:	a901      	add	r1, sp, #4
    1062:	4811      	ldr	r0, [pc, #68]	; (10a8 <sd_mmc_spi_read_word+0x70>)
    1064:	4c11      	ldr	r4, [pc, #68]	; (10ac <sd_mmc_spi_read_word+0x74>)
    1066:	47a0      	blx	r4
			dummy);
	*value = le32_to_cpu(*value);
	sd_mmc_spi_transfert_pos += 4;
    1068:	4b0c      	ldr	r3, [pc, #48]	; (109c <sd_mmc_spi_read_word+0x64>)
    106a:	681a      	ldr	r2, [r3, #0]
    106c:	1d10      	adds	r0, r2, #4
    106e:	6018      	str	r0, [r3, #0]

	if (!(sd_mmc_spi_transfert_pos % sd_mmc_spi_block_size)) {
    1070:	4b09      	ldr	r3, [pc, #36]	; (1098 <sd_mmc_spi_read_word+0x60>)
    1072:	8819      	ldrh	r1, [r3, #0]
    1074:	4b0a      	ldr	r3, [pc, #40]	; (10a0 <sd_mmc_spi_read_word+0x68>)
    1076:	4798      	blx	r3
		// End of block
		sd_mmc_spi_stop_read_block();
	}
	return true;
    1078:	2001      	movs	r0, #1
	if (!(sd_mmc_spi_transfert_pos % sd_mmc_spi_block_size)) {
    107a:	2900      	cmp	r1, #0
    107c:	d001      	beq.n	1082 <sd_mmc_spi_read_word+0x4a>
}
    107e:	b004      	add	sp, #16
    1080:	bd10      	pop	{r4, pc}
	spi_read_buffer_wait(&sd_mmc_master, crc, 2,
    1082:	23ff      	movs	r3, #255	; 0xff
    1084:	2202      	movs	r2, #2
    1086:	a903      	add	r1, sp, #12
    1088:	4807      	ldr	r0, [pc, #28]	; (10a8 <sd_mmc_spi_read_word+0x70>)
    108a:	4c08      	ldr	r4, [pc, #32]	; (10ac <sd_mmc_spi_read_word+0x74>)
    108c:	47a0      	blx	r4
	return true;
    108e:	2001      	movs	r0, #1
    1090:	e7f5      	b.n	107e <sd_mmc_spi_read_word+0x46>
    1092:	46c0      	nop			; (mov r8, r8)
    1094:	2000038b 	.word	0x2000038b
    1098:	20000384 	.word	0x20000384
    109c:	20000394 	.word	0x20000394
    10a0:	0000b445 	.word	0x0000b445
    10a4:	00000be1 	.word	0x00000be1
    10a8:	20000348 	.word	0x20000348
    10ac:	00004f51 	.word	0x00004f51

000010b0 <sd_mmc_spi_start_read_blocks>:
	}
	return sd_mmc_spi_stop_multiwrite_block();
}

bool sd_mmc_spi_start_read_blocks(void *dest, uint16_t nb_block)
{
    10b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    10b2:	46de      	mov	lr, fp
    10b4:	4657      	mov	r7, sl
    10b6:	4646      	mov	r6, r8
    10b8:	b5c0      	push	{r6, r7, lr}
    10ba:	b082      	sub	sp, #8
    10bc:	4683      	mov	fp, r0
	uint32_t pos;
	uint16_t dummy = 0xFF;

	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
    10be:	2200      	movs	r2, #0
    10c0:	4b17      	ldr	r3, [pc, #92]	; (1120 <sd_mmc_spi_start_read_blocks+0x70>)
    10c2:	701a      	strb	r2, [r3, #0]
	pos = 0;
	while (nb_block--) {
    10c4:	1e4c      	subs	r4, r1, #1
    10c6:	b2a4      	uxth	r4, r4
    10c8:	2900      	cmp	r1, #0
    10ca:	d026      	beq.n	111a <sd_mmc_spi_start_read_blocks+0x6a>
    10cc:	2600      	movs	r6, #0
		Assert(sd_mmc_spi_nb_block >
				(sd_mmc_spi_transfert_pos / sd_mmc_spi_block_size));
		if (!sd_mmc_spi_start_read_block()) {
    10ce:	4b15      	ldr	r3, [pc, #84]	; (1124 <sd_mmc_spi_start_read_blocks+0x74>)
    10d0:	469a      	mov	sl, r3
			return false;
		}

		// Read block
		spi_read_buffer_wait(&sd_mmc_master, &((uint8_t*)dest)[pos],
    10d2:	4f15      	ldr	r7, [pc, #84]	; (1128 <sd_mmc_spi_start_read_blocks+0x78>)
		if (!sd_mmc_spi_start_read_block()) {
    10d4:	47d0      	blx	sl
    10d6:	4680      	mov	r8, r0
    10d8:	2800      	cmp	r0, #0
    10da:	d017      	beq.n	110c <sd_mmc_spi_start_read_blocks+0x5c>
		spi_read_buffer_wait(&sd_mmc_master, &((uint8_t*)dest)[pos],
    10dc:	883a      	ldrh	r2, [r7, #0]
    10de:	465b      	mov	r3, fp
    10e0:	1999      	adds	r1, r3, r6
    10e2:	23ff      	movs	r3, #255	; 0xff
    10e4:	4811      	ldr	r0, [pc, #68]	; (112c <sd_mmc_spi_start_read_blocks+0x7c>)
    10e6:	4d12      	ldr	r5, [pc, #72]	; (1130 <sd_mmc_spi_start_read_blocks+0x80>)
    10e8:	47a8      	blx	r5
			sd_mmc_spi_block_size, dummy);
		pos += sd_mmc_spi_block_size;
    10ea:	883b      	ldrh	r3, [r7, #0]
    10ec:	18f6      	adds	r6, r6, r3
		sd_mmc_spi_transfert_pos += sd_mmc_spi_block_size;
    10ee:	4a11      	ldr	r2, [pc, #68]	; (1134 <sd_mmc_spi_start_read_blocks+0x84>)
    10f0:	6811      	ldr	r1, [r2, #0]
    10f2:	468c      	mov	ip, r1
    10f4:	4463      	add	r3, ip
    10f6:	6013      	str	r3, [r2, #0]
	spi_read_buffer_wait(&sd_mmc_master, crc, 2,
    10f8:	23ff      	movs	r3, #255	; 0xff
    10fa:	2202      	movs	r2, #2
    10fc:	a901      	add	r1, sp, #4
    10fe:	480b      	ldr	r0, [pc, #44]	; (112c <sd_mmc_spi_start_read_blocks+0x7c>)
    1100:	47a8      	blx	r5
	while (nb_block--) {
    1102:	3c01      	subs	r4, #1
    1104:	b2a4      	uxth	r4, r4
    1106:	4b0c      	ldr	r3, [pc, #48]	; (1138 <sd_mmc_spi_start_read_blocks+0x88>)
    1108:	429c      	cmp	r4, r3
    110a:	d1e3      	bne.n	10d4 <sd_mmc_spi_start_read_blocks+0x24>

		sd_mmc_spi_stop_read_block();
	}
	return true;
}
    110c:	4640      	mov	r0, r8
    110e:	b002      	add	sp, #8
    1110:	bc1c      	pop	{r2, r3, r4}
    1112:	4690      	mov	r8, r2
    1114:	469a      	mov	sl, r3
    1116:	46a3      	mov	fp, r4
    1118:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return true;
    111a:	2301      	movs	r3, #1
    111c:	4698      	mov	r8, r3
    111e:	e7f5      	b.n	110c <sd_mmc_spi_start_read_blocks+0x5c>
    1120:	2000038b 	.word	0x2000038b
    1124:	00000be1 	.word	0x00000be1
    1128:	20000384 	.word	0x20000384
    112c:	20000348 	.word	0x20000348
    1130:	00004f51 	.word	0x00004f51
    1134:	20000394 	.word	0x20000394
    1138:	0000ffff 	.word	0x0000ffff

0000113c <sd_mmc_spi_wait_end_of_read_blocks>:

bool sd_mmc_spi_wait_end_of_read_blocks(void)
{
	return true;
}
    113c:	2001      	movs	r0, #1
    113e:	4770      	bx	lr

00001140 <sd_mmc_spi_start_write_blocks>:

bool sd_mmc_spi_start_write_blocks(const void *src, uint16_t nb_block)
{
    1140:	b5f0      	push	{r4, r5, r6, r7, lr}
    1142:	46c6      	mov	lr, r8
    1144:	b500      	push	{lr}
    1146:	4680      	mov	r8, r0
	uint32_t pos;

	sd_mmc_spi_err = SD_MMC_SPI_NO_ERR;
    1148:	2200      	movs	r2, #0
    114a:	4b15      	ldr	r3, [pc, #84]	; (11a0 <sd_mmc_spi_start_write_blocks+0x60>)
    114c:	701a      	strb	r2, [r3, #0]
	pos = 0;
    114e:	2500      	movs	r5, #0
	while (nb_block--) {
		Assert(sd_mmc_spi_nb_block >
				(sd_mmc_spi_transfert_pos / sd_mmc_spi_block_size));
		sd_mmc_spi_start_write_block();
    1150:	4f14      	ldr	r7, [pc, #80]	; (11a4 <sd_mmc_spi_start_write_blocks+0x64>)

		// Write block
		spi_write_buffer_wait(&sd_mmc_master, &((uint8_t*)src)[pos],
    1152:	4e15      	ldr	r6, [pc, #84]	; (11a8 <sd_mmc_spi_start_write_blocks+0x68>)
	while (nb_block--) {
    1154:	e000      	b.n	1158 <sd_mmc_spi_start_write_blocks+0x18>
{
    1156:	0021      	movs	r1, r4
	while (nb_block--) {
    1158:	1e4c      	subs	r4, r1, #1
    115a:	b2a4      	uxth	r4, r4
    115c:	2900      	cmp	r1, #0
    115e:	d01b      	beq.n	1198 <sd_mmc_spi_start_write_blocks+0x58>
		sd_mmc_spi_start_write_block();
    1160:	47b8      	blx	r7
		spi_write_buffer_wait(&sd_mmc_master, &((uint8_t*)src)[pos],
    1162:	8832      	ldrh	r2, [r6, #0]
    1164:	4643      	mov	r3, r8
    1166:	1959      	adds	r1, r3, r5
    1168:	4810      	ldr	r0, [pc, #64]	; (11ac <sd_mmc_spi_start_write_blocks+0x6c>)
    116a:	4b11      	ldr	r3, [pc, #68]	; (11b0 <sd_mmc_spi_start_write_blocks+0x70>)
    116c:	4798      	blx	r3
				sd_mmc_spi_block_size);
		pos += sd_mmc_spi_block_size;
    116e:	8833      	ldrh	r3, [r6, #0]
    1170:	18ed      	adds	r5, r5, r3
		sd_mmc_spi_transfert_pos += sd_mmc_spi_block_size;
    1172:	4a10      	ldr	r2, [pc, #64]	; (11b4 <sd_mmc_spi_start_write_blocks+0x74>)
    1174:	6811      	ldr	r1, [r2, #0]
    1176:	468c      	mov	ip, r1
    1178:	4463      	add	r3, ip
    117a:	6013      	str	r3, [r2, #0]

		if (!sd_mmc_spi_stop_write_block()) {
    117c:	4b0e      	ldr	r3, [pc, #56]	; (11b8 <sd_mmc_spi_start_write_blocks+0x78>)
    117e:	4798      	blx	r3
    1180:	2800      	cmp	r0, #0
    1182:	d00a      	beq.n	119a <sd_mmc_spi_start_write_blocks+0x5a>
			return false;
		}
		// Do not check busy of last block
		// but delay it to mci_wait_end_of_write_blocks()
		if (nb_block) {
    1184:	2c00      	cmp	r4, #0
    1186:	d0e6      	beq.n	1156 <sd_mmc_spi_start_write_blocks+0x16>
			// Wait busy due to data programmation
			if (!sd_mmc_spi_wait_busy()) {
    1188:	4b0c      	ldr	r3, [pc, #48]	; (11bc <sd_mmc_spi_start_write_blocks+0x7c>)
    118a:	4798      	blx	r3
    118c:	2800      	cmp	r0, #0
    118e:	d1e2      	bne.n	1156 <sd_mmc_spi_start_write_blocks+0x16>
				sd_mmc_spi_err = SD_MMC_SPI_ERR_WRITE_TIMEOUT;
    1190:	2205      	movs	r2, #5
    1192:	4b03      	ldr	r3, [pc, #12]	; (11a0 <sd_mmc_spi_start_write_blocks+0x60>)
    1194:	701a      	strb	r2, [r3, #0]
				sd_mmc_spi_debug("%s: Write blocks timeout\n\r", __func__);
				return false;
    1196:	e000      	b.n	119a <sd_mmc_spi_start_write_blocks+0x5a>
			}
		}
	}
	return true;
    1198:	2001      	movs	r0, #1
}
    119a:	bc04      	pop	{r2}
    119c:	4690      	mov	r8, r2
    119e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11a0:	2000038b 	.word	0x2000038b
    11a4:	00000abd 	.word	0x00000abd
    11a8:	20000384 	.word	0x20000384
    11ac:	20000348 	.word	0x20000348
    11b0:	00005119 	.word	0x00005119
    11b4:	20000394 	.word	0x20000394
    11b8:	00000c4d 	.word	0x00000c4d
    11bc:	00000b05 	.word	0x00000b05

000011c0 <sd_mmc_spi_wait_end_of_write_blocks>:

bool sd_mmc_spi_wait_end_of_write_blocks(void)
{
    11c0:	b510      	push	{r4, lr}
	// Wait busy due to data programmation of last block writed
	if (!sd_mmc_spi_wait_busy()) {
    11c2:	4b05      	ldr	r3, [pc, #20]	; (11d8 <sd_mmc_spi_wait_end_of_write_blocks+0x18>)
    11c4:	4798      	blx	r3
    11c6:	2800      	cmp	r0, #0
    11c8:	d103      	bne.n	11d2 <sd_mmc_spi_wait_end_of_write_blocks+0x12>
		sd_mmc_spi_err = SD_MMC_SPI_ERR_WRITE_TIMEOUT;
    11ca:	2205      	movs	r2, #5
    11cc:	4b03      	ldr	r3, [pc, #12]	; (11dc <sd_mmc_spi_wait_end_of_write_blocks+0x1c>)
    11ce:	701a      	strb	r2, [r3, #0]
		sd_mmc_spi_debug("%s: Write blocks timeout\n\r", __func__);
		return false;
	}
	return sd_mmc_spi_stop_multiwrite_block();
}
    11d0:	bd10      	pop	{r4, pc}
	return sd_mmc_spi_stop_multiwrite_block();
    11d2:	4b03      	ldr	r3, [pc, #12]	; (11e0 <sd_mmc_spi_wait_end_of_write_blocks+0x20>)
    11d4:	4798      	blx	r3
    11d6:	e7fb      	b.n	11d0 <sd_mmc_spi_wait_end_of_write_blocks+0x10>
    11d8:	00000b05 	.word	0x00000b05
    11dc:	2000038b 	.word	0x2000038b
    11e0:	00000b69 	.word	0x00000b69

000011e4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    11e4:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    11e6:	2000      	movs	r0, #0
    11e8:	4b08      	ldr	r3, [pc, #32]	; (120c <delay_init+0x28>)
    11ea:	4798      	blx	r3
    11ec:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    11ee:	4c08      	ldr	r4, [pc, #32]	; (1210 <delay_init+0x2c>)
    11f0:	21fa      	movs	r1, #250	; 0xfa
    11f2:	0089      	lsls	r1, r1, #2
    11f4:	47a0      	blx	r4
    11f6:	4b07      	ldr	r3, [pc, #28]	; (1214 <delay_init+0x30>)
    11f8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    11fa:	4907      	ldr	r1, [pc, #28]	; (1218 <delay_init+0x34>)
    11fc:	0028      	movs	r0, r5
    11fe:	47a0      	blx	r4
    1200:	4b06      	ldr	r3, [pc, #24]	; (121c <delay_init+0x38>)
    1202:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1204:	2205      	movs	r2, #5
    1206:	4b06      	ldr	r3, [pc, #24]	; (1220 <delay_init+0x3c>)
    1208:	601a      	str	r2, [r3, #0]
}
    120a:	bd70      	pop	{r4, r5, r6, pc}
    120c:	00005e59 	.word	0x00005e59
    1210:	0000b339 	.word	0x0000b339
    1214:	20000004 	.word	0x20000004
    1218:	000f4240 	.word	0x000f4240
    121c:	20000008 	.word	0x20000008
    1220:	e000e010 	.word	0xe000e010

00001224 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1224:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1226:	4b08      	ldr	r3, [pc, #32]	; (1248 <delay_cycles_ms+0x24>)
    1228:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    122a:	4a08      	ldr	r2, [pc, #32]	; (124c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    122c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    122e:	2180      	movs	r1, #128	; 0x80
    1230:	0249      	lsls	r1, r1, #9
	while (n--) {
    1232:	3801      	subs	r0, #1
    1234:	d307      	bcc.n	1246 <delay_cycles_ms+0x22>
	if (n > 0) {
    1236:	2c00      	cmp	r4, #0
    1238:	d0fb      	beq.n	1232 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    123a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    123c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    123e:	6813      	ldr	r3, [r2, #0]
    1240:	420b      	tst	r3, r1
    1242:	d0fc      	beq.n	123e <delay_cycles_ms+0x1a>
    1244:	e7f5      	b.n	1232 <delay_cycles_ms+0xe>
	}
}
    1246:	bd30      	pop	{r4, r5, pc}
    1248:	20000004 	.word	0x20000004
    124c:	e000e010 	.word	0xe000e010

00001250 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
    1250:	b510      	push	{r4, lr}
	if (gpfIsr) {
    1252:	4b03      	ldr	r3, [pc, #12]	; (1260 <chip_isr+0x10>)
    1254:	681b      	ldr	r3, [r3, #0]
    1256:	2b00      	cmp	r3, #0
    1258:	d000      	beq.n	125c <chip_isr+0xc>
		gpfIsr();
    125a:	4798      	blx	r3
	}
}
    125c:	bd10      	pop	{r4, pc}
    125e:	46c0      	nop			; (mov r8, r8)
    1260:	2000039c 	.word	0x2000039c

00001264 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
    1264:	b570      	push	{r4, r5, r6, lr}
    1266:	b082      	sub	sp, #8
	gpfIsr = NULL;
    1268:	2300      	movs	r3, #0
    126a:	4a15      	ldr	r2, [pc, #84]	; (12c0 <nm_bsp_init+0x5c>)
    126c:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    126e:	ac01      	add	r4, sp, #4
    1270:	2501      	movs	r5, #1
    1272:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1274:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1276:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
    1278:	0021      	movs	r1, r4
    127a:	201b      	movs	r0, #27
    127c:	4e11      	ldr	r6, [pc, #68]	; (12c4 <nm_bsp_init+0x60>)
    127e:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
    1280:	0021      	movs	r1, r4
    1282:	201c      	movs	r0, #28
    1284:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
    1286:	0021      	movs	r1, r4
    1288:	2028      	movs	r0, #40	; 0x28
    128a:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    128c:	4b0e      	ldr	r3, [pc, #56]	; (12c8 <nm_bsp_init+0x64>)
    128e:	2280      	movs	r2, #128	; 0x80
    1290:	0552      	lsls	r2, r2, #21
    1292:	615a      	str	r2, [r3, #20]
    1294:	2280      	movs	r2, #128	; 0x80
    1296:	0512      	lsls	r2, r2, #20
    1298:	615a      	str	r2, [r3, #20]

	/* Initialize chip IOs. */
	init_chip_pins();

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
    129a:	4b0c      	ldr	r3, [pc, #48]	; (12cc <nm_bsp_init+0x68>)
    129c:	681b      	ldr	r3, [r3, #0]
    129e:	421d      	tst	r5, r3
    12a0:	d003      	beq.n	12aa <nm_bsp_init+0x46>
    12a2:	4b0a      	ldr	r3, [pc, #40]	; (12cc <nm_bsp_init+0x68>)
    12a4:	681b      	ldr	r3, [r3, #0]
    12a6:	079b      	lsls	r3, r3, #30
    12a8:	d401      	bmi.n	12ae <nm_bsp_init+0x4a>
	    delay_init();
    12aa:	4b09      	ldr	r3, [pc, #36]	; (12d0 <nm_bsp_init+0x6c>)
    12ac:	4798      	blx	r3
	cpu_irq_enable();
    12ae:	2201      	movs	r2, #1
    12b0:	4b08      	ldr	r3, [pc, #32]	; (12d4 <nm_bsp_init+0x70>)
    12b2:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    12b4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    12b8:	b662      	cpsie	i
    }

	system_interrupt_enable_global();

	return M2M_SUCCESS;
}
    12ba:	2000      	movs	r0, #0
    12bc:	b002      	add	sp, #8
    12be:	bd70      	pop	{r4, r5, r6, pc}
    12c0:	2000039c 	.word	0x2000039c
    12c4:	000045d1 	.word	0x000045d1
    12c8:	41004400 	.word	0x41004400
    12cc:	e000e010 	.word	0xe000e010
    12d0:	000011e5 	.word	0x000011e5
    12d4:	2000000e 	.word	0x2000000e

000012d8 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
    12d8:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
    12da:	1e44      	subs	r4, r0, #1
    12dc:	2800      	cmp	r0, #0
    12de:	d004      	beq.n	12ea <nm_bsp_sleep+0x12>
		delay_ms(1);
    12e0:	4d02      	ldr	r5, [pc, #8]	; (12ec <nm_bsp_sleep+0x14>)
    12e2:	2001      	movs	r0, #1
    12e4:	47a8      	blx	r5
	while (u32TimeMsec--) {
    12e6:	3c01      	subs	r4, #1
    12e8:	d2fb      	bcs.n	12e2 <nm_bsp_sleep+0xa>
	}
}
    12ea:	bd70      	pop	{r4, r5, r6, pc}
    12ec:	00001225 	.word	0x00001225

000012f0 <nm_bsp_reset>:
{
    12f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12f2:	4c07      	ldr	r4, [pc, #28]	; (1310 <nm_bsp_reset+0x20>)
    12f4:	2780      	movs	r7, #128	; 0x80
    12f6:	057f      	lsls	r7, r7, #21
    12f8:	6167      	str	r7, [r4, #20]
    12fa:	2580      	movs	r5, #128	; 0x80
    12fc:	052d      	lsls	r5, r5, #20
    12fe:	6165      	str	r5, [r4, #20]
	nm_bsp_sleep(1);
    1300:	2001      	movs	r0, #1
    1302:	4e04      	ldr	r6, [pc, #16]	; (1314 <nm_bsp_reset+0x24>)
    1304:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    1306:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(10);
    1308:	200a      	movs	r0, #10
    130a:	47b0      	blx	r6
    130c:	61a5      	str	r5, [r4, #24]
}
    130e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1310:	41004400 	.word	0x41004400
    1314:	000012d9 	.word	0x000012d9

00001318 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
    1318:	b510      	push	{r4, lr}
    131a:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
    131c:	4b0e      	ldr	r3, [pc, #56]	; (1358 <nm_bsp_register_isr+0x40>)
    131e:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
    1320:	ac01      	add	r4, sp, #4
    1322:	0020      	movs	r0, r4
    1324:	4b0d      	ldr	r3, [pc, #52]	; (135c <nm_bsp_register_isr+0x44>)
    1326:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
    1328:	2329      	movs	r3, #41	; 0x29
    132a:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
    132c:	2300      	movs	r3, #0
    132e:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
    1330:	3301      	adds	r3, #1
    1332:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    1334:	3301      	adds	r3, #1
    1336:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
    1338:	0021      	movs	r1, r4
    133a:	2009      	movs	r0, #9
    133c:	4b08      	ldr	r3, [pc, #32]	; (1360 <nm_bsp_register_isr+0x48>)
    133e:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
    1340:	2200      	movs	r2, #0
    1342:	2109      	movs	r1, #9
    1344:	4807      	ldr	r0, [pc, #28]	; (1364 <nm_bsp_register_isr+0x4c>)
    1346:	4b08      	ldr	r3, [pc, #32]	; (1368 <nm_bsp_register_isr+0x50>)
    1348:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    134a:	2100      	movs	r1, #0
    134c:	2009      	movs	r0, #9
    134e:	4b07      	ldr	r3, [pc, #28]	; (136c <nm_bsp_register_isr+0x54>)
    1350:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    1352:	b004      	add	sp, #16
    1354:	bd10      	pop	{r4, pc}
    1356:	46c0      	nop			; (mov r8, r8)
    1358:	2000039c 	.word	0x2000039c
    135c:	000042ad 	.word	0x000042ad
    1360:	000042c1 	.word	0x000042c1
    1364:	00001251 	.word	0x00001251
    1368:	00004169 	.word	0x00004169
    136c:	00004195 	.word	0x00004195

00001370 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
    1370:	b510      	push	{r4, lr}
	if (u8Enable) {
    1372:	2800      	cmp	r0, #0
    1374:	d104      	bne.n	1380 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
    1376:	2100      	movs	r1, #0
    1378:	2009      	movs	r0, #9
    137a:	4b04      	ldr	r3, [pc, #16]	; (138c <nm_bsp_interrupt_ctrl+0x1c>)
    137c:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    137e:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    1380:	2100      	movs	r1, #0
    1382:	2009      	movs	r0, #9
    1384:	4b02      	ldr	r3, [pc, #8]	; (1390 <nm_bsp_interrupt_ctrl+0x20>)
    1386:	4798      	blx	r3
    1388:	e7f9      	b.n	137e <nm_bsp_interrupt_ctrl+0xe>
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	000041b5 	.word	0x000041b5
    1390:	00004195 	.word	0x00004195

00001394 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
    1394:	b530      	push	{r4, r5, lr}
    1396:	b091      	sub	sp, #68	; 0x44
	slave->ss_pin          = config->ss_pin;
    1398:	4c30      	ldr	r4, [pc, #192]	; (145c <nm_bus_init+0xc8>)
    139a:	230e      	movs	r3, #14
    139c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    139e:	2300      	movs	r3, #0
    13a0:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    13a2:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    13a4:	a901      	add	r1, sp, #4
    13a6:	2201      	movs	r2, #1
    13a8:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    13aa:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    13ac:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    13ae:	200e      	movs	r0, #14
    13b0:	4b2b      	ldr	r3, [pc, #172]	; (1460 <nm_bus_init+0xcc>)
    13b2:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    13b4:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    13b6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    13b8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    13ba:	2900      	cmp	r1, #0
    13bc:	d104      	bne.n	13c8 <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
    13be:	0953      	lsrs	r3, r2, #5
    13c0:	01db      	lsls	r3, r3, #7
    13c2:	4928      	ldr	r1, [pc, #160]	; (1464 <nm_bus_init+0xd0>)
    13c4:	468c      	mov	ip, r1
    13c6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    13c8:	211f      	movs	r1, #31
    13ca:	4011      	ands	r1, r2
    13cc:	2201      	movs	r2, #1
    13ce:	0010      	movs	r0, r2
    13d0:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    13d2:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    13d4:	ac02      	add	r4, sp, #8
    13d6:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    13d8:	2300      	movs	r3, #0
    13da:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    13dc:	9304      	str	r3, [sp, #16]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    13de:	21c0      	movs	r1, #192	; 0xc0
    13e0:	0389      	lsls	r1, r1, #14
    13e2:	9105      	str	r1, [sp, #20]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    13e4:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    13e6:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    13e8:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    13ea:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    13ec:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    13ee:	3223      	adds	r2, #35	; 0x23
    13f0:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    13f2:	3a18      	subs	r2, #24
    13f4:	2100      	movs	r1, #0
    13f6:	a808      	add	r0, sp, #32
    13f8:	4b1b      	ldr	r3, [pc, #108]	; (1468 <nm_bus_init+0xd4>)
    13fa:	4798      	blx	r3
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
    13fc:	4b1b      	ldr	r3, [pc, #108]	; (146c <nm_bus_init+0xd8>)
    13fe:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
    1400:	4b1b      	ldr	r3, [pc, #108]	; (1470 <nm_bus_init+0xdc>)
    1402:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
    1404:	2301      	movs	r3, #1
    1406:	425b      	negs	r3, r3
    1408:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
    140a:	4b1a      	ldr	r3, [pc, #104]	; (1474 <nm_bus_init+0xe0>)
    140c:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
    140e:	4b1a      	ldr	r3, [pc, #104]	; (1478 <nm_bus_init+0xe4>)
    1410:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
    1412:	0022      	movs	r2, r4
    1414:	4919      	ldr	r1, [pc, #100]	; (147c <nm_bus_init+0xe8>)
    1416:	481a      	ldr	r0, [pc, #104]	; (1480 <nm_bus_init+0xec>)
    1418:	4b1a      	ldr	r3, [pc, #104]	; (1484 <nm_bus_init+0xf0>)
    141a:	4798      	blx	r3
    141c:	2800      	cmp	r0, #0
    141e:	d11a      	bne.n	1456 <nm_bus_init+0xc2>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1420:	4d17      	ldr	r5, [pc, #92]	; (1480 <nm_bus_init+0xec>)
    1422:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1424:	0020      	movs	r0, r4
    1426:	4b18      	ldr	r3, [pc, #96]	; (1488 <nm_bus_init+0xf4>)
    1428:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    142a:	231f      	movs	r3, #31
    142c:	4018      	ands	r0, r3
    142e:	3b1e      	subs	r3, #30
    1430:	4083      	lsls	r3, r0
    1432:	4a16      	ldr	r2, [pc, #88]	; (148c <nm_bus_init+0xf8>)
    1434:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    1436:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    1438:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    143a:	2b00      	cmp	r3, #0
    143c:	d1fc      	bne.n	1438 <nm_bus_init+0xa4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    143e:	6823      	ldr	r3, [r4, #0]
    1440:	2202      	movs	r2, #2
    1442:	4313      	orrs	r3, r2
    1444:	6023      	str	r3, [r4, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
    1446:	4b12      	ldr	r3, [pc, #72]	; (1490 <nm_bus_init+0xfc>)
    1448:	4798      	blx	r3
	nm_bsp_sleep(1);
    144a:	2001      	movs	r0, #1
    144c:	4b11      	ldr	r3, [pc, #68]	; (1494 <nm_bus_init+0x100>)
    144e:	4798      	blx	r3
#endif
	return result;
    1450:	2000      	movs	r0, #0
}
    1452:	b011      	add	sp, #68	; 0x44
    1454:	bd30      	pop	{r4, r5, pc}
		return M2M_ERR_BUS_FAIL;
    1456:	2006      	movs	r0, #6
    1458:	4240      	negs	r0, r0
    145a:	e7fa      	b.n	1452 <nm_bus_init+0xbe>
    145c:	20000edc 	.word	0x20000edc
    1460:	000045d1 	.word	0x000045d1
    1464:	41004400 	.word	0x41004400
    1468:	0000b72b 	.word	0x0000b72b
    146c:	000c0002 	.word	0x000c0002
    1470:	000d0002 	.word	0x000d0002
    1474:	000f0002 	.word	0x000f0002
    1478:	00b71b00 	.word	0x00b71b00
    147c:	42001000 	.word	0x42001000
    1480:	20000ee0 	.word	0x20000ee0
    1484:	00004d79 	.word	0x00004d79
    1488:	00004be5 	.word	0x00004be5
    148c:	e000e100 	.word	0xe000e100
    1490:	000012f1 	.word	0x000012f1
    1494:	000012d9 	.word	0x000012d9

00001498 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
    1498:	b5f0      	push	{r4, r5, r6, r7, lr}
    149a:	46de      	mov	lr, fp
    149c:	4657      	mov	r7, sl
    149e:	464e      	mov	r6, r9
    14a0:	4645      	mov	r5, r8
    14a2:	b5e0      	push	{r5, r6, r7, lr}
    14a4:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
    14a6:	2803      	cmp	r0, #3
    14a8:	d000      	beq.n	14ac <nm_bus_ioctl+0x14>
    14aa:	e075      	b.n	1598 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
    14ac:	680e      	ldr	r6, [r1, #0]
    14ae:	684d      	ldr	r5, [r1, #4]
    14b0:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
    14b2:	2200      	movs	r2, #0
    14b4:	466b      	mov	r3, sp
    14b6:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    14b8:	2d00      	cmp	r5, #0
    14ba:	d027      	beq.n	150c <nm_bus_ioctl+0x74>
    14bc:	2c00      	cmp	r4, #0
    14be:	d065      	beq.n	158c <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
    14c0:	2e00      	cmp	r6, #0
    14c2:	d100      	bne.n	14c6 <nm_bus_ioctl+0x2e>
    14c4:	e077      	b.n	15b6 <nm_bus_ioctl+0x11e>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    14c6:	2300      	movs	r3, #0
    14c8:	4698      	mov	r8, r3
    14ca:	2300      	movs	r3, #0
    14cc:	469b      	mov	fp, r3
	spi_select_slave(&master, &slave_inst, true);
    14ce:	2201      	movs	r2, #1
    14d0:	493b      	ldr	r1, [pc, #236]	; (15c0 <nm_bus_ioctl+0x128>)
    14d2:	483c      	ldr	r0, [pc, #240]	; (15c4 <nm_bus_ioctl+0x12c>)
    14d4:	4b3c      	ldr	r3, [pc, #240]	; (15c8 <nm_bus_ioctl+0x130>)
    14d6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    14d8:	4b3a      	ldr	r3, [pc, #232]	; (15c4 <nm_bus_ioctl+0x12c>)
    14da:	469a      	mov	sl, r3
		while (!spi_is_ready_to_write(&master))
    14dc:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master))
    14de:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    14e0:	4699      	mov	r9, r3
			pu8Miso++;
    14e2:	4659      	mov	r1, fp
    14e4:	424b      	negs	r3, r1
    14e6:	4159      	adcs	r1, r3
    14e8:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
    14ea:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    14ec:	4653      	mov	r3, sl
    14ee:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    14f0:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
    14f2:	4239      	tst	r1, r7
    14f4:	d0fc      	beq.n	14f0 <nm_bus_ioctl+0x58>
    14f6:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    14f8:	4239      	tst	r1, r7
    14fa:	d0fc      	beq.n	14f6 <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    14fc:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    14fe:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master))
    1500:	4211      	tst	r1, r2
    1502:	d0fc      	beq.n	14fe <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1504:	4649      	mov	r1, r9
    1506:	7989      	ldrb	r1, [r1, #6]
    1508:	468c      	mov	ip, r1
    150a:	e011      	b.n	1530 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    150c:	2e00      	cmp	r6, #0
    150e:	d03a      	beq.n	1586 <nm_bus_ioctl+0xee>
    1510:	2c00      	cmp	r4, #0
    1512:	d03e      	beq.n	1592 <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    1514:	2300      	movs	r3, #0
    1516:	4698      	mov	r8, r3
		u8SkipMiso = 1;
    1518:	3301      	adds	r3, #1
    151a:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
    151c:	466b      	mov	r3, sp
    151e:	1ddd      	adds	r5, r3, #7
    1520:	e7d5      	b.n	14ce <nm_bus_ioctl+0x36>
    1522:	4660      	mov	r0, ip
    1524:	2801      	cmp	r0, #1
    1526:	d00d      	beq.n	1544 <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1528:	6a98      	ldr	r0, [r3, #40]	; 0x28
    152a:	b2c0      	uxtb	r0, r0
		while (spi_read(&master, &rxd_data) != STATUS_OK)
    152c:	2900      	cmp	r1, #0
    152e:	d00d      	beq.n	154c <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1530:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    1532:	4211      	tst	r1, r2
    1534:	d0fc      	beq.n	1530 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1536:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
    1538:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    153a:	4210      	tst	r0, r2
    153c:	d0f1      	beq.n	1522 <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    153e:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
    1540:	311e      	adds	r1, #30
    1542:	e7ee      	b.n	1522 <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1544:	6a98      	ldr	r0, [r3, #40]	; 0x28
    1546:	05c0      	lsls	r0, r0, #23
    1548:	0dc0      	lsrs	r0, r0, #23
    154a:	e7ef      	b.n	152c <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
    154c:	7028      	strb	r0, [r5, #0]
		u16Sz--;
    154e:	3c01      	subs	r4, #1
    1550:	b2a4      	uxth	r4, r4
			pu8Miso++;
    1552:	445d      	add	r5, fp
			pu8Mosi++;
    1554:	4643      	mov	r3, r8
    1556:	4259      	negs	r1, r3
    1558:	414b      	adcs	r3, r1
    155a:	18f6      	adds	r6, r6, r3
	while (u16Sz) {
    155c:	2c00      	cmp	r4, #0
    155e:	d1c4      	bne.n	14ea <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1560:	4b18      	ldr	r3, [pc, #96]	; (15c4 <nm_bus_ioctl+0x12c>)
    1562:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_write_complete(&master))
    1564:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1566:	7e0b      	ldrb	r3, [r1, #24]
    1568:	4213      	tst	r3, r2
    156a:	d0fc      	beq.n	1566 <nm_bus_ioctl+0xce>
	spi_select_slave(&master, &slave_inst, false);
    156c:	2200      	movs	r2, #0
    156e:	4914      	ldr	r1, [pc, #80]	; (15c0 <nm_bus_ioctl+0x128>)
    1570:	4814      	ldr	r0, [pc, #80]	; (15c4 <nm_bus_ioctl+0x12c>)
    1572:	4b15      	ldr	r3, [pc, #84]	; (15c8 <nm_bus_ioctl+0x130>)
    1574:	4798      	blx	r3
	return M2M_SUCCESS;
    1576:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
    1578:	b003      	add	sp, #12
    157a:	bc3c      	pop	{r2, r3, r4, r5}
    157c:	4690      	mov	r8, r2
    157e:	4699      	mov	r9, r3
    1580:	46a2      	mov	sl, r4
    1582:	46ab      	mov	fp, r5
    1584:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
    1586:	200f      	movs	r0, #15
    1588:	4240      	negs	r0, r0
    158a:	e7f5      	b.n	1578 <nm_bus_ioctl+0xe0>
    158c:	200f      	movs	r0, #15
    158e:	4240      	negs	r0, r0
    1590:	e7f2      	b.n	1578 <nm_bus_ioctl+0xe0>
    1592:	200f      	movs	r0, #15
    1594:	4240      	negs	r0, r0
		break;
    1596:	e7ef      	b.n	1578 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
    1598:	2283      	movs	r2, #131	; 0x83
    159a:	0052      	lsls	r2, r2, #1
    159c:	490b      	ldr	r1, [pc, #44]	; (15cc <nm_bus_ioctl+0x134>)
    159e:	480c      	ldr	r0, [pc, #48]	; (15d0 <nm_bus_ioctl+0x138>)
    15a0:	4b0c      	ldr	r3, [pc, #48]	; (15d4 <nm_bus_ioctl+0x13c>)
    15a2:	4798      	blx	r3
    15a4:	480c      	ldr	r0, [pc, #48]	; (15d8 <nm_bus_ioctl+0x140>)
    15a6:	4b0d      	ldr	r3, [pc, #52]	; (15dc <nm_bus_ioctl+0x144>)
    15a8:	4798      	blx	r3
    15aa:	200d      	movs	r0, #13
    15ac:	4b0c      	ldr	r3, [pc, #48]	; (15e0 <nm_bus_ioctl+0x148>)
    15ae:	4798      	blx	r3
			s8Ret = -1;
    15b0:	2001      	movs	r0, #1
    15b2:	4240      	negs	r0, r0
	return s8Ret;
    15b4:	e7e0      	b.n	1578 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
    15b6:	2301      	movs	r3, #1
    15b8:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
    15ba:	466b      	mov	r3, sp
    15bc:	1dde      	adds	r6, r3, #7
    15be:	e784      	b.n	14ca <nm_bus_ioctl+0x32>
    15c0:	20000edc 	.word	0x20000edc
    15c4:	20000ee0 	.word	0x20000ee0
    15c8:	00005025 	.word	0x00005025
    15cc:	0000ced4 	.word	0x0000ced4
    15d0:	0000cee4 	.word	0x0000cee4
    15d4:	0000b88d 	.word	0x0000b88d
    15d8:	0000cef8 	.word	0x0000cef8
    15dc:	0000b9a9 	.word	0x0000b9a9
    15e0:	0000b8c1 	.word	0x0000b8c1

000015e4 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
    15e4:	b530      	push	{r4, r5, lr}
    15e6:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
    15e8:	ab01      	add	r3, sp, #4
    15ea:	2200      	movs	r2, #0
    15ec:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
    15ee:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    15f0:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
    15f2:	4d13      	ldr	r5, [pc, #76]	; (1640 <nm_bus_deinit+0x5c>)
    15f4:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    15f6:	0020      	movs	r0, r4
    15f8:	4b12      	ldr	r3, [pc, #72]	; (1644 <nm_bus_deinit+0x60>)
    15fa:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    15fc:	231f      	movs	r3, #31
    15fe:	4018      	ands	r0, r3
    1600:	3b1e      	subs	r3, #30
    1602:	4083      	lsls	r3, r0
    1604:	2280      	movs	r2, #128	; 0x80
    1606:	4910      	ldr	r1, [pc, #64]	; (1648 <nm_bus_deinit+0x64>)
    1608:	508b      	str	r3, [r1, r2]
	SercomSpi *const spi_module = &(module->hw->SPI);
    160a:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    160c:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    160e:	2b00      	cmp	r3, #0
    1610:	d1fc      	bne.n	160c <nm_bus_deinit+0x28>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    1612:	338f      	adds	r3, #143	; 0x8f
    1614:	7523      	strb	r3, [r4, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    1616:	7623      	strb	r3, [r4, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    1618:	6823      	ldr	r3, [r4, #0]
    161a:	2202      	movs	r2, #2
    161c:	4393      	bics	r3, r2
    161e:	6023      	str	r3, [r4, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
    1620:	a901      	add	r1, sp, #4
    1622:	200c      	movs	r0, #12
    1624:	4c09      	ldr	r4, [pc, #36]	; (164c <nm_bus_deinit+0x68>)
    1626:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
    1628:	a901      	add	r1, sp, #4
    162a:	200f      	movs	r0, #15
    162c:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
    162e:	a901      	add	r1, sp, #4
    1630:	200d      	movs	r0, #13
    1632:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
    1634:	a901      	add	r1, sp, #4
    1636:	200e      	movs	r0, #14
    1638:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
    163a:	2000      	movs	r0, #0
    163c:	b003      	add	sp, #12
    163e:	bd30      	pop	{r4, r5, pc}
    1640:	20000ee0 	.word	0x20000ee0
    1644:	00004be5 	.word	0x00004be5
    1648:	e000e100 	.word	0xe000e100
    164c:	000045d1 	.word	0x000045d1

00001650 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
    1650:	2a00      	cmp	r2, #0
    1652:	d006      	beq.n	1662 <m2m_memcpy+0x12>
    1654:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
    1656:	780b      	ldrb	r3, [r1, #0]
    1658:	7003      	strb	r3, [r0, #0]
		pDst++;
    165a:	3001      	adds	r0, #1
		pSrc++;
    165c:	3101      	adds	r1, #1
	}while(--sz);
    165e:	4290      	cmp	r0, r2
    1660:	d1f9      	bne.n	1656 <m2m_memcpy+0x6>
}
    1662:	4770      	bx	lr

00001664 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
    1664:	2a00      	cmp	r2, #0
    1666:	d004      	beq.n	1672 <m2m_memset+0xe>
    1668:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
    166a:	7001      	strb	r1, [r0, #0]
		pBuf++;
    166c:	3001      	adds	r0, #1
	}while(--sz);
    166e:	4290      	cmp	r0, r2
    1670:	d1fb      	bne.n	166a <m2m_memset+0x6>
}
    1672:	4770      	bx	lr

00001674 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
    1674:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
    1676:	7802      	ldrb	r2, [r0, #0]
    1678:	2a00      	cmp	r2, #0
    167a:	d007      	beq.n	168c <m2m_strlen+0x18>
    167c:	2000      	movs	r0, #0
	{
		u16StrLen ++;
    167e:	3001      	adds	r0, #1
    1680:	b280      	uxth	r0, r0
		pcStr++;
    1682:	3301      	adds	r3, #1
	while(*pcStr)
    1684:	781a      	ldrb	r2, [r3, #0]
    1686:	2a00      	cmp	r2, #0
    1688:	d1f9      	bne.n	167e <m2m_strlen+0xa>
	}
	return u16StrLen;
}
    168a:	4770      	bx	lr
	uint16	u16StrLen = 0;
    168c:	2000      	movs	r0, #0
    168e:	e7fc      	b.n	168a <m2m_strlen+0x16>

00001690 <isr>:
extern void os_hook_isr(void);
#endif

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
    1690:	4a02      	ldr	r2, [pc, #8]	; (169c <isr+0xc>)
    1692:	78d3      	ldrb	r3, [r2, #3]
    1694:	3301      	adds	r3, #1
    1696:	b2db      	uxtb	r3, r3
    1698:	70d3      	strb	r3, [r2, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
    169a:	4770      	bx	lr
    169c:	20000f1c 	.word	0x20000f1c

000016a0 <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
    16a0:	4770      	bx	lr
	...

000016a4 <hif_set_rx_done>:
{
    16a4:	b500      	push	{lr}
    16a6:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
    16a8:	2200      	movs	r2, #0
    16aa:	4b0a      	ldr	r3, [pc, #40]	; (16d4 <hif_set_rx_done+0x30>)
    16ac:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
    16ae:	2001      	movs	r0, #1
    16b0:	4b09      	ldr	r3, [pc, #36]	; (16d8 <hif_set_rx_done+0x34>)
    16b2:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    16b4:	a901      	add	r1, sp, #4
    16b6:	4809      	ldr	r0, [pc, #36]	; (16dc <hif_set_rx_done+0x38>)
    16b8:	4b09      	ldr	r3, [pc, #36]	; (16e0 <hif_set_rx_done+0x3c>)
    16ba:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    16bc:	2800      	cmp	r0, #0
    16be:	d001      	beq.n	16c4 <hif_set_rx_done+0x20>
}
    16c0:	b003      	add	sp, #12
    16c2:	bd00      	pop	{pc}
	reg |= NBIT1;
    16c4:	2102      	movs	r1, #2
    16c6:	9b01      	ldr	r3, [sp, #4]
    16c8:	4319      	orrs	r1, r3
    16ca:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    16cc:	4803      	ldr	r0, [pc, #12]	; (16dc <hif_set_rx_done+0x38>)
    16ce:	4b05      	ldr	r3, [pc, #20]	; (16e4 <hif_set_rx_done+0x40>)
    16d0:	4798      	blx	r3
    16d2:	e7f5      	b.n	16c0 <hif_set_rx_done+0x1c>
    16d4:	20000f1c 	.word	0x20000f1c
    16d8:	00001371 	.word	0x00001371
    16dc:	00001070 	.word	0x00001070
    16e0:	00002ab5 	.word	0x00002ab5
    16e4:	00002ac1 	.word	0x00002ac1

000016e8 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
    16e8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
    16ea:	4b0c      	ldr	r3, [pc, #48]	; (171c <hif_chip_wake+0x34>)
    16ec:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
    16ee:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
    16f0:	2b00      	cmp	r3, #0
    16f2:	d10d      	bne.n	1710 <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
    16f4:	4b09      	ldr	r3, [pc, #36]	; (171c <hif_chip_wake+0x34>)
    16f6:	785b      	ldrb	r3, [r3, #1]
    16f8:	2b00      	cmp	r3, #0
    16fa:	d103      	bne.n	1704 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    16fc:	4b07      	ldr	r3, [pc, #28]	; (171c <hif_chip_wake+0x34>)
    16fe:	781b      	ldrb	r3, [r3, #0]
    1700:	2b00      	cmp	r3, #0
    1702:	d106      	bne.n	1712 <hif_chip_wake+0x2a>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
    1704:	4a05      	ldr	r2, [pc, #20]	; (171c <hif_chip_wake+0x34>)
    1706:	7853      	ldrb	r3, [r2, #1]
    1708:	3301      	adds	r3, #1
    170a:	b2db      	uxtb	r3, r3
    170c:	7053      	strb	r3, [r2, #1]
    170e:	2000      	movs	r0, #0
ERR1:
	return ret;
}
    1710:	bd10      	pop	{r4, pc}
			ret = chip_wake();
    1712:	4b03      	ldr	r3, [pc, #12]	; (1720 <hif_chip_wake+0x38>)
    1714:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
    1716:	2800      	cmp	r0, #0
    1718:	d0f4      	beq.n	1704 <hif_chip_wake+0x1c>
    171a:	e7f9      	b.n	1710 <hif_chip_wake+0x28>
    171c:	20000f1c 	.word	0x20000f1c
    1720:	0000279d 	.word	0x0000279d

00001724 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
    1724:	4b05      	ldr	r3, [pc, #20]	; (173c <hif_chip_sleep_sc+0x18>)
    1726:	785b      	ldrb	r3, [r3, #1]
    1728:	2b00      	cmp	r3, #0
    172a:	d004      	beq.n	1736 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
    172c:	4a03      	ldr	r2, [pc, #12]	; (173c <hif_chip_sleep_sc+0x18>)
    172e:	7853      	ldrb	r3, [r2, #1]
    1730:	3b01      	subs	r3, #1
    1732:	b2db      	uxtb	r3, r3
    1734:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
    1736:	2000      	movs	r0, #0
    1738:	4770      	bx	lr
    173a:	46c0      	nop			; (mov r8, r8)
    173c:	20000f1c 	.word	0x20000f1c

00001740 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
    1740:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
    1742:	4b0b      	ldr	r3, [pc, #44]	; (1770 <hif_chip_sleep+0x30>)
    1744:	785b      	ldrb	r3, [r3, #1]
    1746:	2b00      	cmp	r3, #0
    1748:	d004      	beq.n	1754 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
    174a:	4a09      	ldr	r2, [pc, #36]	; (1770 <hif_chip_sleep+0x30>)
    174c:	7853      	ldrb	r3, [r2, #1]
    174e:	3b01      	subs	r3, #1
    1750:	b2db      	uxtb	r3, r3
    1752:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
    1754:	4b06      	ldr	r3, [pc, #24]	; (1770 <hif_chip_sleep+0x30>)
    1756:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
    1758:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
    175a:	2b00      	cmp	r3, #0
    175c:	d103      	bne.n	1766 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    175e:	4b04      	ldr	r3, [pc, #16]	; (1770 <hif_chip_sleep+0x30>)
    1760:	781b      	ldrb	r3, [r3, #0]
    1762:	2b00      	cmp	r3, #0
    1764:	d100      	bne.n	1768 <hif_chip_sleep+0x28>
		{
		}
	}
ERR1:
	return ret;
}
    1766:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
    1768:	4b02      	ldr	r3, [pc, #8]	; (1774 <hif_chip_sleep+0x34>)
    176a:	4798      	blx	r3
    176c:	e7fb      	b.n	1766 <hif_chip_sleep+0x26>
    176e:	46c0      	nop			; (mov r8, r8)
    1770:	20000f1c 	.word	0x20000f1c
    1774:	00002735 	.word	0x00002735

00001778 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
    1778:	b5f0      	push	{r4, r5, r6, r7, lr}
    177a:	46de      	mov	lr, fp
    177c:	4657      	mov	r7, sl
    177e:	b580      	push	{r7, lr}
    1780:	b089      	sub	sp, #36	; 0x24
    1782:	4683      	mov	fp, r0
    1784:	468a      	mov	sl, r1
    1786:	9201      	str	r2, [sp, #4]
    1788:	9300      	str	r3, [sp, #0]
    178a:	ab10      	add	r3, sp, #64	; 0x40
    178c:	cb80      	ldmia	r3!, {r7}
    178e:	881e      	ldrh	r6, [r3, #0]
    1790:	ab12      	add	r3, sp, #72	; 0x48
    1792:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
    1794:	227f      	movs	r2, #127	; 0x7f
    1796:	400a      	ands	r2, r1
    1798:	ab07      	add	r3, sp, #28
    179a:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
    179c:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
    179e:	2208      	movs	r2, #8
    17a0:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
    17a2:	2f00      	cmp	r7, #0
    17a4:	d03d      	beq.n	1822 <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
    17a6:	885a      	ldrh	r2, [r3, #2]
    17a8:	1992      	adds	r2, r2, r6
    17aa:	18aa      	adds	r2, r5, r2
    17ac:	b292      	uxth	r2, r2
    17ae:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
    17b0:	4b69      	ldr	r3, [pc, #420]	; (1958 <hif_send+0x1e0>)
    17b2:	4798      	blx	r3
    17b4:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
    17b6:	d000      	beq.n	17ba <hif_send+0x42>
    17b8:	e0c1      	b.n	193e <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
    17ba:	2300      	movs	r3, #0
    17bc:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
    17be:	aa02      	add	r2, sp, #8
    17c0:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
    17c2:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
    17c4:	9b04      	ldr	r3, [sp, #16]
    17c6:	465a      	mov	r2, fp
    17c8:	431a      	orrs	r2, r3
    17ca:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
    17cc:	9a04      	ldr	r2, [sp, #16]
    17ce:	4653      	mov	r3, sl
    17d0:	021b      	lsls	r3, r3, #8
    17d2:	4313      	orrs	r3, r2
    17d4:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
    17d6:	ab07      	add	r3, sp, #28
    17d8:	885b      	ldrh	r3, [r3, #2]
    17da:	9a04      	ldr	r2, [sp, #16]
    17dc:	041b      	lsls	r3, r3, #16
    17de:	4313      	orrs	r3, r2
    17e0:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);
    17e2:	9904      	ldr	r1, [sp, #16]
    17e4:	485d      	ldr	r0, [pc, #372]	; (195c <hif_send+0x1e4>)
    17e6:	4b5e      	ldr	r3, [pc, #376]	; (1960 <hif_send+0x1e8>)
    17e8:	4798      	blx	r3
    17ea:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
    17ec:	d157      	bne.n	189e <hif_send+0x126>

		reg = 0UL;
    17ee:	2300      	movs	r3, #0
    17f0:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
    17f2:	9b04      	ldr	r3, [sp, #16]
    17f4:	2202      	movs	r2, #2
    17f6:	4313      	orrs	r3, r2
    17f8:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
    17fa:	9904      	ldr	r1, [sp, #16]
    17fc:	4859      	ldr	r0, [pc, #356]	; (1964 <hif_send+0x1ec>)
    17fe:	4b58      	ldr	r3, [pc, #352]	; (1960 <hif_send+0x1e8>)
    1800:	4798      	blx	r3
    1802:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
    1804:	d14b      	bne.n	189e <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
    1806:	2200      	movs	r2, #0
    1808:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
    180a:	ab02      	add	r3, sp, #8
    180c:	80da      	strh	r2, [r3, #6]
    180e:	3306      	adds	r3, #6
    1810:	881b      	ldrh	r3, [r3, #0]
    1812:	b29b      	uxth	r3, r3
    1814:	4a54      	ldr	r2, [pc, #336]	; (1968 <hif_send+0x1f0>)
    1816:	4293      	cmp	r3, r2
    1818:	d849      	bhi.n	18ae <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    181a:	4c54      	ldr	r4, [pc, #336]	; (196c <hif_send+0x1f4>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
    181c:	4b54      	ldr	r3, [pc, #336]	; (1970 <hif_send+0x1f8>)
    181e:	469a      	mov	sl, r3
    1820:	e017      	b.n	1852 <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
    1822:	ab07      	add	r3, sp, #28
    1824:	885a      	ldrh	r2, [r3, #2]
    1826:	9900      	ldr	r1, [sp, #0]
    1828:	468c      	mov	ip, r1
    182a:	4462      	add	r2, ip
    182c:	b292      	uxth	r2, r2
    182e:	805a      	strh	r2, [r3, #2]
    1830:	e7be      	b.n	17b0 <hif_send+0x38>
				nm_bsp_sleep(1);
    1832:	2001      	movs	r0, #1
    1834:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
    1836:	9b04      	ldr	r3, [sp, #16]
    1838:	079b      	lsls	r3, r3, #30
    183a:	d528      	bpl.n	188e <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
    183c:	ab02      	add	r3, sp, #8
    183e:	88da      	ldrh	r2, [r3, #6]
    1840:	3201      	adds	r2, #1
    1842:	b292      	uxth	r2, r2
    1844:	80da      	strh	r2, [r3, #6]
    1846:	3306      	adds	r3, #6
    1848:	881b      	ldrh	r3, [r3, #0]
    184a:	b29b      	uxth	r3, r3
    184c:	4a46      	ldr	r2, [pc, #280]	; (1968 <hif_send+0x1f0>)
    184e:	4293      	cmp	r3, r2
    1850:	d82d      	bhi.n	18ae <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    1852:	a904      	add	r1, sp, #16
    1854:	4843      	ldr	r0, [pc, #268]	; (1964 <hif_send+0x1ec>)
    1856:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
    1858:	2800      	cmp	r0, #0
    185a:	d128      	bne.n	18ae <hif_send+0x136>
			if(cnt >= 500) {
    185c:	ab02      	add	r3, sp, #8
    185e:	3306      	adds	r3, #6
    1860:	881b      	ldrh	r3, [r3, #0]
    1862:	b29b      	uxth	r3, r3
    1864:	22f4      	movs	r2, #244	; 0xf4
    1866:	32ff      	adds	r2, #255	; 0xff
    1868:	4293      	cmp	r3, r2
    186a:	d9e4      	bls.n	1836 <hif_send+0xbe>
				if(cnt < 501) {
    186c:	ab02      	add	r3, sp, #8
    186e:	3306      	adds	r3, #6
    1870:	881b      	ldrh	r3, [r3, #0]
    1872:	b29b      	uxth	r3, r3
    1874:	3201      	adds	r2, #1
    1876:	4293      	cmp	r3, r2
    1878:	d8db      	bhi.n	1832 <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
    187a:	483e      	ldr	r0, [pc, #248]	; (1974 <hif_send+0x1fc>)
    187c:	4b3e      	ldr	r3, [pc, #248]	; (1978 <hif_send+0x200>)
    187e:	4798      	blx	r3
    1880:	483e      	ldr	r0, [pc, #248]	; (197c <hif_send+0x204>)
    1882:	4b3f      	ldr	r3, [pc, #252]	; (1980 <hif_send+0x208>)
    1884:	4798      	blx	r3
    1886:	200d      	movs	r0, #13
    1888:	4b3e      	ldr	r3, [pc, #248]	; (1984 <hif_send+0x20c>)
    188a:	4798      	blx	r3
    188c:	e7d1      	b.n	1832 <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
    188e:	a905      	add	r1, sp, #20
    1890:	483d      	ldr	r0, [pc, #244]	; (1988 <hif_send+0x210>)
    1892:	4b36      	ldr	r3, [pc, #216]	; (196c <hif_send+0x1f4>)
    1894:	4798      	blx	r3
    1896:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
    1898:	d009      	beq.n	18ae <hif_send+0x136>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
    189a:	2300      	movs	r3, #0
    189c:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
    189e:	4b3b      	ldr	r3, [pc, #236]	; (198c <hif_send+0x214>)
    18a0:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
    18a2:	0020      	movs	r0, r4
    18a4:	b009      	add	sp, #36	; 0x24
    18a6:	bc0c      	pop	{r2, r3}
    18a8:	4692      	mov	sl, r2
    18aa:	469b      	mov	fp, r3
    18ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dma_addr != 0)
    18ae:	9b05      	ldr	r3, [sp, #20]
    18b0:	2b00      	cmp	r3, #0
    18b2:	d03f      	beq.n	1934 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
    18b4:	9b05      	ldr	r3, [sp, #20]
    18b6:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    18b8:	a907      	add	r1, sp, #28
    18ba:	884b      	ldrh	r3, [r1, #2]
    18bc:	b29b      	uxth	r3, r3
    18be:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    18c0:	9806      	ldr	r0, [sp, #24]
    18c2:	2208      	movs	r2, #8
    18c4:	4b32      	ldr	r3, [pc, #200]	; (1990 <hif_send+0x218>)
    18c6:	4798      	blx	r3
    18c8:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
    18ca:	d1e8      	bne.n	189e <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    18cc:	9b06      	ldr	r3, [sp, #24]
    18ce:	3308      	adds	r3, #8
    18d0:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
    18d2:	9b01      	ldr	r3, [sp, #4]
    18d4:	2b00      	cmp	r3, #0
    18d6:	d00b      	beq.n	18f0 <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    18d8:	9806      	ldr	r0, [sp, #24]
    18da:	9a00      	ldr	r2, [sp, #0]
    18dc:	0019      	movs	r1, r3
    18de:	4b2c      	ldr	r3, [pc, #176]	; (1990 <hif_send+0x218>)
    18e0:	4798      	blx	r3
    18e2:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
    18e4:	d1db      	bne.n	189e <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
    18e6:	9b06      	ldr	r3, [sp, #24]
    18e8:	9a00      	ldr	r2, [sp, #0]
    18ea:	4694      	mov	ip, r2
    18ec:	4463      	add	r3, ip
    18ee:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
    18f0:	2f00      	cmp	r7, #0
    18f2:	d00e      	beq.n	1912 <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    18f4:	9b06      	ldr	r3, [sp, #24]
    18f6:	9a00      	ldr	r2, [sp, #0]
    18f8:	1aad      	subs	r5, r5, r2
    18fa:	18ed      	adds	r5, r5, r3
    18fc:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    18fe:	9806      	ldr	r0, [sp, #24]
    1900:	0032      	movs	r2, r6
    1902:	0039      	movs	r1, r7
    1904:	4b22      	ldr	r3, [pc, #136]	; (1990 <hif_send+0x218>)
    1906:	4798      	blx	r3
    1908:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
    190a:	d1c8      	bne.n	189e <hif_send+0x126>
				u32CurrAddr += u16DataSize;
    190c:	9b06      	ldr	r3, [sp, #24]
    190e:	18f3      	adds	r3, r6, r3
    1910:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
    1912:	9b05      	ldr	r3, [sp, #20]
    1914:	009b      	lsls	r3, r3, #2
    1916:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
    1918:	9b04      	ldr	r3, [sp, #16]
    191a:	2202      	movs	r2, #2
    191c:	4313      	orrs	r3, r2
    191e:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    1920:	9904      	ldr	r1, [sp, #16]
    1922:	481c      	ldr	r0, [pc, #112]	; (1994 <hif_send+0x21c>)
    1924:	4b0e      	ldr	r3, [pc, #56]	; (1960 <hif_send+0x1e8>)
    1926:	4798      	blx	r3
    1928:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
    192a:	d1b8      	bne.n	189e <hif_send+0x126>
 	ret = hif_chip_sleep();
    192c:	4b1a      	ldr	r3, [pc, #104]	; (1998 <hif_send+0x220>)
    192e:	4798      	blx	r3
    1930:	0004      	movs	r4, r0
	return ret;
    1932:	e7b6      	b.n	18a2 <hif_send+0x12a>
			ret = hif_chip_sleep();
    1934:	4b18      	ldr	r3, [pc, #96]	; (1998 <hif_send+0x220>)
    1936:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
    1938:	2403      	movs	r4, #3
    193a:	4264      	negs	r4, r4
			goto ERR2;
    193c:	e7b1      	b.n	18a2 <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    193e:	2298      	movs	r2, #152	; 0x98
    1940:	32ff      	adds	r2, #255	; 0xff
    1942:	4916      	ldr	r1, [pc, #88]	; (199c <hif_send+0x224>)
    1944:	4816      	ldr	r0, [pc, #88]	; (19a0 <hif_send+0x228>)
    1946:	4b0c      	ldr	r3, [pc, #48]	; (1978 <hif_send+0x200>)
    1948:	4798      	blx	r3
    194a:	4816      	ldr	r0, [pc, #88]	; (19a4 <hif_send+0x22c>)
    194c:	4b0c      	ldr	r3, [pc, #48]	; (1980 <hif_send+0x208>)
    194e:	4798      	blx	r3
    1950:	200d      	movs	r0, #13
    1952:	4b0c      	ldr	r3, [pc, #48]	; (1984 <hif_send+0x20c>)
    1954:	4798      	blx	r3
		goto ERR2;
    1956:	e7a4      	b.n	18a2 <hif_send+0x12a>
    1958:	000016e9 	.word	0x000016e9
    195c:	0000108c 	.word	0x0000108c
    1960:	00002ac1 	.word	0x00002ac1
    1964:	00001078 	.word	0x00001078
    1968:	000003e7 	.word	0x000003e7
    196c:	00002ab5 	.word	0x00002ab5
    1970:	000012d9 	.word	0x000012d9
    1974:	0000d214 	.word	0x0000d214
    1978:	0000b88d 	.word	0x0000b88d
    197c:	0000d220 	.word	0x0000d220
    1980:	0000b9a9 	.word	0x0000b9a9
    1984:	0000b8c1 	.word	0x0000b8c1
    1988:	00150400 	.word	0x00150400
    198c:	00001725 	.word	0x00001725
    1990:	00002b35 	.word	0x00002b35
    1994:	0000106c 	.word	0x0000106c
    1998:	00001741 	.word	0x00001741
    199c:	0000cf2c 	.word	0x0000cf2c
    19a0:	0000cee4 	.word	0x0000cee4
    19a4:	0000d230 	.word	0x0000d230

000019a8 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    19a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    19aa:	46ce      	mov	lr, r9
    19ac:	4647      	mov	r7, r8
    19ae:	b580      	push	{r7, lr}
    19b0:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;	
	
	gstrHifCxt.u8Yield = 0;
    19b2:	2200      	movs	r2, #0
    19b4:	4bd1      	ldr	r3, [pc, #836]	; (1cfc <hif_handle_isr+0x354>)
    19b6:	711a      	strb	r2, [r3, #4]
	while (gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield) {
    19b8:	4699      	mov	r9, r3
    19ba:	4698      	mov	r8, r3
    19bc:	e081      	b.n	1ac2 <hif_handle_isr+0x11a>
				gstrHifCxt.u32RxAddr = address;
    19be:	4bcf      	ldr	r3, [pc, #828]	; (1cfc <hif_handle_isr+0x354>)
    19c0:	9a05      	ldr	r2, [sp, #20]
    19c2:	609a      	str	r2, [r3, #8]
				gstrHifCxt.u32RxSize = size;
    19c4:	60de      	str	r6, [r3, #12]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    19c6:	af04      	add	r7, sp, #16
    19c8:	2204      	movs	r2, #4
    19ca:	0039      	movs	r1, r7
    19cc:	9805      	ldr	r0, [sp, #20]
    19ce:	4bcc      	ldr	r3, [pc, #816]	; (1d00 <hif_handle_isr+0x358>)
    19d0:	4798      	blx	r3
    19d2:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    19d4:	887b      	ldrh	r3, [r7, #2]
    19d6:	b29b      	uxth	r3, r3
    19d8:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
    19da:	2800      	cmp	r0, #0
    19dc:	d134      	bne.n	1a48 <hif_handle_isr+0xa0>
				if(strHif.u16Length != size)
    19de:	ab04      	add	r3, sp, #16
    19e0:	885b      	ldrh	r3, [r3, #2]
    19e2:	b29b      	uxth	r3, r3
    19e4:	429e      	cmp	r6, r3
    19e6:	d004      	beq.n	19f2 <hif_handle_isr+0x4a>
					if((size - strHif.u16Length) > 4)
    19e8:	ab04      	add	r3, sp, #16
    19ea:	885b      	ldrh	r3, [r3, #2]
    19ec:	1af3      	subs	r3, r6, r3
    19ee:	2b04      	cmp	r3, #4
    19f0:	dc3a      	bgt.n	1a68 <hif_handle_isr+0xc0>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    19f2:	ab04      	add	r3, sp, #16
    19f4:	781b      	ldrb	r3, [r3, #0]
    19f6:	2b01      	cmp	r3, #1
    19f8:	d04f      	beq.n	1a9a <hif_handle_isr+0xf2>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    19fa:	ab04      	add	r3, sp, #16
    19fc:	781b      	ldrb	r3, [r3, #0]
    19fe:	2b02      	cmp	r3, #2
    1a00:	d07d      	beq.n	1afe <hif_handle_isr+0x156>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    1a02:	ab04      	add	r3, sp, #16
    1a04:	781b      	ldrb	r3, [r3, #0]
    1a06:	2b04      	cmp	r3, #4
    1a08:	d100      	bne.n	1a0c <hif_handle_isr+0x64>
    1a0a:	e095      	b.n	1b38 <hif_handle_isr+0x190>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    1a0c:	ab04      	add	r3, sp, #16
    1a0e:	781b      	ldrb	r3, [r3, #0]
    1a10:	2b06      	cmp	r3, #6
    1a12:	d100      	bne.n	1a16 <hif_handle_isr+0x6e>
    1a14:	e0ad      	b.n	1b72 <hif_handle_isr+0x1ca>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    1a16:	ab04      	add	r3, sp, #16
    1a18:	781b      	ldrb	r3, [r3, #0]
    1a1a:	2b07      	cmp	r3, #7
    1a1c:	d100      	bne.n	1a20 <hif_handle_isr+0x78>
    1a1e:	e0c5      	b.n	1bac <hif_handle_isr+0x204>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
    1a20:	ab04      	add	r3, sp, #16
    1a22:	781b      	ldrb	r3, [r3, #0]
    1a24:	2b05      	cmp	r3, #5
    1a26:	d100      	bne.n	1a2a <hif_handle_isr+0x82>
    1a28:	e0dc      	b.n	1be4 <hif_handle_isr+0x23c>
					M2M_ERR("(hif) invalid group ID\n");
    1a2a:	2284      	movs	r2, #132	; 0x84
    1a2c:	0092      	lsls	r2, r2, #2
    1a2e:	49b5      	ldr	r1, [pc, #724]	; (1d04 <hif_handle_isr+0x35c>)
    1a30:	48b5      	ldr	r0, [pc, #724]	; (1d08 <hif_handle_isr+0x360>)
    1a32:	4bb6      	ldr	r3, [pc, #728]	; (1d0c <hif_handle_isr+0x364>)
    1a34:	4798      	blx	r3
    1a36:	48b6      	ldr	r0, [pc, #728]	; (1d10 <hif_handle_isr+0x368>)
    1a38:	4bb6      	ldr	r3, [pc, #728]	; (1d14 <hif_handle_isr+0x36c>)
    1a3a:	4798      	blx	r3
    1a3c:	200d      	movs	r0, #13
    1a3e:	4bb6      	ldr	r3, [pc, #728]	; (1d18 <hif_handle_isr+0x370>)
    1a40:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
    1a42:	2406      	movs	r4, #6
    1a44:	4264      	negs	r4, r4
    1a46:	e119      	b.n	1c7c <hif_handle_isr+0x2d4>
					M2M_ERR("(hif) address bus fail\n");
    1a48:	22e9      	movs	r2, #233	; 0xe9
    1a4a:	0052      	lsls	r2, r2, #1
    1a4c:	49ad      	ldr	r1, [pc, #692]	; (1d04 <hif_handle_isr+0x35c>)
    1a4e:	48ae      	ldr	r0, [pc, #696]	; (1d08 <hif_handle_isr+0x360>)
    1a50:	4bae      	ldr	r3, [pc, #696]	; (1d0c <hif_handle_isr+0x364>)
    1a52:	4798      	blx	r3
    1a54:	48b1      	ldr	r0, [pc, #708]	; (1d1c <hif_handle_isr+0x374>)
    1a56:	4baf      	ldr	r3, [pc, #700]	; (1d14 <hif_handle_isr+0x36c>)
    1a58:	4798      	blx	r3
    1a5a:	200d      	movs	r0, #13
    1a5c:	4bae      	ldr	r3, [pc, #696]	; (1d18 <hif_handle_isr+0x370>)
    1a5e:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    1a60:	2001      	movs	r0, #1
    1a62:	4baf      	ldr	r3, [pc, #700]	; (1d20 <hif_handle_isr+0x378>)
    1a64:	4798      	blx	r3
    1a66:	e109      	b.n	1c7c <hif_handle_isr+0x2d4>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    1a68:	22dc      	movs	r2, #220	; 0xdc
    1a6a:	32ff      	adds	r2, #255	; 0xff
    1a6c:	49a5      	ldr	r1, [pc, #660]	; (1d04 <hif_handle_isr+0x35c>)
    1a6e:	48a6      	ldr	r0, [pc, #664]	; (1d08 <hif_handle_isr+0x360>)
    1a70:	4ca6      	ldr	r4, [pc, #664]	; (1d0c <hif_handle_isr+0x364>)
    1a72:	47a0      	blx	r4
    1a74:	a904      	add	r1, sp, #16
    1a76:	884a      	ldrh	r2, [r1, #2]
    1a78:	b292      	uxth	r2, r2
    1a7a:	780b      	ldrb	r3, [r1, #0]
    1a7c:	b2db      	uxtb	r3, r3
    1a7e:	7849      	ldrb	r1, [r1, #1]
    1a80:	9100      	str	r1, [sp, #0]
    1a82:	0031      	movs	r1, r6
    1a84:	48a7      	ldr	r0, [pc, #668]	; (1d24 <hif_handle_isr+0x37c>)
    1a86:	47a0      	blx	r4
    1a88:	200d      	movs	r0, #13
    1a8a:	4ba3      	ldr	r3, [pc, #652]	; (1d18 <hif_handle_isr+0x370>)
    1a8c:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
    1a8e:	2001      	movs	r0, #1
    1a90:	4ba3      	ldr	r3, [pc, #652]	; (1d20 <hif_handle_isr+0x378>)
    1a92:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    1a94:	2406      	movs	r4, #6
    1a96:	4264      	negs	r4, r4
    1a98:	e0f0      	b.n	1c7c <hif_handle_isr+0x2d4>
					if(gstrHifCxt.pfWifiCb)
    1a9a:	4b98      	ldr	r3, [pc, #608]	; (1cfc <hif_handle_isr+0x354>)
    1a9c:	691b      	ldr	r3, [r3, #16]
    1a9e:	2b00      	cmp	r3, #0
    1aa0:	d020      	beq.n	1ae4 <hif_handle_isr+0x13c>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1aa2:	4b96      	ldr	r3, [pc, #600]	; (1cfc <hif_handle_isr+0x354>)
    1aa4:	691b      	ldr	r3, [r3, #16]
    1aa6:	aa04      	add	r2, sp, #16
    1aa8:	7850      	ldrb	r0, [r2, #1]
    1aaa:	b2c0      	uxtb	r0, r0
    1aac:	8851      	ldrh	r1, [r2, #2]
    1aae:	9a05      	ldr	r2, [sp, #20]
    1ab0:	3208      	adds	r2, #8
    1ab2:	3908      	subs	r1, #8
    1ab4:	b289      	uxth	r1, r1
    1ab6:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
    1ab8:	4b90      	ldr	r3, [pc, #576]	; (1cfc <hif_handle_isr+0x354>)
    1aba:	789b      	ldrb	r3, [r3, #2]
    1abc:	2b00      	cmp	r3, #0
    1abe:	d000      	beq.n	1ac2 <hif_handle_isr+0x11a>
    1ac0:	e0a1      	b.n	1c06 <hif_handle_isr+0x25e>
	while (gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield) {
    1ac2:	464b      	mov	r3, r9
    1ac4:	78db      	ldrb	r3, [r3, #3]
    1ac6:	2b00      	cmp	r3, #0
    1ac8:	d100      	bne.n	1acc <hif_handle_isr+0x124>
    1aca:	e15b      	b.n	1d84 <hif_handle_isr+0x3dc>
    1acc:	4643      	mov	r3, r8
    1ace:	791b      	ldrb	r3, [r3, #4]
    1ad0:	2b00      	cmp	r3, #0
    1ad2:	d000      	beq.n	1ad6 <hif_handle_isr+0x12e>
    1ad4:	e156      	b.n	1d84 <hif_handle_isr+0x3dc>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
    1ad6:	4a89      	ldr	r2, [pc, #548]	; (1cfc <hif_handle_isr+0x354>)
    1ad8:	78d3      	ldrb	r3, [r2, #3]
    1ada:	3b01      	subs	r3, #1
    1adc:	b2db      	uxtb	r3, r3
    1ade:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    1ae0:	4d91      	ldr	r5, [pc, #580]	; (1d28 <hif_handle_isr+0x380>)
    1ae2:	e0d6      	b.n	1c92 <hif_handle_isr+0x2ea>
						M2M_ERR("WIFI callback is not registered\n");
    1ae4:	22e8      	movs	r2, #232	; 0xe8
    1ae6:	32ff      	adds	r2, #255	; 0xff
    1ae8:	4986      	ldr	r1, [pc, #536]	; (1d04 <hif_handle_isr+0x35c>)
    1aea:	4887      	ldr	r0, [pc, #540]	; (1d08 <hif_handle_isr+0x360>)
    1aec:	4b87      	ldr	r3, [pc, #540]	; (1d0c <hif_handle_isr+0x364>)
    1aee:	4798      	blx	r3
    1af0:	488e      	ldr	r0, [pc, #568]	; (1d2c <hif_handle_isr+0x384>)
    1af2:	4b88      	ldr	r3, [pc, #544]	; (1d14 <hif_handle_isr+0x36c>)
    1af4:	4798      	blx	r3
    1af6:	200d      	movs	r0, #13
    1af8:	4b87      	ldr	r3, [pc, #540]	; (1d18 <hif_handle_isr+0x370>)
    1afa:	4798      	blx	r3
    1afc:	e7dc      	b.n	1ab8 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfIpCb)
    1afe:	4b7f      	ldr	r3, [pc, #508]	; (1cfc <hif_handle_isr+0x354>)
    1b00:	695b      	ldr	r3, [r3, #20]
    1b02:	2b00      	cmp	r3, #0
    1b04:	d00b      	beq.n	1b1e <hif_handle_isr+0x176>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1b06:	4b7d      	ldr	r3, [pc, #500]	; (1cfc <hif_handle_isr+0x354>)
    1b08:	695b      	ldr	r3, [r3, #20]
    1b0a:	aa04      	add	r2, sp, #16
    1b0c:	7850      	ldrb	r0, [r2, #1]
    1b0e:	b2c0      	uxtb	r0, r0
    1b10:	8851      	ldrh	r1, [r2, #2]
    1b12:	9a05      	ldr	r2, [sp, #20]
    1b14:	3208      	adds	r2, #8
    1b16:	3908      	subs	r1, #8
    1b18:	b289      	uxth	r1, r1
    1b1a:	4798      	blx	r3
    1b1c:	e7cc      	b.n	1ab8 <hif_handle_isr+0x110>
						M2M_ERR("Scoket callback is not registered\n");
    1b1e:	22f0      	movs	r2, #240	; 0xf0
    1b20:	32ff      	adds	r2, #255	; 0xff
    1b22:	4978      	ldr	r1, [pc, #480]	; (1d04 <hif_handle_isr+0x35c>)
    1b24:	4878      	ldr	r0, [pc, #480]	; (1d08 <hif_handle_isr+0x360>)
    1b26:	4b79      	ldr	r3, [pc, #484]	; (1d0c <hif_handle_isr+0x364>)
    1b28:	4798      	blx	r3
    1b2a:	4881      	ldr	r0, [pc, #516]	; (1d30 <hif_handle_isr+0x388>)
    1b2c:	4b79      	ldr	r3, [pc, #484]	; (1d14 <hif_handle_isr+0x36c>)
    1b2e:	4798      	blx	r3
    1b30:	200d      	movs	r0, #13
    1b32:	4b79      	ldr	r3, [pc, #484]	; (1d18 <hif_handle_isr+0x370>)
    1b34:	4798      	blx	r3
    1b36:	e7bf      	b.n	1ab8 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfOtaCb)
    1b38:	4b70      	ldr	r3, [pc, #448]	; (1cfc <hif_handle_isr+0x354>)
    1b3a:	699b      	ldr	r3, [r3, #24]
    1b3c:	2b00      	cmp	r3, #0
    1b3e:	d00b      	beq.n	1b58 <hif_handle_isr+0x1b0>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1b40:	4b6e      	ldr	r3, [pc, #440]	; (1cfc <hif_handle_isr+0x354>)
    1b42:	699b      	ldr	r3, [r3, #24]
    1b44:	aa04      	add	r2, sp, #16
    1b46:	7850      	ldrb	r0, [r2, #1]
    1b48:	b2c0      	uxtb	r0, r0
    1b4a:	8851      	ldrh	r1, [r2, #2]
    1b4c:	9a05      	ldr	r2, [sp, #20]
    1b4e:	3208      	adds	r2, #8
    1b50:	3908      	subs	r1, #8
    1b52:	b289      	uxth	r1, r1
    1b54:	4798      	blx	r3
    1b56:	e7af      	b.n	1ab8 <hif_handle_isr+0x110>
						M2M_ERR("Ota callback is not registered\n");
    1b58:	22f8      	movs	r2, #248	; 0xf8
    1b5a:	32ff      	adds	r2, #255	; 0xff
    1b5c:	4969      	ldr	r1, [pc, #420]	; (1d04 <hif_handle_isr+0x35c>)
    1b5e:	486a      	ldr	r0, [pc, #424]	; (1d08 <hif_handle_isr+0x360>)
    1b60:	4b6a      	ldr	r3, [pc, #424]	; (1d0c <hif_handle_isr+0x364>)
    1b62:	4798      	blx	r3
    1b64:	4873      	ldr	r0, [pc, #460]	; (1d34 <hif_handle_isr+0x38c>)
    1b66:	4b6b      	ldr	r3, [pc, #428]	; (1d14 <hif_handle_isr+0x36c>)
    1b68:	4798      	blx	r3
    1b6a:	200d      	movs	r0, #13
    1b6c:	4b6a      	ldr	r3, [pc, #424]	; (1d18 <hif_handle_isr+0x370>)
    1b6e:	4798      	blx	r3
    1b70:	e7a2      	b.n	1ab8 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfCryptoCb)
    1b72:	4b62      	ldr	r3, [pc, #392]	; (1cfc <hif_handle_isr+0x354>)
    1b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1b76:	2b00      	cmp	r3, #0
    1b78:	d00b      	beq.n	1b92 <hif_handle_isr+0x1ea>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1b7a:	4b60      	ldr	r3, [pc, #384]	; (1cfc <hif_handle_isr+0x354>)
    1b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1b7e:	aa04      	add	r2, sp, #16
    1b80:	7850      	ldrb	r0, [r2, #1]
    1b82:	b2c0      	uxtb	r0, r0
    1b84:	8851      	ldrh	r1, [r2, #2]
    1b86:	9a05      	ldr	r2, [sp, #20]
    1b88:	3208      	adds	r2, #8
    1b8a:	3908      	subs	r1, #8
    1b8c:	b289      	uxth	r1, r1
    1b8e:	4798      	blx	r3
    1b90:	e792      	b.n	1ab8 <hif_handle_isr+0x110>
						M2M_ERR("Crypto callback is not registered\n");
    1b92:	2280      	movs	r2, #128	; 0x80
    1b94:	0092      	lsls	r2, r2, #2
    1b96:	495b      	ldr	r1, [pc, #364]	; (1d04 <hif_handle_isr+0x35c>)
    1b98:	485b      	ldr	r0, [pc, #364]	; (1d08 <hif_handle_isr+0x360>)
    1b9a:	4b5c      	ldr	r3, [pc, #368]	; (1d0c <hif_handle_isr+0x364>)
    1b9c:	4798      	blx	r3
    1b9e:	4866      	ldr	r0, [pc, #408]	; (1d38 <hif_handle_isr+0x390>)
    1ba0:	4b5c      	ldr	r3, [pc, #368]	; (1d14 <hif_handle_isr+0x36c>)
    1ba2:	4798      	blx	r3
    1ba4:	200d      	movs	r0, #13
    1ba6:	4b5c      	ldr	r3, [pc, #368]	; (1d18 <hif_handle_isr+0x370>)
    1ba8:	4798      	blx	r3
    1baa:	e785      	b.n	1ab8 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfSigmaCb)
    1bac:	4b53      	ldr	r3, [pc, #332]	; (1cfc <hif_handle_isr+0x354>)
    1bae:	69db      	ldr	r3, [r3, #28]
    1bb0:	2b00      	cmp	r3, #0
    1bb2:	d00b      	beq.n	1bcc <hif_handle_isr+0x224>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1bb4:	4b51      	ldr	r3, [pc, #324]	; (1cfc <hif_handle_isr+0x354>)
    1bb6:	69db      	ldr	r3, [r3, #28]
    1bb8:	aa04      	add	r2, sp, #16
    1bba:	7850      	ldrb	r0, [r2, #1]
    1bbc:	b2c0      	uxtb	r0, r0
    1bbe:	8851      	ldrh	r1, [r2, #2]
    1bc0:	9a05      	ldr	r2, [sp, #20]
    1bc2:	3208      	adds	r2, #8
    1bc4:	3908      	subs	r1, #8
    1bc6:	b289      	uxth	r1, r1
    1bc8:	4798      	blx	r3
    1bca:	e775      	b.n	1ab8 <hif_handle_isr+0x110>
						M2M_ERR("Sigma callback is not registered\n");
    1bcc:	4a5b      	ldr	r2, [pc, #364]	; (1d3c <hif_handle_isr+0x394>)
    1bce:	494d      	ldr	r1, [pc, #308]	; (1d04 <hif_handle_isr+0x35c>)
    1bd0:	484d      	ldr	r0, [pc, #308]	; (1d08 <hif_handle_isr+0x360>)
    1bd2:	4b4e      	ldr	r3, [pc, #312]	; (1d0c <hif_handle_isr+0x364>)
    1bd4:	4798      	blx	r3
    1bd6:	485a      	ldr	r0, [pc, #360]	; (1d40 <hif_handle_isr+0x398>)
    1bd8:	4b4e      	ldr	r3, [pc, #312]	; (1d14 <hif_handle_isr+0x36c>)
    1bda:	4798      	blx	r3
    1bdc:	200d      	movs	r0, #13
    1bde:	4b4e      	ldr	r3, [pc, #312]	; (1d18 <hif_handle_isr+0x370>)
    1be0:	4798      	blx	r3
    1be2:	e769      	b.n	1ab8 <hif_handle_isr+0x110>
				    if(gstrHifCxt.pfSslCb)
    1be4:	4b45      	ldr	r3, [pc, #276]	; (1cfc <hif_handle_isr+0x354>)
    1be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1be8:	2b00      	cmp	r3, #0
    1bea:	d100      	bne.n	1bee <hif_handle_isr+0x246>
    1bec:	e764      	b.n	1ab8 <hif_handle_isr+0x110>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    1bee:	4b43      	ldr	r3, [pc, #268]	; (1cfc <hif_handle_isr+0x354>)
    1bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1bf2:	aa04      	add	r2, sp, #16
    1bf4:	7850      	ldrb	r0, [r2, #1]
    1bf6:	b2c0      	uxtb	r0, r0
    1bf8:	8851      	ldrh	r1, [r2, #2]
    1bfa:	9a05      	ldr	r2, [sp, #20]
    1bfc:	3208      	adds	r2, #8
    1bfe:	3908      	subs	r1, #8
    1c00:	b289      	uxth	r1, r1
    1c02:	4798      	blx	r3
    1c04:	e758      	b.n	1ab8 <hif_handle_isr+0x110>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
    1c06:	4a4f      	ldr	r2, [pc, #316]	; (1d44 <hif_handle_isr+0x39c>)
    1c08:	493e      	ldr	r1, [pc, #248]	; (1d04 <hif_handle_isr+0x35c>)
    1c0a:	483f      	ldr	r0, [pc, #252]	; (1d08 <hif_handle_isr+0x360>)
    1c0c:	4c3f      	ldr	r4, [pc, #252]	; (1d0c <hif_handle_isr+0x364>)
    1c0e:	47a0      	blx	r4
    1c10:	ab04      	add	r3, sp, #16
    1c12:	7819      	ldrb	r1, [r3, #0]
    1c14:	b2c9      	uxtb	r1, r1
    1c16:	785a      	ldrb	r2, [r3, #1]
    1c18:	b2d2      	uxtb	r2, r2
    1c1a:	484b      	ldr	r0, [pc, #300]	; (1d48 <hif_handle_isr+0x3a0>)
    1c1c:	47a0      	blx	r4
    1c1e:	200d      	movs	r0, #13
    1c20:	4b3d      	ldr	r3, [pc, #244]	; (1d18 <hif_handle_isr+0x370>)
    1c22:	4798      	blx	r3
					ret = hif_set_rx_done();
    1c24:	4b49      	ldr	r3, [pc, #292]	; (1d4c <hif_handle_isr+0x3a4>)
    1c26:	4798      	blx	r3
    1c28:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
    1c2a:	d127      	bne.n	1c7c <hif_handle_isr+0x2d4>
    1c2c:	e749      	b.n	1ac2 <hif_handle_isr+0x11a>
				M2M_ERR("(hif) Wrong Size\n");
    1c2e:	4a48      	ldr	r2, [pc, #288]	; (1d50 <hif_handle_isr+0x3a8>)
    1c30:	4934      	ldr	r1, [pc, #208]	; (1d04 <hif_handle_isr+0x35c>)
    1c32:	4835      	ldr	r0, [pc, #212]	; (1d08 <hif_handle_isr+0x360>)
    1c34:	4b35      	ldr	r3, [pc, #212]	; (1d0c <hif_handle_isr+0x364>)
    1c36:	4798      	blx	r3
    1c38:	4846      	ldr	r0, [pc, #280]	; (1d54 <hif_handle_isr+0x3ac>)
    1c3a:	4b36      	ldr	r3, [pc, #216]	; (1d14 <hif_handle_isr+0x36c>)
    1c3c:	4798      	blx	r3
    1c3e:	200d      	movs	r0, #13
    1c40:	4b35      	ldr	r3, [pc, #212]	; (1d18 <hif_handle_isr+0x370>)
    1c42:	4798      	blx	r3
				ret = M2M_ERR_RCV;
    1c44:	2402      	movs	r4, #2
    1c46:	4264      	negs	r4, r4
    1c48:	e018      	b.n	1c7c <hif_handle_isr+0x2d4>
			M2M_ERR("(hif) False interrupt %lx",reg);
    1c4a:	4a43      	ldr	r2, [pc, #268]	; (1d58 <hif_handle_isr+0x3b0>)
    1c4c:	492d      	ldr	r1, [pc, #180]	; (1d04 <hif_handle_isr+0x35c>)
    1c4e:	482e      	ldr	r0, [pc, #184]	; (1d08 <hif_handle_isr+0x360>)
    1c50:	4c2e      	ldr	r4, [pc, #184]	; (1d0c <hif_handle_isr+0x364>)
    1c52:	47a0      	blx	r4
    1c54:	9903      	ldr	r1, [sp, #12]
    1c56:	4841      	ldr	r0, [pc, #260]	; (1d5c <hif_handle_isr+0x3b4>)
    1c58:	47a0      	blx	r4
    1c5a:	200d      	movs	r0, #13
    1c5c:	4b2e      	ldr	r3, [pc, #184]	; (1d18 <hif_handle_isr+0x370>)
    1c5e:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1c60:	240c      	movs	r4, #12
    1c62:	4264      	negs	r4, r4
    1c64:	e00a      	b.n	1c7c <hif_handle_isr+0x2d4>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
    1c66:	4a3e      	ldr	r2, [pc, #248]	; (1d60 <hif_handle_isr+0x3b8>)
    1c68:	4926      	ldr	r1, [pc, #152]	; (1d04 <hif_handle_isr+0x35c>)
    1c6a:	4827      	ldr	r0, [pc, #156]	; (1d08 <hif_handle_isr+0x360>)
    1c6c:	4b27      	ldr	r3, [pc, #156]	; (1d0c <hif_handle_isr+0x364>)
    1c6e:	4798      	blx	r3
    1c70:	483c      	ldr	r0, [pc, #240]	; (1d64 <hif_handle_isr+0x3bc>)
    1c72:	4b28      	ldr	r3, [pc, #160]	; (1d14 <hif_handle_isr+0x36c>)
    1c74:	4798      	blx	r3
    1c76:	200d      	movs	r0, #13
    1c78:	4b27      	ldr	r3, [pc, #156]	; (1d18 <hif_handle_isr+0x370>)
    1c7a:	4798      	blx	r3
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    1c7c:	4a3a      	ldr	r2, [pc, #232]	; (1d68 <hif_handle_isr+0x3c0>)
    1c7e:	493b      	ldr	r1, [pc, #236]	; (1d6c <hif_handle_isr+0x3c4>)
    1c80:	4821      	ldr	r0, [pc, #132]	; (1d08 <hif_handle_isr+0x360>)
    1c82:	4f22      	ldr	r7, [pc, #136]	; (1d0c <hif_handle_isr+0x364>)
    1c84:	47b8      	blx	r7
    1c86:	0021      	movs	r1, r4
    1c88:	4839      	ldr	r0, [pc, #228]	; (1d70 <hif_handle_isr+0x3c8>)
    1c8a:	47b8      	blx	r7
    1c8c:	200d      	movs	r0, #13
    1c8e:	4b22      	ldr	r3, [pc, #136]	; (1d18 <hif_handle_isr+0x370>)
    1c90:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    1c92:	a903      	add	r1, sp, #12
    1c94:	4837      	ldr	r0, [pc, #220]	; (1d74 <hif_handle_isr+0x3cc>)
    1c96:	47a8      	blx	r5
    1c98:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
    1c9a:	d1e4      	bne.n	1c66 <hif_handle_isr+0x2be>
		if(reg & 0x1)	/* New interrupt has been received */
    1c9c:	9b03      	ldr	r3, [sp, #12]
    1c9e:	07db      	lsls	r3, r3, #31
    1ca0:	d5d3      	bpl.n	1c4a <hif_handle_isr+0x2a2>
			nm_bsp_interrupt_ctrl(0);
    1ca2:	2000      	movs	r0, #0
    1ca4:	4b1e      	ldr	r3, [pc, #120]	; (1d20 <hif_handle_isr+0x378>)
    1ca6:	4798      	blx	r3
			reg &= ~NBIT0;
    1ca8:	2301      	movs	r3, #1
    1caa:	9903      	ldr	r1, [sp, #12]
    1cac:	4399      	bics	r1, r3
    1cae:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    1cb0:	4830      	ldr	r0, [pc, #192]	; (1d74 <hif_handle_isr+0x3cc>)
    1cb2:	4b31      	ldr	r3, [pc, #196]	; (1d78 <hif_handle_isr+0x3d0>)
    1cb4:	4798      	blx	r3
    1cb6:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
    1cb8:	d1e0      	bne.n	1c7c <hif_handle_isr+0x2d4>
			gstrHifCxt.u8HifRXDone = 1;
    1cba:	2201      	movs	r2, #1
    1cbc:	4b0f      	ldr	r3, [pc, #60]	; (1cfc <hif_handle_isr+0x354>)
    1cbe:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
    1cc0:	9b03      	ldr	r3, [sp, #12]
    1cc2:	049e      	lsls	r6, r3, #18
    1cc4:	0d36      	lsrs	r6, r6, #20
			if (size > 0) {
    1cc6:	d0b2      	beq.n	1c2e <hif_handle_isr+0x286>
				uint32 address = 0;
    1cc8:	2300      	movs	r3, #0
    1cca:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    1ccc:	a905      	add	r1, sp, #20
    1cce:	482b      	ldr	r0, [pc, #172]	; (1d7c <hif_handle_isr+0x3d4>)
    1cd0:	4b15      	ldr	r3, [pc, #84]	; (1d28 <hif_handle_isr+0x380>)
    1cd2:	4798      	blx	r3
    1cd4:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
    1cd6:	d100      	bne.n	1cda <hif_handle_isr+0x332>
    1cd8:	e671      	b.n	19be <hif_handle_isr+0x16>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    1cda:	22e4      	movs	r2, #228	; 0xe4
    1cdc:	0052      	lsls	r2, r2, #1
    1cde:	4909      	ldr	r1, [pc, #36]	; (1d04 <hif_handle_isr+0x35c>)
    1ce0:	4809      	ldr	r0, [pc, #36]	; (1d08 <hif_handle_isr+0x360>)
    1ce2:	4b0a      	ldr	r3, [pc, #40]	; (1d0c <hif_handle_isr+0x364>)
    1ce4:	4798      	blx	r3
    1ce6:	4826      	ldr	r0, [pc, #152]	; (1d80 <hif_handle_isr+0x3d8>)
    1ce8:	4b0a      	ldr	r3, [pc, #40]	; (1d14 <hif_handle_isr+0x36c>)
    1cea:	4798      	blx	r3
    1cec:	200d      	movs	r0, #13
    1cee:	4b0a      	ldr	r3, [pc, #40]	; (1d18 <hif_handle_isr+0x370>)
    1cf0:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    1cf2:	2001      	movs	r0, #1
    1cf4:	4b0a      	ldr	r3, [pc, #40]	; (1d20 <hif_handle_isr+0x378>)
    1cf6:	4798      	blx	r3
    1cf8:	e7c0      	b.n	1c7c <hif_handle_isr+0x2d4>
    1cfa:	46c0      	nop			; (mov r8, r8)
    1cfc:	20000f1c 	.word	0x20000f1c
    1d00:	00002acd 	.word	0x00002acd
    1d04:	0000cf38 	.word	0x0000cf38
    1d08:	0000cee4 	.word	0x0000cee4
    1d0c:	0000b88d 	.word	0x0000b88d
    1d10:	0000d094 	.word	0x0000d094
    1d14:	0000b9a9 	.word	0x0000b9a9
    1d18:	0000b8c1 	.word	0x0000b8c1
    1d1c:	0000cf90 	.word	0x0000cf90
    1d20:	00001371 	.word	0x00001371
    1d24:	0000cfa8 	.word	0x0000cfa8
    1d28:	00002ab5 	.word	0x00002ab5
    1d2c:	0000cfe8 	.word	0x0000cfe8
    1d30:	0000d008 	.word	0x0000d008
    1d34:	0000d02c 	.word	0x0000d02c
    1d38:	0000d04c 	.word	0x0000d04c
    1d3c:	00000207 	.word	0x00000207
    1d40:	0000d070 	.word	0x0000d070
    1d44:	00000216 	.word	0x00000216
    1d48:	0000d0ac 	.word	0x0000d0ac
    1d4c:	000016a5 	.word	0x000016a5
    1d50:	0000021d 	.word	0x0000021d
    1d54:	0000d0d8 	.word	0x0000d0d8
    1d58:	00000225 	.word	0x00000225
    1d5c:	0000d0ec 	.word	0x0000d0ec
    1d60:	0000022e 	.word	0x0000022e
    1d64:	0000d108 	.word	0x0000d108
    1d68:	00000257 	.word	0x00000257
    1d6c:	0000cf40 	.word	0x0000cf40
    1d70:	0000d12c 	.word	0x0000d12c
    1d74:	00001070 	.word	0x00001070
    1d78:	00002ac1 	.word	0x00002ac1
    1d7c:	00001084 	.word	0x00001084
    1d80:	0000cf6c 	.word	0x0000cf6c
			}
		}
	}

	return ret;
}
    1d84:	2000      	movs	r0, #0
    1d86:	b007      	add	sp, #28
    1d88:	bc0c      	pop	{r2, r3}
    1d8a:	4690      	mov	r8, r2
    1d8c:	4699      	mov	r9, r3
    1d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001d90 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    1d90:	b570      	push	{r4, r5, r6, lr}
    1d92:	0014      	movs	r4, r2
    1d94:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
    1d96:	2800      	cmp	r0, #0
    1d98:	d003      	beq.n	1da2 <hif_receive+0x12>
    1d9a:	2900      	cmp	r1, #0
    1d9c:	d001      	beq.n	1da2 <hif_receive+0x12>
    1d9e:	2a00      	cmp	r2, #0
    1da0:	d113      	bne.n	1dca <hif_receive+0x3a>
	{
		if(isDone)
    1da2:	2d00      	cmp	r5, #0
    1da4:	d002      	beq.n	1dac <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
    1da6:	4b28      	ldr	r3, [pc, #160]	; (1e48 <hif_receive+0xb8>)
    1da8:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
    1daa:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
    1dac:	229e      	movs	r2, #158	; 0x9e
    1dae:	0092      	lsls	r2, r2, #2
    1db0:	4926      	ldr	r1, [pc, #152]	; (1e4c <hif_receive+0xbc>)
    1db2:	4827      	ldr	r0, [pc, #156]	; (1e50 <hif_receive+0xc0>)
    1db4:	4b27      	ldr	r3, [pc, #156]	; (1e54 <hif_receive+0xc4>)
    1db6:	4798      	blx	r3
    1db8:	4827      	ldr	r0, [pc, #156]	; (1e58 <hif_receive+0xc8>)
    1dba:	4b28      	ldr	r3, [pc, #160]	; (1e5c <hif_receive+0xcc>)
    1dbc:	4798      	blx	r3
    1dbe:	200d      	movs	r0, #13
    1dc0:	4b27      	ldr	r3, [pc, #156]	; (1e60 <hif_receive+0xd0>)
    1dc2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1dc4:	200c      	movs	r0, #12
    1dc6:	4240      	negs	r0, r0
    1dc8:	e7ef      	b.n	1daa <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
    1dca:	4b26      	ldr	r3, [pc, #152]	; (1e64 <hif_receive+0xd4>)
    1dcc:	68db      	ldr	r3, [r3, #12]
    1dce:	429a      	cmp	r2, r3
    1dd0:	d81a      	bhi.n	1e08 <hif_receive+0x78>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
    1dd2:	4b24      	ldr	r3, [pc, #144]	; (1e64 <hif_receive+0xd4>)
    1dd4:	689b      	ldr	r3, [r3, #8]
    1dd6:	4298      	cmp	r0, r3
    1dd8:	d327      	bcc.n	1e2a <hif_receive+0x9a>
    1dda:	1886      	adds	r6, r0, r2
    1ddc:	4a21      	ldr	r2, [pc, #132]	; (1e64 <hif_receive+0xd4>)
    1dde:	6893      	ldr	r3, [r2, #8]
    1de0:	68d2      	ldr	r2, [r2, #12]
    1de2:	189b      	adds	r3, r3, r2
    1de4:	429e      	cmp	r6, r3
    1de6:	d820      	bhi.n	1e2a <hif_receive+0x9a>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    1de8:	0022      	movs	r2, r4
    1dea:	4b1f      	ldr	r3, [pc, #124]	; (1e68 <hif_receive+0xd8>)
    1dec:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    1dee:	2800      	cmp	r0, #0
    1df0:	d1db      	bne.n	1daa <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
    1df2:	4a1c      	ldr	r2, [pc, #112]	; (1e64 <hif_receive+0xd4>)
    1df4:	6893      	ldr	r3, [r2, #8]
    1df6:	68d2      	ldr	r2, [r2, #12]
    1df8:	189b      	adds	r3, r3, r2
    1dfa:	429e      	cmp	r6, r3
    1dfc:	d001      	beq.n	1e02 <hif_receive+0x72>
    1dfe:	2d00      	cmp	r5, #0
    1e00:	d0d3      	beq.n	1daa <hif_receive+0x1a>
		ret = hif_set_rx_done();
    1e02:	4b11      	ldr	r3, [pc, #68]	; (1e48 <hif_receive+0xb8>)
    1e04:	4798      	blx	r3
    1e06:	e7d0      	b.n	1daa <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
    1e08:	22a0      	movs	r2, #160	; 0xa0
    1e0a:	0092      	lsls	r2, r2, #2
    1e0c:	490f      	ldr	r1, [pc, #60]	; (1e4c <hif_receive+0xbc>)
    1e0e:	4810      	ldr	r0, [pc, #64]	; (1e50 <hif_receive+0xc0>)
    1e10:	4d10      	ldr	r5, [pc, #64]	; (1e54 <hif_receive+0xc4>)
    1e12:	47a8      	blx	r5
    1e14:	4b13      	ldr	r3, [pc, #76]	; (1e64 <hif_receive+0xd4>)
    1e16:	68da      	ldr	r2, [r3, #12]
    1e18:	0021      	movs	r1, r4
    1e1a:	4814      	ldr	r0, [pc, #80]	; (1e6c <hif_receive+0xdc>)
    1e1c:	47a8      	blx	r5
    1e1e:	200d      	movs	r0, #13
    1e20:	4b0f      	ldr	r3, [pc, #60]	; (1e60 <hif_receive+0xd0>)
    1e22:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    1e24:	200c      	movs	r0, #12
    1e26:	4240      	negs	r0, r0
		goto ERR1;
    1e28:	e7bf      	b.n	1daa <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    1e2a:	4a11      	ldr	r2, [pc, #68]	; (1e70 <hif_receive+0xe0>)
    1e2c:	4907      	ldr	r1, [pc, #28]	; (1e4c <hif_receive+0xbc>)
    1e2e:	4808      	ldr	r0, [pc, #32]	; (1e50 <hif_receive+0xc0>)
    1e30:	4b08      	ldr	r3, [pc, #32]	; (1e54 <hif_receive+0xc4>)
    1e32:	4798      	blx	r3
    1e34:	480f      	ldr	r0, [pc, #60]	; (1e74 <hif_receive+0xe4>)
    1e36:	4b09      	ldr	r3, [pc, #36]	; (1e5c <hif_receive+0xcc>)
    1e38:	4798      	blx	r3
    1e3a:	200d      	movs	r0, #13
    1e3c:	4b08      	ldr	r3, [pc, #32]	; (1e60 <hif_receive+0xd0>)
    1e3e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    1e40:	200c      	movs	r0, #12
    1e42:	4240      	negs	r0, r0
		goto ERR1;
    1e44:	e7b1      	b.n	1daa <hif_receive+0x1a>
    1e46:	46c0      	nop			; (mov r8, r8)
    1e48:	000016a5 	.word	0x000016a5
    1e4c:	0000cf50 	.word	0x0000cf50
    1e50:	0000cee4 	.word	0x0000cee4
    1e54:	0000b88d 	.word	0x0000b88d
    1e58:	0000d15c 	.word	0x0000d15c
    1e5c:	0000b9a9 	.word	0x0000b9a9
    1e60:	0000b8c1 	.word	0x0000b8c1
    1e64:	20000f1c 	.word	0x20000f1c
    1e68:	00002acd 	.word	0x00002acd
    1e6c:	0000d17c 	.word	0x0000d17c
    1e70:	00000286 	.word	0x00000286
    1e74:	0000d1c4 	.word	0x0000d1c4

00001e78 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    1e78:	b570      	push	{r4, r5, r6, lr}
    1e7a:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
    1e7c:	2807      	cmp	r0, #7
    1e7e:	d81f      	bhi.n	1ec0 <hif_register_cb+0x48>
    1e80:	0083      	lsls	r3, r0, #2
    1e82:	4a16      	ldr	r2, [pc, #88]	; (1edc <hif_register_cb+0x64>)
    1e84:	58d3      	ldr	r3, [r2, r3]
    1e86:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
    1e88:	4b15      	ldr	r3, [pc, #84]	; (1ee0 <hif_register_cb+0x68>)
    1e8a:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
    1e8c:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
    1e8e:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
    1e90:	4b13      	ldr	r3, [pc, #76]	; (1ee0 <hif_register_cb+0x68>)
    1e92:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
    1e94:	2000      	movs	r0, #0
			break;
    1e96:	e7fa      	b.n	1e8e <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
    1e98:	4b11      	ldr	r3, [pc, #68]	; (1ee0 <hif_register_cb+0x68>)
    1e9a:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
    1e9c:	2000      	movs	r0, #0
			break;
    1e9e:	e7f6      	b.n	1e8e <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
    1ea0:	4b0f      	ldr	r3, [pc, #60]	; (1ee0 <hif_register_cb+0x68>)
    1ea2:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
    1ea4:	2000      	movs	r0, #0
			break;
    1ea6:	e7f2      	b.n	1e8e <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
    1ea8:	4b0d      	ldr	r3, [pc, #52]	; (1ee0 <hif_register_cb+0x68>)
    1eaa:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
    1eac:	2000      	movs	r0, #0
			break;
    1eae:	e7ee      	b.n	1e8e <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
    1eb0:	4b0b      	ldr	r3, [pc, #44]	; (1ee0 <hif_register_cb+0x68>)
    1eb2:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
    1eb4:	2000      	movs	r0, #0
			break;
    1eb6:	e7ea      	b.n	1e8e <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
    1eb8:	4b09      	ldr	r3, [pc, #36]	; (1ee0 <hif_register_cb+0x68>)
    1eba:	6299      	str	r1, [r3, #40]	; 0x28
	sint8 ret = M2M_SUCCESS;
    1ebc:	2000      	movs	r0, #0
			break;
    1ebe:	e7e6      	b.n	1e8e <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
    1ec0:	4a08      	ldr	r2, [pc, #32]	; (1ee4 <hif_register_cb+0x6c>)
    1ec2:	4909      	ldr	r1, [pc, #36]	; (1ee8 <hif_register_cb+0x70>)
    1ec4:	4809      	ldr	r0, [pc, #36]	; (1eec <hif_register_cb+0x74>)
    1ec6:	4d0a      	ldr	r5, [pc, #40]	; (1ef0 <hif_register_cb+0x78>)
    1ec8:	47a8      	blx	r5
    1eca:	0021      	movs	r1, r4
    1ecc:	4809      	ldr	r0, [pc, #36]	; (1ef4 <hif_register_cb+0x7c>)
    1ece:	47a8      	blx	r5
    1ed0:	200d      	movs	r0, #13
    1ed2:	4b09      	ldr	r3, [pc, #36]	; (1ef8 <hif_register_cb+0x80>)
    1ed4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1ed6:	200c      	movs	r0, #12
    1ed8:	4240      	negs	r0, r0
			break;
    1eda:	e7d8      	b.n	1e8e <hif_register_cb+0x16>
    1edc:	0000cf0c 	.word	0x0000cf0c
    1ee0:	20000f1c 	.word	0x20000f1c
    1ee4:	000002be 	.word	0x000002be
    1ee8:	0000cf5c 	.word	0x0000cf5c
    1eec:	0000cee4 	.word	0x0000cee4
    1ef0:	0000b88d 	.word	0x0000b88d
    1ef4:	0000d208 	.word	0x0000d208
    1ef8:	0000b8c1 	.word	0x0000b8c1

00001efc <hif_init>:
{
    1efc:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
    1efe:	222c      	movs	r2, #44	; 0x2c
    1f00:	2100      	movs	r1, #0
    1f02:	4806      	ldr	r0, [pc, #24]	; (1f1c <hif_init+0x20>)
    1f04:	4b06      	ldr	r3, [pc, #24]	; (1f20 <hif_init+0x24>)
    1f06:	4798      	blx	r3
	nm_bsp_register_isr(isr);
    1f08:	4806      	ldr	r0, [pc, #24]	; (1f24 <hif_init+0x28>)
    1f0a:	4b07      	ldr	r3, [pc, #28]	; (1f28 <hif_init+0x2c>)
    1f0c:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
    1f0e:	4907      	ldr	r1, [pc, #28]	; (1f2c <hif_init+0x30>)
    1f10:	2003      	movs	r0, #3
    1f12:	4b07      	ldr	r3, [pc, #28]	; (1f30 <hif_init+0x34>)
    1f14:	4798      	blx	r3
}
    1f16:	2000      	movs	r0, #0
    1f18:	bd10      	pop	{r4, pc}
    1f1a:	46c0      	nop			; (mov r8, r8)
    1f1c:	20000f1c 	.word	0x20000f1c
    1f20:	00001665 	.word	0x00001665
    1f24:	00001691 	.word	0x00001691
    1f28:	00001319 	.word	0x00001319
    1f2c:	000016a1 	.word	0x000016a1
    1f30:	00001e79 	.word	0x00001e79

00001f34 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    1f34:	b530      	push	{r4, r5, lr}
    1f36:	b09f      	sub	sp, #124	; 0x7c
    1f38:	0004      	movs	r4, r0
    1f3a:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    1f3c:	282c      	cmp	r0, #44	; 0x2c
    1f3e:	d02f      	beq.n	1fa0 <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    1f40:	281b      	cmp	r0, #27
    1f42:	d03d      	beq.n	1fc0 <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    1f44:	2806      	cmp	r0, #6
    1f46:	d04b      	beq.n	1fe0 <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    1f48:	280e      	cmp	r0, #14
    1f4a:	d027      	beq.n	1f9c <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    1f4c:	2832      	cmp	r0, #50	; 0x32
    1f4e:	d057      	beq.n	2000 <STACK_SIZE>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    1f50:	282f      	cmp	r0, #47	; 0x2f
    1f52:	d065      	beq.n	2020 <STACK_SIZE+0x20>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    1f54:	2834      	cmp	r0, #52	; 0x34
    1f56:	d100      	bne.n	1f5a <m2m_wifi_cb+0x26>
    1f58:	e077      	b.n	204a <STACK_SIZE+0x4a>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    1f5a:	2811      	cmp	r0, #17
    1f5c:	d100      	bne.n	1f60 <m2m_wifi_cb+0x2c>
    1f5e:	e096      	b.n	208e <STACK_SIZE+0x8e>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    1f60:	2813      	cmp	r0, #19
    1f62:	d100      	bne.n	1f66 <m2m_wifi_cb+0x32>
    1f64:	e0ac      	b.n	20c0 <STACK_SIZE+0xc0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    1f66:	2804      	cmp	r0, #4
    1f68:	d100      	bne.n	1f6c <m2m_wifi_cb+0x38>
    1f6a:	e0bb      	b.n	20e4 <STACK_SIZE+0xe4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    1f6c:	2865      	cmp	r0, #101	; 0x65
    1f6e:	d100      	bne.n	1f72 <m2m_wifi_cb+0x3e>
    1f70:	e0ca      	b.n	2108 <STACK_SIZE+0x108>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    1f72:	2809      	cmp	r0, #9
    1f74:	d100      	bne.n	1f78 <m2m_wifi_cb+0x44>
    1f76:	e0d9      	b.n	212c <STACK_SIZE+0x12c>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    1f78:	282a      	cmp	r0, #42	; 0x2a
    1f7a:	d100      	bne.n	1f7e <m2m_wifi_cb+0x4a>
    1f7c:	e0e8      	b.n	2150 <STACK_SIZE+0x150>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    1f7e:	2820      	cmp	r0, #32
    1f80:	d100      	bne.n	1f84 <m2m_wifi_cb+0x50>
    1f82:	e0f7      	b.n	2174 <STACK_SIZE+0x174>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    1f84:	2224      	movs	r2, #36	; 0x24
    1f86:	32ff      	adds	r2, #255	; 0xff
    1f88:	4989      	ldr	r1, [pc, #548]	; (21b0 <STACK_SIZE+0x1b0>)
    1f8a:	488a      	ldr	r0, [pc, #552]	; (21b4 <STACK_SIZE+0x1b4>)
    1f8c:	4d8a      	ldr	r5, [pc, #552]	; (21b8 <STACK_SIZE+0x1b8>)
    1f8e:	47a8      	blx	r5
    1f90:	0021      	movs	r1, r4
    1f92:	488a      	ldr	r0, [pc, #552]	; (21bc <STACK_SIZE+0x1bc>)
    1f94:	47a8      	blx	r5
    1f96:	200d      	movs	r0, #13
    1f98:	4b89      	ldr	r3, [pc, #548]	; (21c0 <STACK_SIZE+0x1c0>)
    1f9a:	4798      	blx	r3
	}
}
    1f9c:	b01f      	add	sp, #124	; 0x7c
    1f9e:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    1fa0:	2300      	movs	r3, #0
    1fa2:	2204      	movs	r2, #4
    1fa4:	a903      	add	r1, sp, #12
    1fa6:	0028      	movs	r0, r5
    1fa8:	4c86      	ldr	r4, [pc, #536]	; (21c4 <STACK_SIZE+0x1c4>)
    1faa:	47a0      	blx	r4
    1fac:	2800      	cmp	r0, #0
    1fae:	d1f5      	bne.n	1f9c <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1fb0:	4b85      	ldr	r3, [pc, #532]	; (21c8 <STACK_SIZE+0x1c8>)
    1fb2:	681b      	ldr	r3, [r3, #0]
    1fb4:	2b00      	cmp	r3, #0
    1fb6:	d0f1      	beq.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    1fb8:	a903      	add	r1, sp, #12
    1fba:	302c      	adds	r0, #44	; 0x2c
    1fbc:	4798      	blx	r3
    1fbe:	e7ed      	b.n	1f9c <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    1fc0:	2300      	movs	r3, #0
    1fc2:	2208      	movs	r2, #8
    1fc4:	a903      	add	r1, sp, #12
    1fc6:	0028      	movs	r0, r5
    1fc8:	4c7e      	ldr	r4, [pc, #504]	; (21c4 <STACK_SIZE+0x1c4>)
    1fca:	47a0      	blx	r4
    1fcc:	2800      	cmp	r0, #0
    1fce:	d1e5      	bne.n	1f9c <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1fd0:	4b7d      	ldr	r3, [pc, #500]	; (21c8 <STACK_SIZE+0x1c8>)
    1fd2:	681b      	ldr	r3, [r3, #0]
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d0e1      	beq.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    1fd8:	a903      	add	r1, sp, #12
    1fda:	301b      	adds	r0, #27
    1fdc:	4798      	blx	r3
    1fde:	e7dd      	b.n	1f9c <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    1fe0:	2301      	movs	r3, #1
    1fe2:	2230      	movs	r2, #48	; 0x30
    1fe4:	a903      	add	r1, sp, #12
    1fe6:	0028      	movs	r0, r5
    1fe8:	4c76      	ldr	r4, [pc, #472]	; (21c4 <STACK_SIZE+0x1c4>)
    1fea:	47a0      	blx	r4
    1fec:	2800      	cmp	r0, #0
    1fee:	d1d5      	bne.n	1f9c <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    1ff0:	4b75      	ldr	r3, [pc, #468]	; (21c8 <STACK_SIZE+0x1c8>)
    1ff2:	681b      	ldr	r3, [r3, #0]
    1ff4:	2b00      	cmp	r3, #0
    1ff6:	d0d1      	beq.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    1ff8:	a903      	add	r1, sp, #12
    1ffa:	3006      	adds	r0, #6
    1ffc:	4798      	blx	r3
    1ffe:	e7cd      	b.n	1f9c <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    2000:	2300      	movs	r3, #0
    2002:	2218      	movs	r2, #24
    2004:	a903      	add	r1, sp, #12
    2006:	0028      	movs	r0, r5
    2008:	4c6e      	ldr	r4, [pc, #440]	; (21c4 <STACK_SIZE+0x1c4>)
    200a:	47a0      	blx	r4
    200c:	2800      	cmp	r0, #0
    200e:	d1c5      	bne.n	1f9c <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    2010:	4b6d      	ldr	r3, [pc, #436]	; (21c8 <STACK_SIZE+0x1c8>)
    2012:	681b      	ldr	r3, [r3, #0]
    2014:	2b00      	cmp	r3, #0
    2016:	d0c1      	beq.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    2018:	a903      	add	r1, sp, #12
    201a:	3032      	adds	r0, #50	; 0x32
    201c:	4798      	blx	r3
    201e:	e7bd      	b.n	1f9c <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    2020:	2264      	movs	r2, #100	; 0x64
    2022:	2100      	movs	r1, #0
    2024:	a803      	add	r0, sp, #12
    2026:	4b69      	ldr	r3, [pc, #420]	; (21cc <STACK_SIZE+0x1cc>)
    2028:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    202a:	2300      	movs	r3, #0
    202c:	2264      	movs	r2, #100	; 0x64
    202e:	a903      	add	r1, sp, #12
    2030:	0028      	movs	r0, r5
    2032:	4c64      	ldr	r4, [pc, #400]	; (21c4 <STACK_SIZE+0x1c4>)
    2034:	47a0      	blx	r4
    2036:	2800      	cmp	r0, #0
    2038:	d1b0      	bne.n	1f9c <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    203a:	4b63      	ldr	r3, [pc, #396]	; (21c8 <STACK_SIZE+0x1c8>)
    203c:	681b      	ldr	r3, [r3, #0]
    203e:	2b00      	cmp	r3, #0
    2040:	d0ac      	beq.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    2042:	a903      	add	r1, sp, #12
    2044:	302f      	adds	r0, #47	; 0x2f
    2046:	4798      	blx	r3
    2048:	e7a8      	b.n	1f9c <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    204a:	2300      	movs	r3, #0
    204c:	2204      	movs	r2, #4
    204e:	a903      	add	r1, sp, #12
    2050:	0028      	movs	r0, r5
    2052:	4c5c      	ldr	r4, [pc, #368]	; (21c4 <STACK_SIZE+0x1c4>)
    2054:	47a0      	blx	r4
    2056:	2800      	cmp	r0, #0
    2058:	d1a0      	bne.n	1f9c <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    205a:	485d      	ldr	r0, [pc, #372]	; (21d0 <STACK_SIZE+0x1d0>)
    205c:	4d56      	ldr	r5, [pc, #344]	; (21b8 <STACK_SIZE+0x1b8>)
    205e:	47a8      	blx	r5
    2060:	9c03      	ldr	r4, [sp, #12]
    2062:	0a23      	lsrs	r3, r4, #8
    2064:	20ff      	movs	r0, #255	; 0xff
    2066:	4003      	ands	r3, r0
    2068:	0c22      	lsrs	r2, r4, #16
    206a:	4002      	ands	r2, r0
    206c:	0e21      	lsrs	r1, r4, #24
    206e:	4020      	ands	r0, r4
    2070:	9000      	str	r0, [sp, #0]
    2072:	4858      	ldr	r0, [pc, #352]	; (21d4 <STACK_SIZE+0x1d4>)
    2074:	47a8      	blx	r5
    2076:	200d      	movs	r0, #13
    2078:	4b51      	ldr	r3, [pc, #324]	; (21c0 <STACK_SIZE+0x1c0>)
    207a:	4798      	blx	r3
			if (gpfAppWifiCb)
    207c:	4b52      	ldr	r3, [pc, #328]	; (21c8 <STACK_SIZE+0x1c8>)
    207e:	681b      	ldr	r3, [r3, #0]
    2080:	2b00      	cmp	r3, #0
    2082:	d100      	bne.n	2086 <STACK_SIZE+0x86>
    2084:	e78a      	b.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    2086:	2100      	movs	r1, #0
    2088:	2034      	movs	r0, #52	; 0x34
    208a:	4798      	blx	r3
    208c:	e786      	b.n	1f9c <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
    208e:	2200      	movs	r2, #0
    2090:	4b51      	ldr	r3, [pc, #324]	; (21d8 <STACK_SIZE+0x1d8>)
    2092:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    2094:	2300      	movs	r3, #0
    2096:	3204      	adds	r2, #4
    2098:	a903      	add	r1, sp, #12
    209a:	0028      	movs	r0, r5
    209c:	4c49      	ldr	r4, [pc, #292]	; (21c4 <STACK_SIZE+0x1c4>)
    209e:	47a0      	blx	r4
    20a0:	2800      	cmp	r0, #0
    20a2:	d000      	beq.n	20a6 <STACK_SIZE+0xa6>
    20a4:	e77a      	b.n	1f9c <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
    20a6:	ab03      	add	r3, sp, #12
    20a8:	781a      	ldrb	r2, [r3, #0]
    20aa:	4b4c      	ldr	r3, [pc, #304]	; (21dc <STACK_SIZE+0x1dc>)
    20ac:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    20ae:	4b46      	ldr	r3, [pc, #280]	; (21c8 <STACK_SIZE+0x1c8>)
    20b0:	681b      	ldr	r3, [r3, #0]
    20b2:	2b00      	cmp	r3, #0
    20b4:	d100      	bne.n	20b8 <STACK_SIZE+0xb8>
    20b6:	e771      	b.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    20b8:	a903      	add	r1, sp, #12
    20ba:	3011      	adds	r0, #17
    20bc:	4798      	blx	r3
    20be:	e76d      	b.n	1f9c <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    20c0:	2300      	movs	r3, #0
    20c2:	222c      	movs	r2, #44	; 0x2c
    20c4:	a903      	add	r1, sp, #12
    20c6:	0028      	movs	r0, r5
    20c8:	4c3e      	ldr	r4, [pc, #248]	; (21c4 <STACK_SIZE+0x1c4>)
    20ca:	47a0      	blx	r4
    20cc:	2800      	cmp	r0, #0
    20ce:	d000      	beq.n	20d2 <STACK_SIZE+0xd2>
    20d0:	e764      	b.n	1f9c <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    20d2:	4b3d      	ldr	r3, [pc, #244]	; (21c8 <STACK_SIZE+0x1c8>)
    20d4:	681b      	ldr	r3, [r3, #0]
    20d6:	2b00      	cmp	r3, #0
    20d8:	d100      	bne.n	20dc <STACK_SIZE+0xdc>
    20da:	e75f      	b.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    20dc:	a903      	add	r1, sp, #12
    20de:	3013      	adds	r0, #19
    20e0:	4798      	blx	r3
    20e2:	e75b      	b.n	1f9c <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    20e4:	2300      	movs	r3, #0
    20e6:	2204      	movs	r2, #4
    20e8:	a91c      	add	r1, sp, #112	; 0x70
    20ea:	0028      	movs	r0, r5
    20ec:	4c35      	ldr	r4, [pc, #212]	; (21c4 <STACK_SIZE+0x1c4>)
    20ee:	47a0      	blx	r4
    20f0:	2800      	cmp	r0, #0
    20f2:	d000      	beq.n	20f6 <STACK_SIZE+0xf6>
    20f4:	e752      	b.n	1f9c <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    20f6:	4b34      	ldr	r3, [pc, #208]	; (21c8 <STACK_SIZE+0x1c8>)
    20f8:	681b      	ldr	r3, [r3, #0]
    20fa:	2b00      	cmp	r3, #0
    20fc:	d100      	bne.n	2100 <STACK_SIZE+0x100>
    20fe:	e74d      	b.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    2100:	a91c      	add	r1, sp, #112	; 0x70
    2102:	3004      	adds	r0, #4
    2104:	4798      	blx	r3
    2106:	e749      	b.n	1f9c <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    2108:	2300      	movs	r3, #0
    210a:	2204      	movs	r2, #4
    210c:	a91c      	add	r1, sp, #112	; 0x70
    210e:	0028      	movs	r0, r5
    2110:	4c2c      	ldr	r4, [pc, #176]	; (21c4 <STACK_SIZE+0x1c4>)
    2112:	47a0      	blx	r4
    2114:	2800      	cmp	r0, #0
    2116:	d000      	beq.n	211a <STACK_SIZE+0x11a>
    2118:	e740      	b.n	1f9c <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    211a:	4b2b      	ldr	r3, [pc, #172]	; (21c8 <STACK_SIZE+0x1c8>)
    211c:	681b      	ldr	r3, [r3, #0]
    211e:	2b00      	cmp	r3, #0
    2120:	d100      	bne.n	2124 <STACK_SIZE+0x124>
    2122:	e73b      	b.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    2124:	a91c      	add	r1, sp, #112	; 0x70
    2126:	3065      	adds	r0, #101	; 0x65
    2128:	4798      	blx	r3
    212a:	e737      	b.n	1f9c <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    212c:	2301      	movs	r3, #1
    212e:	2264      	movs	r2, #100	; 0x64
    2130:	a903      	add	r1, sp, #12
    2132:	0028      	movs	r0, r5
    2134:	4c23      	ldr	r4, [pc, #140]	; (21c4 <STACK_SIZE+0x1c4>)
    2136:	47a0      	blx	r4
    2138:	2800      	cmp	r0, #0
    213a:	d000      	beq.n	213e <STACK_SIZE+0x13e>
    213c:	e72e      	b.n	1f9c <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    213e:	4b22      	ldr	r3, [pc, #136]	; (21c8 <STACK_SIZE+0x1c8>)
    2140:	681b      	ldr	r3, [r3, #0]
    2142:	2b00      	cmp	r3, #0
    2144:	d100      	bne.n	2148 <STACK_SIZE+0x148>
    2146:	e729      	b.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    2148:	a903      	add	r1, sp, #12
    214a:	3009      	adds	r0, #9
    214c:	4798      	blx	r3
    214e:	e725      	b.n	1f9c <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    2150:	2301      	movs	r3, #1
    2152:	2204      	movs	r2, #4
    2154:	a903      	add	r1, sp, #12
    2156:	0028      	movs	r0, r5
    2158:	4c1a      	ldr	r4, [pc, #104]	; (21c4 <STACK_SIZE+0x1c4>)
    215a:	47a0      	blx	r4
    215c:	2800      	cmp	r0, #0
    215e:	d000      	beq.n	2162 <STACK_SIZE+0x162>
    2160:	e71c      	b.n	1f9c <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    2162:	4b19      	ldr	r3, [pc, #100]	; (21c8 <STACK_SIZE+0x1c8>)
    2164:	681b      	ldr	r3, [r3, #0]
    2166:	2b00      	cmp	r3, #0
    2168:	d100      	bne.n	216c <STACK_SIZE+0x16c>
    216a:	e717      	b.n	1f9c <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    216c:	a903      	add	r1, sp, #12
    216e:	302a      	adds	r0, #42	; 0x2a
    2170:	4798      	blx	r3
    2172:	e713      	b.n	1f9c <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    2174:	2300      	movs	r3, #0
    2176:	2208      	movs	r2, #8
    2178:	a903      	add	r1, sp, #12
    217a:	0028      	movs	r0, r5
    217c:	4c11      	ldr	r4, [pc, #68]	; (21c4 <STACK_SIZE+0x1c4>)
    217e:	47a0      	blx	r4
    2180:	2800      	cmp	r0, #0
    2182:	d000      	beq.n	2186 <STACK_SIZE+0x186>
    2184:	e70a      	b.n	1f9c <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    2186:	ab03      	add	r3, sp, #12
    2188:	889a      	ldrh	r2, [r3, #4]
    218a:	0028      	movs	r0, r5
    218c:	3008      	adds	r0, #8
    218e:	2301      	movs	r3, #1
    2190:	9903      	ldr	r1, [sp, #12]
    2192:	4c0c      	ldr	r4, [pc, #48]	; (21c4 <STACK_SIZE+0x1c4>)
    2194:	47a0      	blx	r4
    2196:	2800      	cmp	r0, #0
    2198:	d000      	beq.n	219c <STACK_SIZE+0x19c>
    219a:	e6ff      	b.n	1f9c <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    219c:	4b0a      	ldr	r3, [pc, #40]	; (21c8 <STACK_SIZE+0x1c8>)
    219e:	681b      	ldr	r3, [r3, #0]
    21a0:	2b00      	cmp	r3, #0
    21a2:	d100      	bne.n	21a6 <STACK_SIZE+0x1a6>
    21a4:	e6fa      	b.n	1f9c <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    21a6:	a903      	add	r1, sp, #12
    21a8:	3020      	adds	r0, #32
    21aa:	4798      	blx	r3
    21ac:	e6f6      	b.n	1f9c <m2m_wifi_cb+0x68>
    21ae:	46c0      	nop			; (mov r8, r8)
    21b0:	0000d24c 	.word	0x0000d24c
    21b4:	0000cee4 	.word	0x0000cee4
    21b8:	0000b88d 	.word	0x0000b88d
    21bc:	0000d29c 	.word	0x0000d29c
    21c0:	0000b8c1 	.word	0x0000b8c1
    21c4:	00001d91 	.word	0x00001d91
    21c8:	200003a0 	.word	0x200003a0
    21cc:	00001665 	.word	0x00001665
    21d0:	0000d214 	.word	0x0000d214
    21d4:	0000d27c 	.word	0x0000d27c
    21d8:	200003a5 	.word	0x200003a5
    21dc:	200003a4 	.word	0x200003a4

000021e0 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    21e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    21e2:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    21e4:	2201      	movs	r2, #1
    21e6:	230f      	movs	r3, #15
    21e8:	446b      	add	r3, sp
    21ea:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    21ec:	2800      	cmp	r0, #0
    21ee:	d061      	beq.n	22b4 <m2m_wifi_init+0xd4>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    21f0:	6802      	ldr	r2, [r0, #0]
    21f2:	4b32      	ldr	r3, [pc, #200]	; (22bc <m2m_wifi_init+0xdc>)
    21f4:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    21f6:	2200      	movs	r2, #0
    21f8:	4b31      	ldr	r3, [pc, #196]	; (22c0 <m2m_wifi_init+0xe0>)
    21fa:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    21fc:	200f      	movs	r0, #15
    21fe:	4468      	add	r0, sp
    2200:	4b30      	ldr	r3, [pc, #192]	; (22c4 <m2m_wifi_init+0xe4>)
    2202:	4798      	blx	r3
    2204:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    2206:	d002      	beq.n	220e <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    2208:	0020      	movs	r0, r4
    220a:	b00f      	add	sp, #60	; 0x3c
    220c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    220e:	2000      	movs	r0, #0
    2210:	4b2d      	ldr	r3, [pc, #180]	; (22c8 <m2m_wifi_init+0xe8>)
    2212:	4798      	blx	r3
    2214:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    2216:	d149      	bne.n	22ac <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    2218:	492c      	ldr	r1, [pc, #176]	; (22cc <m2m_wifi_init+0xec>)
    221a:	2001      	movs	r0, #1
    221c:	4b2c      	ldr	r3, [pc, #176]	; (22d0 <m2m_wifi_init+0xf0>)
    221e:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    2220:	ae04      	add	r6, sp, #16
    2222:	0030      	movs	r0, r6
    2224:	4b2b      	ldr	r3, [pc, #172]	; (22d4 <m2m_wifi_init+0xf4>)
    2226:	4798      	blx	r3
    2228:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    222a:	482b      	ldr	r0, [pc, #172]	; (22d8 <m2m_wifi_init+0xf8>)
    222c:	4d2b      	ldr	r5, [pc, #172]	; (22dc <m2m_wifi_init+0xfc>)
    222e:	47a8      	blx	r5
    2230:	79b3      	ldrb	r3, [r6, #6]
    2232:	7972      	ldrb	r2, [r6, #5]
    2234:	7931      	ldrb	r1, [r6, #4]
    2236:	8c30      	ldrh	r0, [r6, #32]
    2238:	9000      	str	r0, [sp, #0]
    223a:	4829      	ldr	r0, [pc, #164]	; (22e0 <m2m_wifi_init+0x100>)
    223c:	47a8      	blx	r5
    223e:	200d      	movs	r0, #13
    2240:	4f28      	ldr	r7, [pc, #160]	; (22e4 <m2m_wifi_init+0x104>)
    2242:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    2244:	4824      	ldr	r0, [pc, #144]	; (22d8 <m2m_wifi_init+0xf8>)
    2246:	47a8      	blx	r5
    2248:	2226      	movs	r2, #38	; 0x26
    224a:	446a      	add	r2, sp
    224c:	211a      	movs	r1, #26
    224e:	4469      	add	r1, sp
    2250:	4825      	ldr	r0, [pc, #148]	; (22e8 <m2m_wifi_init+0x108>)
    2252:	47a8      	blx	r5
    2254:	200d      	movs	r0, #13
    2256:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    2258:	481f      	ldr	r0, [pc, #124]	; (22d8 <m2m_wifi_init+0xf8>)
    225a:	47a8      	blx	r5
    225c:	7a73      	ldrb	r3, [r6, #9]
    225e:	7a32      	ldrb	r2, [r6, #8]
    2260:	79f1      	ldrb	r1, [r6, #7]
    2262:	4822      	ldr	r0, [pc, #136]	; (22ec <m2m_wifi_init+0x10c>)
    2264:	47a8      	blx	r5
    2266:	200d      	movs	r0, #13
    2268:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    226a:	481b      	ldr	r0, [pc, #108]	; (22d8 <m2m_wifi_init+0xf8>)
    226c:	47a8      	blx	r5
    226e:	2304      	movs	r3, #4
    2270:	2205      	movs	r2, #5
    2272:	2113      	movs	r1, #19
    2274:	481e      	ldr	r0, [pc, #120]	; (22f0 <m2m_wifi_init+0x110>)
    2276:	47a8      	blx	r5
    2278:	200d      	movs	r0, #13
    227a:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    227c:	4816      	ldr	r0, [pc, #88]	; (22d8 <m2m_wifi_init+0xf8>)
    227e:	47a8      	blx	r5
    2280:	4a1c      	ldr	r2, [pc, #112]	; (22f4 <m2m_wifi_init+0x114>)
    2282:	491d      	ldr	r1, [pc, #116]	; (22f8 <m2m_wifi_init+0x118>)
    2284:	481d      	ldr	r0, [pc, #116]	; (22fc <m2m_wifi_init+0x11c>)
    2286:	47a8      	blx	r5
    2288:	200d      	movs	r0, #13
    228a:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    228c:	0023      	movs	r3, r4
    228e:	330d      	adds	r3, #13
    2290:	d1ba      	bne.n	2208 <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    2292:	22e8      	movs	r2, #232	; 0xe8
    2294:	32ff      	adds	r2, #255	; 0xff
    2296:	491a      	ldr	r1, [pc, #104]	; (2300 <m2m_wifi_init+0x120>)
    2298:	481a      	ldr	r0, [pc, #104]	; (2304 <m2m_wifi_init+0x124>)
    229a:	4b10      	ldr	r3, [pc, #64]	; (22dc <m2m_wifi_init+0xfc>)
    229c:	4798      	blx	r3
    229e:	481a      	ldr	r0, [pc, #104]	; (2308 <m2m_wifi_init+0x128>)
    22a0:	4b1a      	ldr	r3, [pc, #104]	; (230c <m2m_wifi_init+0x12c>)
    22a2:	4798      	blx	r3
    22a4:	200d      	movs	r0, #13
    22a6:	4b0f      	ldr	r3, [pc, #60]	; (22e4 <m2m_wifi_init+0x104>)
    22a8:	4798      	blx	r3
    22aa:	e7ad      	b.n	2208 <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    22ac:	2000      	movs	r0, #0
    22ae:	4b18      	ldr	r3, [pc, #96]	; (2310 <m2m_wifi_init+0x130>)
    22b0:	4798      	blx	r3
    22b2:	e7a9      	b.n	2208 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    22b4:	240c      	movs	r4, #12
    22b6:	4264      	negs	r4, r4
    22b8:	e7a6      	b.n	2208 <m2m_wifi_init+0x28>
    22ba:	46c0      	nop			; (mov r8, r8)
    22bc:	200003a0 	.word	0x200003a0
    22c0:	200003a5 	.word	0x200003a5
    22c4:	00002c81 	.word	0x00002c81
    22c8:	00001efd 	.word	0x00001efd
    22cc:	00001f35 	.word	0x00001f35
    22d0:	00001e79 	.word	0x00001e79
    22d4:	00002b9d 	.word	0x00002b9d
    22d8:	0000d214 	.word	0x0000d214
    22dc:	0000b88d 	.word	0x0000b88d
    22e0:	0000d358 	.word	0x0000d358
    22e4:	0000b8c1 	.word	0x0000b8c1
    22e8:	0000d380 	.word	0x0000d380
    22ec:	0000d39c 	.word	0x0000d39c
    22f0:	0000d3c0 	.word	0x0000d3c0
    22f4:	0000d3d8 	.word	0x0000d3d8
    22f8:	0000d3e4 	.word	0x0000d3e4
    22fc:	0000d3f0 	.word	0x0000d3f0
    2300:	0000d258 	.word	0x0000d258
    2304:	0000cee4 	.word	0x0000cee4
    2308:	0000d408 	.word	0x0000d408
    230c:	0000b9a9 	.word	0x0000b9a9
    2310:	00002d55 	.word	0x00002d55

00002314 <m2m_wifi_handle_events>:
{
	hif_yield();
}

sint8 m2m_wifi_handle_events(void * arg)
{
    2314:	b510      	push	{r4, lr}
	return hif_handle_isr();
    2316:	4b01      	ldr	r3, [pc, #4]	; (231c <m2m_wifi_handle_events+0x8>)
    2318:	4798      	blx	r3
}
    231a:	bd10      	pop	{r4, pc}
    231c:	000019a9 	.word	0x000019a9

00002320 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    2320:	b5f0      	push	{r4, r5, r6, r7, lr}
    2322:	46ce      	mov	lr, r9
    2324:	4647      	mov	r7, r8
    2326:	b580      	push	{r7, lr}
    2328:	b0a3      	sub	sp, #140	; 0x8c
    232a:	9005      	str	r0, [sp, #20]
    232c:	000c      	movs	r4, r1
    232e:	0015      	movs	r5, r2
    2330:	001f      	movs	r7, r3
    2332:	ab2a      	add	r3, sp, #168	; 0xa8
    2334:	881b      	ldrh	r3, [r3, #0]
    2336:	4699      	mov	r9, r3
    2338:	ab2b      	add	r3, sp, #172	; 0xac
    233a:	781b      	ldrb	r3, [r3, #0]
    233c:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    233e:	2a01      	cmp	r2, #1
    2340:	d003      	beq.n	234a <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    2342:	2f00      	cmp	r7, #0
    2344:	d040      	beq.n	23c8 <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    2346:	2a02      	cmp	r2, #2
    2348:	d04c      	beq.n	23e4 <m2m_wifi_connect_sc+0xc4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    234a:	1e63      	subs	r3, r4, #1
    234c:	2b1f      	cmp	r3, #31
    234e:	d900      	bls.n	2352 <m2m_wifi_connect_sc+0x32>
    2350:	e078      	b.n	2444 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    2352:	464b      	mov	r3, r9
    2354:	3b01      	subs	r3, #1
    2356:	b29b      	uxth	r3, r3
    2358:	2b0d      	cmp	r3, #13
    235a:	d903      	bls.n	2364 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    235c:	464b      	mov	r3, r9
    235e:	2bff      	cmp	r3, #255	; 0xff
    2360:	d000      	beq.n	2364 <m2m_wifi_connect_sc+0x44>
    2362:	e07e      	b.n	2462 <m2m_wifi_connect_sc+0x142>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    2364:	ae07      	add	r6, sp, #28
    2366:	0022      	movs	r2, r4
    2368:	9905      	ldr	r1, [sp, #20]
    236a:	205a      	movs	r0, #90	; 0x5a
    236c:	ab02      	add	r3, sp, #8
    236e:	469c      	mov	ip, r3
    2370:	4460      	add	r0, ip
    2372:	4b79      	ldr	r3, [pc, #484]	; (2558 <m2m_wifi_connect_sc+0x238>)
    2374:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    2376:	1934      	adds	r4, r6, r4
    2378:	3446      	adds	r4, #70	; 0x46
    237a:	2300      	movs	r3, #0
    237c:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    237e:	3344      	adds	r3, #68	; 0x44
    2380:	464a      	mov	r2, r9
    2382:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    2384:	4643      	mov	r3, r8
    2386:	1e5a      	subs	r2, r3, #1
    2388:	4193      	sbcs	r3, r2
    238a:	2267      	movs	r2, #103	; 0x67
    238c:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    238e:	2341      	movs	r3, #65	; 0x41
    2390:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    2392:	2d03      	cmp	r5, #3
    2394:	d100      	bne.n	2398 <m2m_wifi_connect_sc+0x78>
    2396:	e072      	b.n	247e <m2m_wifi_connect_sc+0x15e>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    2398:	2d02      	cmp	r5, #2
    239a:	d100      	bne.n	239e <m2m_wifi_connect_sc+0x7e>
    239c:	e0ac      	b.n	24f8 <m2m_wifi_connect_sc+0x1d8>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    239e:	2d04      	cmp	r5, #4
    23a0:	d100      	bne.n	23a4 <m2m_wifi_connect_sc+0x84>
    23a2:	e0c4      	b.n	252e <m2m_wifi_connect_sc+0x20e>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    23a4:	2d01      	cmp	r5, #1
    23a6:	d000      	beq.n	23aa <m2m_wifi_connect_sc+0x8a>
    23a8:	e0c7      	b.n	253a <m2m_wifi_connect_sc+0x21a>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    23aa:	2300      	movs	r3, #0
    23ac:	9302      	str	r3, [sp, #8]
    23ae:	9301      	str	r3, [sp, #4]
    23b0:	9300      	str	r3, [sp, #0]
    23b2:	336c      	adds	r3, #108	; 0x6c
    23b4:	aa07      	add	r2, sp, #28
    23b6:	2128      	movs	r1, #40	; 0x28
    23b8:	2001      	movs	r0, #1
    23ba:	4c68      	ldr	r4, [pc, #416]	; (255c <m2m_wifi_connect_sc+0x23c>)
    23bc:	47a0      	blx	r4

ERR1:
	return ret;
}
    23be:	b023      	add	sp, #140	; 0x8c
    23c0:	bc0c      	pop	{r2, r3}
    23c2:	4690      	mov	r8, r2
    23c4:	4699      	mov	r9, r3
    23c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    23c8:	4a65      	ldr	r2, [pc, #404]	; (2560 <m2m_wifi_connect_sc+0x240>)
    23ca:	4966      	ldr	r1, [pc, #408]	; (2564 <m2m_wifi_connect_sc+0x244>)
    23cc:	4866      	ldr	r0, [pc, #408]	; (2568 <m2m_wifi_connect_sc+0x248>)
    23ce:	4b67      	ldr	r3, [pc, #412]	; (256c <m2m_wifi_connect_sc+0x24c>)
    23d0:	4798      	blx	r3
    23d2:	4867      	ldr	r0, [pc, #412]	; (2570 <m2m_wifi_connect_sc+0x250>)
    23d4:	4b67      	ldr	r3, [pc, #412]	; (2574 <m2m_wifi_connect_sc+0x254>)
    23d6:	4798      	blx	r3
    23d8:	200d      	movs	r0, #13
    23da:	4b67      	ldr	r3, [pc, #412]	; (2578 <m2m_wifi_connect_sc+0x258>)
    23dc:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    23de:	200c      	movs	r0, #12
    23e0:	4240      	negs	r0, r0
			goto ERR1;
    23e2:	e7ec      	b.n	23be <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    23e4:	0038      	movs	r0, r7
    23e6:	4b65      	ldr	r3, [pc, #404]	; (257c <m2m_wifi_connect_sc+0x25c>)
    23e8:	4798      	blx	r3
    23ea:	2840      	cmp	r0, #64	; 0x40
    23ec:	d1ad      	bne.n	234a <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    23ee:	783b      	ldrb	r3, [r7, #0]
    23f0:	001a      	movs	r2, r3
    23f2:	3a30      	subs	r2, #48	; 0x30
    23f4:	2a36      	cmp	r2, #54	; 0x36
    23f6:	d817      	bhi.n	2428 <m2m_wifi_connect_sc+0x108>
    23f8:	3a0a      	subs	r2, #10
    23fa:	2a06      	cmp	r2, #6
    23fc:	d914      	bls.n	2428 <m2m_wifi_connect_sc+0x108>
    23fe:	3b47      	subs	r3, #71	; 0x47
    2400:	2b19      	cmp	r3, #25
    2402:	d911      	bls.n	2428 <m2m_wifi_connect_sc+0x108>
    2404:	1c7a      	adds	r2, r7, #1
    2406:	0038      	movs	r0, r7
    2408:	3040      	adds	r0, #64	; 0x40
    240a:	7813      	ldrb	r3, [r2, #0]
    240c:	0019      	movs	r1, r3
    240e:	3930      	subs	r1, #48	; 0x30
    2410:	2936      	cmp	r1, #54	; 0x36
    2412:	d809      	bhi.n	2428 <m2m_wifi_connect_sc+0x108>
    2414:	390a      	subs	r1, #10
    2416:	2906      	cmp	r1, #6
    2418:	d906      	bls.n	2428 <m2m_wifi_connect_sc+0x108>
    241a:	3b47      	subs	r3, #71	; 0x47
    241c:	2b19      	cmp	r3, #25
    241e:	d903      	bls.n	2428 <m2m_wifi_connect_sc+0x108>
    2420:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    2422:	4282      	cmp	r2, r0
    2424:	d1f1      	bne.n	240a <m2m_wifi_connect_sc+0xea>
    2426:	e790      	b.n	234a <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    2428:	4a55      	ldr	r2, [pc, #340]	; (2580 <m2m_wifi_connect_sc+0x260>)
    242a:	494e      	ldr	r1, [pc, #312]	; (2564 <m2m_wifi_connect_sc+0x244>)
    242c:	484e      	ldr	r0, [pc, #312]	; (2568 <m2m_wifi_connect_sc+0x248>)
    242e:	4b4f      	ldr	r3, [pc, #316]	; (256c <m2m_wifi_connect_sc+0x24c>)
    2430:	4798      	blx	r3
    2432:	4854      	ldr	r0, [pc, #336]	; (2584 <m2m_wifi_connect_sc+0x264>)
    2434:	4b4f      	ldr	r3, [pc, #316]	; (2574 <m2m_wifi_connect_sc+0x254>)
    2436:	4798      	blx	r3
    2438:	200d      	movs	r0, #13
    243a:	4b4f      	ldr	r3, [pc, #316]	; (2578 <m2m_wifi_connect_sc+0x258>)
    243c:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    243e:	200c      	movs	r0, #12
    2440:	4240      	negs	r0, r0
					goto ERR1;
    2442:	e7bc      	b.n	23be <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    2444:	228c      	movs	r2, #140	; 0x8c
    2446:	0092      	lsls	r2, r2, #2
    2448:	4946      	ldr	r1, [pc, #280]	; (2564 <m2m_wifi_connect_sc+0x244>)
    244a:	4847      	ldr	r0, [pc, #284]	; (2568 <m2m_wifi_connect_sc+0x248>)
    244c:	4b47      	ldr	r3, [pc, #284]	; (256c <m2m_wifi_connect_sc+0x24c>)
    244e:	4798      	blx	r3
    2450:	484d      	ldr	r0, [pc, #308]	; (2588 <m2m_wifi_connect_sc+0x268>)
    2452:	4b48      	ldr	r3, [pc, #288]	; (2574 <m2m_wifi_connect_sc+0x254>)
    2454:	4798      	blx	r3
    2456:	200d      	movs	r0, #13
    2458:	4b47      	ldr	r3, [pc, #284]	; (2578 <m2m_wifi_connect_sc+0x258>)
    245a:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    245c:	200c      	movs	r0, #12
    245e:	4240      	negs	r0, r0
		goto ERR1;
    2460:	e7ad      	b.n	23be <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    2462:	4a4a      	ldr	r2, [pc, #296]	; (258c <m2m_wifi_connect_sc+0x26c>)
    2464:	493f      	ldr	r1, [pc, #252]	; (2564 <m2m_wifi_connect_sc+0x244>)
    2466:	4840      	ldr	r0, [pc, #256]	; (2568 <m2m_wifi_connect_sc+0x248>)
    2468:	4b40      	ldr	r3, [pc, #256]	; (256c <m2m_wifi_connect_sc+0x24c>)
    246a:	4798      	blx	r3
    246c:	4848      	ldr	r0, [pc, #288]	; (2590 <m2m_wifi_connect_sc+0x270>)
    246e:	4b41      	ldr	r3, [pc, #260]	; (2574 <m2m_wifi_connect_sc+0x254>)
    2470:	4798      	blx	r3
    2472:	200d      	movs	r0, #13
    2474:	4b40      	ldr	r3, [pc, #256]	; (2578 <m2m_wifi_connect_sc+0x258>)
    2476:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    2478:	200c      	movs	r0, #12
    247a:	4240      	negs	r0, r0
			goto ERR1;
    247c:	e79f      	b.n	23be <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    247e:	783b      	ldrb	r3, [r7, #0]
    2480:	3b01      	subs	r3, #1
    2482:	b2db      	uxtb	r3, r3
    2484:	aa07      	add	r2, sp, #28
    2486:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    2488:	2b03      	cmp	r3, #3
    248a:	d817      	bhi.n	24bc <m2m_wifi_connect_sc+0x19c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    248c:	787a      	ldrb	r2, [r7, #1]
    248e:	1e51      	subs	r1, r2, #1
    2490:	ab07      	add	r3, sp, #28
    2492:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    2494:	2310      	movs	r3, #16
    2496:	0011      	movs	r1, r2
    2498:	4399      	bics	r1, r3
    249a:	290b      	cmp	r1, #11
    249c:	d01e      	beq.n	24dc <m2m_wifi_connect_sc+0x1bc>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    249e:	4a3d      	ldr	r2, [pc, #244]	; (2594 <m2m_wifi_connect_sc+0x274>)
    24a0:	4930      	ldr	r1, [pc, #192]	; (2564 <m2m_wifi_connect_sc+0x244>)
    24a2:	4831      	ldr	r0, [pc, #196]	; (2568 <m2m_wifi_connect_sc+0x248>)
    24a4:	4c31      	ldr	r4, [pc, #196]	; (256c <m2m_wifi_connect_sc+0x24c>)
    24a6:	47a0      	blx	r4
    24a8:	ab07      	add	r3, sp, #28
    24aa:	7859      	ldrb	r1, [r3, #1]
    24ac:	483a      	ldr	r0, [pc, #232]	; (2598 <m2m_wifi_connect_sc+0x278>)
    24ae:	47a0      	blx	r4
    24b0:	200d      	movs	r0, #13
    24b2:	4b31      	ldr	r3, [pc, #196]	; (2578 <m2m_wifi_connect_sc+0x258>)
    24b4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    24b6:	200c      	movs	r0, #12
    24b8:	4240      	negs	r0, r0
			goto ERR1;
    24ba:	e780      	b.n	23be <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    24bc:	2294      	movs	r2, #148	; 0x94
    24be:	0092      	lsls	r2, r2, #2
    24c0:	4928      	ldr	r1, [pc, #160]	; (2564 <m2m_wifi_connect_sc+0x244>)
    24c2:	4829      	ldr	r0, [pc, #164]	; (2568 <m2m_wifi_connect_sc+0x248>)
    24c4:	4c29      	ldr	r4, [pc, #164]	; (256c <m2m_wifi_connect_sc+0x24c>)
    24c6:	47a0      	blx	r4
    24c8:	ab07      	add	r3, sp, #28
    24ca:	7819      	ldrb	r1, [r3, #0]
    24cc:	4833      	ldr	r0, [pc, #204]	; (259c <m2m_wifi_connect_sc+0x27c>)
    24ce:	47a0      	blx	r4
    24d0:	200d      	movs	r0, #13
    24d2:	4b29      	ldr	r3, [pc, #164]	; (2578 <m2m_wifi_connect_sc+0x258>)
    24d4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    24d6:	200c      	movs	r0, #12
    24d8:	4240      	negs	r0, r0
			goto ERR1;
    24da:	e770      	b.n	23be <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    24dc:	1cb9      	adds	r1, r7, #2
    24de:	2016      	movs	r0, #22
    24e0:	ab02      	add	r3, sp, #8
    24e2:	469c      	mov	ip, r3
    24e4:	4460      	add	r0, ip
    24e6:	4b1c      	ldr	r3, [pc, #112]	; (2558 <m2m_wifi_connect_sc+0x238>)
    24e8:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    24ea:	787b      	ldrb	r3, [r7, #1]
    24ec:	aa07      	add	r2, sp, #28
    24ee:	4694      	mov	ip, r2
    24f0:	4463      	add	r3, ip
    24f2:	2200      	movs	r2, #0
    24f4:	709a      	strb	r2, [r3, #2]
    24f6:	e758      	b.n	23aa <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    24f8:	0038      	movs	r0, r7
    24fa:	4b20      	ldr	r3, [pc, #128]	; (257c <m2m_wifi_connect_sc+0x25c>)
    24fc:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    24fe:	1e43      	subs	r3, r0, #1
    2500:	b29b      	uxth	r3, r3
    2502:	2b3f      	cmp	r3, #63	; 0x3f
    2504:	d805      	bhi.n	2512 <m2m_wifi_connect_sc+0x1f2>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    2506:	1c42      	adds	r2, r0, #1
    2508:	0039      	movs	r1, r7
    250a:	a807      	add	r0, sp, #28
    250c:	4b12      	ldr	r3, [pc, #72]	; (2558 <m2m_wifi_connect_sc+0x238>)
    250e:	4798      	blx	r3
    2510:	e74b      	b.n	23aa <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    2512:	4a23      	ldr	r2, [pc, #140]	; (25a0 <m2m_wifi_connect_sc+0x280>)
    2514:	4913      	ldr	r1, [pc, #76]	; (2564 <m2m_wifi_connect_sc+0x244>)
    2516:	4814      	ldr	r0, [pc, #80]	; (2568 <m2m_wifi_connect_sc+0x248>)
    2518:	4b14      	ldr	r3, [pc, #80]	; (256c <m2m_wifi_connect_sc+0x24c>)
    251a:	4798      	blx	r3
    251c:	4821      	ldr	r0, [pc, #132]	; (25a4 <m2m_wifi_connect_sc+0x284>)
    251e:	4b15      	ldr	r3, [pc, #84]	; (2574 <m2m_wifi_connect_sc+0x254>)
    2520:	4798      	blx	r3
    2522:	200d      	movs	r0, #13
    2524:	4b14      	ldr	r3, [pc, #80]	; (2578 <m2m_wifi_connect_sc+0x258>)
    2526:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    2528:	200c      	movs	r0, #12
    252a:	4240      	negs	r0, r0
			goto ERR1;
    252c:	e747      	b.n	23be <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    252e:	223e      	movs	r2, #62	; 0x3e
    2530:	0039      	movs	r1, r7
    2532:	a807      	add	r0, sp, #28
    2534:	4b08      	ldr	r3, [pc, #32]	; (2558 <m2m_wifi_connect_sc+0x238>)
    2536:	4798      	blx	r3
    2538:	e737      	b.n	23aa <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    253a:	4a1b      	ldr	r2, [pc, #108]	; (25a8 <m2m_wifi_connect_sc+0x288>)
    253c:	4909      	ldr	r1, [pc, #36]	; (2564 <m2m_wifi_connect_sc+0x244>)
    253e:	480a      	ldr	r0, [pc, #40]	; (2568 <m2m_wifi_connect_sc+0x248>)
    2540:	4b0a      	ldr	r3, [pc, #40]	; (256c <m2m_wifi_connect_sc+0x24c>)
    2542:	4798      	blx	r3
    2544:	4819      	ldr	r0, [pc, #100]	; (25ac <m2m_wifi_connect_sc+0x28c>)
    2546:	4b0b      	ldr	r3, [pc, #44]	; (2574 <m2m_wifi_connect_sc+0x254>)
    2548:	4798      	blx	r3
    254a:	200d      	movs	r0, #13
    254c:	4b0a      	ldr	r3, [pc, #40]	; (2578 <m2m_wifi_connect_sc+0x258>)
    254e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    2550:	200c      	movs	r0, #12
    2552:	4240      	negs	r0, r0
		goto ERR1;
    2554:	e733      	b.n	23be <m2m_wifi_connect_sc+0x9e>
    2556:	46c0      	nop			; (mov r8, r8)
    2558:	00001651 	.word	0x00001651
    255c:	00001779 	.word	0x00001779
    2560:	0000021a 	.word	0x0000021a
    2564:	0000d268 	.word	0x0000d268
    2568:	0000cee4 	.word	0x0000cee4
    256c:	0000b88d 	.word	0x0000b88d
    2570:	0000d2b0 	.word	0x0000d2b0
    2574:	0000b9a9 	.word	0x0000b9a9
    2578:	0000b8c1 	.word	0x0000b8c1
    257c:	00001675 	.word	0x00001675
    2580:	00000226 	.word	0x00000226
    2584:	0000d2c4 	.word	0x0000d2c4
    2588:	0000d2d0 	.word	0x0000d2d0
    258c:	00000239 	.word	0x00000239
    2590:	0000d2e4 	.word	0x0000d2e4
    2594:	00000257 	.word	0x00000257
    2598:	0000d30c 	.word	0x0000d30c
    259c:	0000d2f0 	.word	0x0000d2f0
    25a0:	00000266 	.word	0x00000266
    25a4:	0000d328 	.word	0x0000d328
    25a8:	00000276 	.word	0x00000276
    25ac:	0000d344 	.word	0x0000d344

000025b0 <m2m_wifi_connect>:
{
    25b0:	b530      	push	{r4, r5, lr}
    25b2:	b083      	sub	sp, #12
    25b4:	ac06      	add	r4, sp, #24
    25b6:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    25b8:	2500      	movs	r5, #0
    25ba:	9501      	str	r5, [sp, #4]
    25bc:	9400      	str	r4, [sp, #0]
    25be:	4c02      	ldr	r4, [pc, #8]	; (25c8 <m2m_wifi_connect+0x18>)
    25c0:	47a0      	blx	r4
}
    25c2:	b003      	add	sp, #12
    25c4:	bd30      	pop	{r4, r5, pc}
    25c6:	46c0      	nop			; (mov r8, r8)
    25c8:	00002321 	.word	0x00002321

000025cc <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    25cc:	2000      	movs	r0, #0
    25ce:	4770      	bx	lr

000025d0 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    25d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    25d2:	b083      	sub	sp, #12
#endif
#if defined CONF_WINC_XO_XTALGM2_DIS
	val32 |= rHAVE_XO_XTALGM2_DIS_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    25d4:	2580      	movs	r5, #128	; 0x80
    25d6:	006d      	lsls	r5, r5, #1
    25d8:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    25da:	24a5      	movs	r4, #165	; 0xa5
    25dc:	0164      	lsls	r4, r4, #5
    25de:	4f08      	ldr	r7, [pc, #32]	; (2600 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    25e0:	4e08      	ldr	r6, [pc, #32]	; (2604 <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    25e2:	0029      	movs	r1, r5
    25e4:	0020      	movs	r0, r4
    25e6:	47b8      	blx	r7
			uint32 reg = 0;
    25e8:	2300      	movs	r3, #0
    25ea:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    25ec:	a901      	add	r1, sp, #4
    25ee:	0020      	movs	r0, r4
    25f0:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    25f2:	2800      	cmp	r0, #0
    25f4:	d1f5      	bne.n	25e2 <chip_apply_conf+0x12>
				if(reg == val32)
    25f6:	9b01      	ldr	r3, [sp, #4]
    25f8:	429d      	cmp	r5, r3
    25fa:	d1f2      	bne.n	25e2 <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    25fc:	b003      	add	sp, #12
    25fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2600:	00002ac1 	.word	0x00002ac1
    2604:	00002ab5 	.word	0x00002ab5

00002608 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    2608:	b500      	push	{lr}
    260a:	b083      	sub	sp, #12
	uint32 reg = 0;
    260c:	2300      	movs	r3, #0
    260e:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    2610:	a901      	add	r1, sp, #4
    2612:	4811      	ldr	r0, [pc, #68]	; (2658 <enable_interrupts+0x50>)
    2614:	4b11      	ldr	r3, [pc, #68]	; (265c <enable_interrupts+0x54>)
    2616:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    2618:	2800      	cmp	r0, #0
    261a:	d001      	beq.n	2620 <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    261c:	b003      	add	sp, #12
    261e:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    2620:	2180      	movs	r1, #128	; 0x80
    2622:	0049      	lsls	r1, r1, #1
    2624:	9b01      	ldr	r3, [sp, #4]
    2626:	4319      	orrs	r1, r3
    2628:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    262a:	480b      	ldr	r0, [pc, #44]	; (2658 <enable_interrupts+0x50>)
    262c:	4b0c      	ldr	r3, [pc, #48]	; (2660 <enable_interrupts+0x58>)
    262e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    2630:	2800      	cmp	r0, #0
    2632:	d1f3      	bne.n	261c <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    2634:	a901      	add	r1, sp, #4
    2636:	20d0      	movs	r0, #208	; 0xd0
    2638:	0140      	lsls	r0, r0, #5
    263a:	4b08      	ldr	r3, [pc, #32]	; (265c <enable_interrupts+0x54>)
    263c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    263e:	2800      	cmp	r0, #0
    2640:	d1ec      	bne.n	261c <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    2642:	2180      	movs	r1, #128	; 0x80
    2644:	0249      	lsls	r1, r1, #9
    2646:	9b01      	ldr	r3, [sp, #4]
    2648:	4319      	orrs	r1, r3
    264a:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    264c:	20d0      	movs	r0, #208	; 0xd0
    264e:	0140      	lsls	r0, r0, #5
    2650:	4b03      	ldr	r3, [pc, #12]	; (2660 <enable_interrupts+0x58>)
    2652:	4798      	blx	r3
    2654:	e7e2      	b.n	261c <enable_interrupts+0x14>
    2656:	46c0      	nop			; (mov r8, r8)
    2658:	00001408 	.word	0x00001408
    265c:	00002ab5 	.word	0x00002ab5
    2660:	00002ac1 	.word	0x00002ac1

00002664 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    2664:	b510      	push	{r4, lr}
    2666:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    2668:	4b28      	ldr	r3, [pc, #160]	; (270c <nmi_get_chipid+0xa8>)
    266a:	681c      	ldr	r4, [r3, #0]
    266c:	2c00      	cmp	r4, #0
    266e:	d004      	beq.n	267a <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    2670:	4b26      	ldr	r3, [pc, #152]	; (270c <nmi_get_chipid+0xa8>)
    2672:	681c      	ldr	r4, [r3, #0]
}
    2674:	0020      	movs	r0, r4
    2676:	b002      	add	sp, #8
    2678:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    267a:	0019      	movs	r1, r3
    267c:	2080      	movs	r0, #128	; 0x80
    267e:	0140      	lsls	r0, r0, #5
    2680:	4b23      	ldr	r3, [pc, #140]	; (2710 <nmi_get_chipid+0xac>)
    2682:	4798      	blx	r3
    2684:	2800      	cmp	r0, #0
    2686:	d003      	beq.n	2690 <nmi_get_chipid+0x2c>
			chipid = 0;
    2688:	2200      	movs	r2, #0
    268a:	4b20      	ldr	r3, [pc, #128]	; (270c <nmi_get_chipid+0xa8>)
    268c:	601a      	str	r2, [r3, #0]
			return 0;
    268e:	e7f1      	b.n	2674 <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    2690:	a901      	add	r1, sp, #4
    2692:	4820      	ldr	r0, [pc, #128]	; (2714 <nmi_get_chipid+0xb0>)
    2694:	4b1e      	ldr	r3, [pc, #120]	; (2710 <nmi_get_chipid+0xac>)
    2696:	4798      	blx	r3
    2698:	2800      	cmp	r0, #0
    269a:	d003      	beq.n	26a4 <nmi_get_chipid+0x40>
			chipid = 0;
    269c:	2200      	movs	r2, #0
    269e:	4b1b      	ldr	r3, [pc, #108]	; (270c <nmi_get_chipid+0xa8>)
    26a0:	601a      	str	r2, [r3, #0]
			return 0;
    26a2:	e7e7      	b.n	2674 <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    26a4:	4b19      	ldr	r3, [pc, #100]	; (270c <nmi_get_chipid+0xa8>)
    26a6:	681b      	ldr	r3, [r3, #0]
    26a8:	4a1b      	ldr	r2, [pc, #108]	; (2718 <nmi_get_chipid+0xb4>)
    26aa:	4293      	cmp	r3, r2
    26ac:	d00e      	beq.n	26cc <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    26ae:	4a1b      	ldr	r2, [pc, #108]	; (271c <nmi_get_chipid+0xb8>)
    26b0:	4293      	cmp	r3, r2
    26b2:	d012      	beq.n	26da <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    26b4:	4a1a      	ldr	r2, [pc, #104]	; (2720 <nmi_get_chipid+0xbc>)
    26b6:	4293      	cmp	r3, r2
    26b8:	d01c      	beq.n	26f4 <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    26ba:	4914      	ldr	r1, [pc, #80]	; (270c <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    26bc:	4a19      	ldr	r2, [pc, #100]	; (2724 <nmi_get_chipid+0xc0>)
    26be:	680b      	ldr	r3, [r1, #0]
    26c0:	401a      	ands	r2, r3
		chipid |= 0x050000;
    26c2:	23a0      	movs	r3, #160	; 0xa0
    26c4:	02db      	lsls	r3, r3, #11
    26c6:	4313      	orrs	r3, r2
    26c8:	600b      	str	r3, [r1, #0]
    26ca:	e7d1      	b.n	2670 <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    26cc:	9b01      	ldr	r3, [sp, #4]
    26ce:	2b01      	cmp	r3, #1
    26d0:	d0f3      	beq.n	26ba <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    26d2:	4a15      	ldr	r2, [pc, #84]	; (2728 <nmi_get_chipid+0xc4>)
    26d4:	4b0d      	ldr	r3, [pc, #52]	; (270c <nmi_get_chipid+0xa8>)
    26d6:	601a      	str	r2, [r3, #0]
    26d8:	e7ef      	b.n	26ba <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    26da:	9b01      	ldr	r3, [sp, #4]
    26dc:	2b03      	cmp	r3, #3
    26de:	d0ec      	beq.n	26ba <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    26e0:	2b04      	cmp	r3, #4
    26e2:	d003      	beq.n	26ec <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    26e4:	4a11      	ldr	r2, [pc, #68]	; (272c <nmi_get_chipid+0xc8>)
    26e6:	4b09      	ldr	r3, [pc, #36]	; (270c <nmi_get_chipid+0xa8>)
    26e8:	601a      	str	r2, [r3, #0]
    26ea:	e7e6      	b.n	26ba <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    26ec:	4a10      	ldr	r2, [pc, #64]	; (2730 <nmi_get_chipid+0xcc>)
    26ee:	4b07      	ldr	r3, [pc, #28]	; (270c <nmi_get_chipid+0xa8>)
    26f0:	601a      	str	r2, [r3, #0]
    26f2:	e7e2      	b.n	26ba <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    26f4:	4905      	ldr	r1, [pc, #20]	; (270c <nmi_get_chipid+0xa8>)
    26f6:	20ec      	movs	r0, #236	; 0xec
    26f8:	0380      	lsls	r0, r0, #14
    26fa:	4b05      	ldr	r3, [pc, #20]	; (2710 <nmi_get_chipid+0xac>)
    26fc:	4798      	blx	r3
    26fe:	2800      	cmp	r0, #0
    2700:	d0db      	beq.n	26ba <nmi_get_chipid+0x56>
			chipid = 0;
    2702:	2200      	movs	r2, #0
    2704:	4b01      	ldr	r3, [pc, #4]	; (270c <nmi_get_chipid+0xa8>)
    2706:	601a      	str	r2, [r3, #0]
			return 0;
    2708:	e7b4      	b.n	2674 <nmi_get_chipid+0x10>
    270a:	46c0      	nop			; (mov r8, r8)
    270c:	200003a8 	.word	0x200003a8
    2710:	00002ab5 	.word	0x00002ab5
    2714:	000013f4 	.word	0x000013f4
    2718:	001002a0 	.word	0x001002a0
    271c:	001002b0 	.word	0x001002b0
    2720:	001000f0 	.word	0x001000f0
    2724:	fff0ffff 	.word	0xfff0ffff
    2728:	001002a1 	.word	0x001002a1
    272c:	001002b2 	.word	0x001002b2
    2730:	001002b1 	.word	0x001002b1

00002734 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    2734:	b530      	push	{r4, r5, lr}
    2736:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    2738:	4c16      	ldr	r4, [pc, #88]	; (2794 <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    273a:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    273c:	a901      	add	r1, sp, #4
    273e:	2010      	movs	r0, #16
    2740:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    2742:	2800      	cmp	r0, #0
    2744:	d11c      	bne.n	2780 <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    2746:	9b01      	ldr	r3, [sp, #4]
    2748:	422b      	tst	r3, r5
    274a:	d1f7      	bne.n	273c <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    274c:	a901      	add	r1, sp, #4
    274e:	3001      	adds	r0, #1
    2750:	4b10      	ldr	r3, [pc, #64]	; (2794 <chip_sleep+0x60>)
    2752:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    2754:	2800      	cmp	r0, #0
    2756:	d113      	bne.n	2780 <chip_sleep+0x4c>
	if(reg & NBIT1)
    2758:	9901      	ldr	r1, [sp, #4]
    275a:	078b      	lsls	r3, r1, #30
    275c:	d507      	bpl.n	276e <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    275e:	2302      	movs	r3, #2
    2760:	4399      	bics	r1, r3
    2762:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    2764:	3001      	adds	r0, #1
    2766:	4b0c      	ldr	r3, [pc, #48]	; (2798 <chip_sleep+0x64>)
    2768:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    276a:	2800      	cmp	r0, #0
    276c:	d108      	bne.n	2780 <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    276e:	a901      	add	r1, sp, #4
    2770:	200b      	movs	r0, #11
    2772:	4b08      	ldr	r3, [pc, #32]	; (2794 <chip_sleep+0x60>)
    2774:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    2776:	2800      	cmp	r0, #0
    2778:	d102      	bne.n	2780 <chip_sleep+0x4c>
	if(reg & NBIT0)
    277a:	9901      	ldr	r1, [sp, #4]
    277c:	07cb      	lsls	r3, r1, #31
    277e:	d401      	bmi.n	2784 <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    2780:	b003      	add	sp, #12
    2782:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    2784:	2301      	movs	r3, #1
    2786:	4399      	bics	r1, r3
    2788:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    278a:	300b      	adds	r0, #11
    278c:	4b02      	ldr	r3, [pc, #8]	; (2798 <chip_sleep+0x64>)
    278e:	4798      	blx	r3
    2790:	e7f6      	b.n	2780 <chip_sleep+0x4c>
    2792:	46c0      	nop			; (mov r8, r8)
    2794:	00002ab5 	.word	0x00002ab5
    2798:	00002ac1 	.word	0x00002ac1

0000279c <chip_wake>:
sint8 chip_wake(void)
{
    279c:	b5f0      	push	{r4, r5, r6, r7, lr}
    279e:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    27a0:	2300      	movs	r3, #0
    27a2:	9301      	str	r3, [sp, #4]
    27a4:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    27a6:	a901      	add	r1, sp, #4
    27a8:	200b      	movs	r0, #11
    27aa:	4b28      	ldr	r3, [pc, #160]	; (284c <chip_wake+0xb0>)
    27ac:	4798      	blx	r3
    27ae:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    27b0:	d130      	bne.n	2814 <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    27b2:	9901      	ldr	r1, [sp, #4]
    27b4:	07cb      	lsls	r3, r1, #31
    27b6:	d406      	bmi.n	27c6 <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    27b8:	2301      	movs	r3, #1
    27ba:	4319      	orrs	r1, r3
    27bc:	200b      	movs	r0, #11
    27be:	4b24      	ldr	r3, [pc, #144]	; (2850 <chip_wake+0xb4>)
    27c0:	4798      	blx	r3
    27c2:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    27c4:	d126      	bne.n	2814 <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    27c6:	a901      	add	r1, sp, #4
    27c8:	2001      	movs	r0, #1
    27ca:	4b20      	ldr	r3, [pc, #128]	; (284c <chip_wake+0xb0>)
    27cc:	4798      	blx	r3
    27ce:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    27d0:	d120      	bne.n	2814 <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    27d2:	9901      	ldr	r1, [sp, #4]
    27d4:	078b      	lsls	r3, r1, #30
    27d6:	d520      	bpl.n	281a <chip_wake+0x7e>
{
    27d8:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    27da:	4f1c      	ldr	r7, [pc, #112]	; (284c <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    27dc:	4e1d      	ldr	r6, [pc, #116]	; (2854 <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    27de:	4669      	mov	r1, sp
    27e0:	200f      	movs	r0, #15
    27e2:	47b8      	blx	r7
    27e4:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    27e6:	d120      	bne.n	282a <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    27e8:	9b00      	ldr	r3, [sp, #0]
    27ea:	075b      	lsls	r3, r3, #29
    27ec:	d42b      	bmi.n	2846 <chip_wake+0xaa>
		nm_bsp_sleep(2);
    27ee:	2002      	movs	r0, #2
    27f0:	47b0      	blx	r6
    27f2:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    27f4:	2d00      	cmp	r5, #0
    27f6:	d1f2      	bne.n	27de <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    27f8:	22ad      	movs	r2, #173	; 0xad
    27fa:	0052      	lsls	r2, r2, #1
    27fc:	4916      	ldr	r1, [pc, #88]	; (2858 <chip_wake+0xbc>)
    27fe:	4817      	ldr	r0, [pc, #92]	; (285c <chip_wake+0xc0>)
    2800:	4b17      	ldr	r3, [pc, #92]	; (2860 <chip_wake+0xc4>)
    2802:	4798      	blx	r3
    2804:	4817      	ldr	r0, [pc, #92]	; (2864 <chip_wake+0xc8>)
    2806:	4b18      	ldr	r3, [pc, #96]	; (2868 <chip_wake+0xcc>)
    2808:	4798      	blx	r3
    280a:	200d      	movs	r0, #13
    280c:	4b17      	ldr	r3, [pc, #92]	; (286c <chip_wake+0xd0>)
    280e:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    2810:	2404      	movs	r4, #4
    2812:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    2814:	0020      	movs	r0, r4
    2816:	b003      	add	sp, #12
    2818:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    281a:	2302      	movs	r3, #2
    281c:	4319      	orrs	r1, r3
    281e:	2001      	movs	r0, #1
    2820:	4b0b      	ldr	r3, [pc, #44]	; (2850 <chip_wake+0xb4>)
    2822:	4798      	blx	r3
    2824:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    2826:	d0d7      	beq.n	27d8 <chip_wake+0x3c>
    2828:	e7f4      	b.n	2814 <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    282a:	22a8      	movs	r2, #168	; 0xa8
    282c:	0052      	lsls	r2, r2, #1
    282e:	490a      	ldr	r1, [pc, #40]	; (2858 <chip_wake+0xbc>)
    2830:	480a      	ldr	r0, [pc, #40]	; (285c <chip_wake+0xc0>)
    2832:	4d0b      	ldr	r5, [pc, #44]	; (2860 <chip_wake+0xc4>)
    2834:	47a8      	blx	r5
    2836:	9a00      	ldr	r2, [sp, #0]
    2838:	0021      	movs	r1, r4
    283a:	480d      	ldr	r0, [pc, #52]	; (2870 <chip_wake+0xd4>)
    283c:	47a8      	blx	r5
    283e:	200d      	movs	r0, #13
    2840:	4b0a      	ldr	r3, [pc, #40]	; (286c <chip_wake+0xd0>)
    2842:	4798      	blx	r3
			goto _WAKE_EXIT;
    2844:	e7e6      	b.n	2814 <chip_wake+0x78>
	nm_bus_reset();
    2846:	4b0b      	ldr	r3, [pc, #44]	; (2874 <chip_wake+0xd8>)
    2848:	4798      	blx	r3
    284a:	e7e3      	b.n	2814 <chip_wake+0x78>
    284c:	00002ab5 	.word	0x00002ab5
    2850:	00002ac1 	.word	0x00002ac1
    2854:	000012d9 	.word	0x000012d9
    2858:	0000d424 	.word	0x0000d424
    285c:	0000cee4 	.word	0x0000cee4
    2860:	0000b88d 	.word	0x0000b88d
    2864:	0000d46c 	.word	0x0000d46c
    2868:	0000b9a9 	.word	0x0000b9a9
    286c:	0000b8c1 	.word	0x0000b8c1
    2870:	0000d454 	.word	0x0000d454
    2874:	00002a9d 	.word	0x00002a9d

00002878 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    2878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    287a:	0007      	movs	r7, r0
				M2M_MIN_REQ_DRV_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    287c:	4d2d      	ldr	r5, [pc, #180]	; (2934 <wait_for_bootrom+0xbc>)
    287e:	4c2e      	ldr	r4, [pc, #184]	; (2938 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    2880:	4e2e      	ldr	r6, [pc, #184]	; (293c <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    2882:	0028      	movs	r0, r5
    2884:	47a0      	blx	r4
		if (reg & 0x80000000) {
    2886:	2800      	cmp	r0, #0
    2888:	db02      	blt.n	2890 <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    288a:	2001      	movs	r0, #1
    288c:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    288e:	e7f8      	b.n	2882 <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    2890:	482b      	ldr	r0, [pc, #172]	; (2940 <wait_for_bootrom+0xc8>)
    2892:	4b29      	ldr	r3, [pc, #164]	; (2938 <wait_for_bootrom+0xc0>)
    2894:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    2896:	07c3      	lsls	r3, r0, #31
    2898:	d409      	bmi.n	28ae <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    289a:	4e28      	ldr	r6, [pc, #160]	; (293c <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    289c:	4c29      	ldr	r4, [pc, #164]	; (2944 <wait_for_bootrom+0xcc>)
    289e:	4d26      	ldr	r5, [pc, #152]	; (2938 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    28a0:	2001      	movs	r0, #1
    28a2:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    28a4:	0020      	movs	r0, r4
    28a6:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    28a8:	4b27      	ldr	r3, [pc, #156]	; (2948 <wait_for_bootrom+0xd0>)
    28aa:	4298      	cmp	r0, r3
    28ac:	d1f8      	bne.n	28a0 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    28ae:	2f02      	cmp	r7, #2
    28b0:	d021      	beq.n	28f6 <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    28b2:	2f03      	cmp	r7, #3
    28b4:	d029      	beq.n	290a <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    28b6:	2f04      	cmp	r7, #4
    28b8:	d030      	beq.n	291c <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    28ba:	4924      	ldr	r1, [pc, #144]	; (294c <wait_for_bootrom+0xd4>)
    28bc:	4824      	ldr	r0, [pc, #144]	; (2950 <wait_for_bootrom+0xd8>)
    28be:	4b25      	ldr	r3, [pc, #148]	; (2954 <wait_for_bootrom+0xdc>)
    28c0:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    28c2:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    28c4:	4b24      	ldr	r3, [pc, #144]	; (2958 <wait_for_bootrom+0xe0>)
    28c6:	4798      	blx	r3
    28c8:	0500      	lsls	r0, r0, #20
    28ca:	0d00      	lsrs	r0, r0, #20
    28cc:	4b23      	ldr	r3, [pc, #140]	; (295c <wait_for_bootrom+0xe4>)
    28ce:	4298      	cmp	r0, r3
    28d0:	d82a      	bhi.n	2928 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    28d2:	0020      	movs	r0, r4
    28d4:	4b22      	ldr	r3, [pc, #136]	; (2960 <wait_for_bootrom+0xe8>)
    28d6:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    28d8:	4822      	ldr	r0, [pc, #136]	; (2964 <wait_for_bootrom+0xec>)
    28da:	4c23      	ldr	r4, [pc, #140]	; (2968 <wait_for_bootrom+0xf0>)
    28dc:	47a0      	blx	r4
    28de:	491b      	ldr	r1, [pc, #108]	; (294c <wait_for_bootrom+0xd4>)
    28e0:	4822      	ldr	r0, [pc, #136]	; (296c <wait_for_bootrom+0xf4>)
    28e2:	47a0      	blx	r4
    28e4:	200d      	movs	r0, #13
    28e6:	4b22      	ldr	r3, [pc, #136]	; (2970 <wait_for_bootrom+0xf8>)
    28e8:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    28ea:	4922      	ldr	r1, [pc, #136]	; (2974 <wait_for_bootrom+0xfc>)
    28ec:	4815      	ldr	r0, [pc, #84]	; (2944 <wait_for_bootrom+0xcc>)
    28ee:	4b19      	ldr	r3, [pc, #100]	; (2954 <wait_for_bootrom+0xdc>)
    28f0:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    28f2:	2000      	movs	r0, #0
    28f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    28f6:	4920      	ldr	r1, [pc, #128]	; (2978 <wait_for_bootrom+0x100>)
    28f8:	4820      	ldr	r0, [pc, #128]	; (297c <wait_for_bootrom+0x104>)
    28fa:	4c16      	ldr	r4, [pc, #88]	; (2954 <wait_for_bootrom+0xdc>)
    28fc:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    28fe:	2180      	movs	r1, #128	; 0x80
    2900:	0349      	lsls	r1, r1, #13
    2902:	4813      	ldr	r0, [pc, #76]	; (2950 <wait_for_bootrom+0xd8>)
    2904:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    2906:	2400      	movs	r4, #0
    2908:	e7dc      	b.n	28c4 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    290a:	491b      	ldr	r1, [pc, #108]	; (2978 <wait_for_bootrom+0x100>)
    290c:	481b      	ldr	r0, [pc, #108]	; (297c <wait_for_bootrom+0x104>)
    290e:	4c11      	ldr	r4, [pc, #68]	; (2954 <wait_for_bootrom+0xdc>)
    2910:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    2912:	2100      	movs	r1, #0
    2914:	480e      	ldr	r0, [pc, #56]	; (2950 <wait_for_bootrom+0xd8>)
    2916:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    2918:	2400      	movs	r4, #0
    291a:	e7d3      	b.n	28c4 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    291c:	490b      	ldr	r1, [pc, #44]	; (294c <wait_for_bootrom+0xd4>)
    291e:	480c      	ldr	r0, [pc, #48]	; (2950 <wait_for_bootrom+0xd8>)
    2920:	4b0c      	ldr	r3, [pc, #48]	; (2954 <wait_for_bootrom+0xdc>)
    2922:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    2924:	2480      	movs	r4, #128	; 0x80
    2926:	e7cd      	b.n	28c4 <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    2928:	2002      	movs	r0, #2
    292a:	4320      	orrs	r0, r4
    292c:	4b0c      	ldr	r3, [pc, #48]	; (2960 <wait_for_bootrom+0xe8>)
    292e:	4798      	blx	r3
    2930:	e7d2      	b.n	28d8 <wait_for_bootrom+0x60>
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	00001014 	.word	0x00001014
    2938:	00002aa9 	.word	0x00002aa9
    293c:	000012d9 	.word	0x000012d9
    2940:	000207bc 	.word	0x000207bc
    2944:	000c000c 	.word	0x000c000c
    2948:	10add09e 	.word	0x10add09e
    294c:	13301354 	.word	0x13301354
    2950:	0000108c 	.word	0x0000108c
    2954:	00002ac1 	.word	0x00002ac1
    2958:	00002665 	.word	0x00002665
    295c:	0000039f 	.word	0x0000039f
    2960:	000025d1 	.word	0x000025d1
    2964:	0000d214 	.word	0x0000d214
    2968:	0000b88d 	.word	0x0000b88d
    296c:	0000d488 	.word	0x0000d488
    2970:	0000b8c1 	.word	0x0000b8c1
    2974:	ef522f61 	.word	0xef522f61
    2978:	3c1cd57d 	.word	0x3c1cd57d
    297c:	000207ac 	.word	0x000207ac

00002980 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    2980:	b570      	push	{r4, r5, r6, lr}
    2982:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    2984:	4b15      	ldr	r3, [pc, #84]	; (29dc <wait_for_firmware_start+0x5c>)
    2986:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    2988:	4b15      	ldr	r3, [pc, #84]	; (29e0 <wait_for_firmware_start+0x60>)
    298a:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    298c:	3802      	subs	r0, #2
    298e:	2801      	cmp	r0, #1
    2990:	d911      	bls.n	29b6 <wait_for_firmware_start+0x36>
{
    2992:	2401      	movs	r4, #1
    2994:	4264      	negs	r4, r4
    2996:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    2998:	4e12      	ldr	r6, [pc, #72]	; (29e4 <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    299a:	4d13      	ldr	r5, [pc, #76]	; (29e8 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    299c:	9b00      	ldr	r3, [sp, #0]
    299e:	4298      	cmp	r0, r3
    29a0:	d00e      	beq.n	29c0 <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    29a2:	2002      	movs	r0, #2
    29a4:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    29a6:	9801      	ldr	r0, [sp, #4]
    29a8:	47a8      	blx	r5
    29aa:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    29ac:	2c00      	cmp	r4, #0
    29ae:	d1f5      	bne.n	299c <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    29b0:	2005      	movs	r0, #5
    29b2:	4240      	negs	r0, r0
    29b4:	e009      	b.n	29ca <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    29b6:	4b0d      	ldr	r3, [pc, #52]	; (29ec <wait_for_firmware_start+0x6c>)
    29b8:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    29ba:	4b0d      	ldr	r3, [pc, #52]	; (29f0 <wait_for_firmware_start+0x70>)
    29bc:	9300      	str	r3, [sp, #0]
    29be:	e7e8      	b.n	2992 <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    29c0:	9a00      	ldr	r2, [sp, #0]
    29c2:	4b07      	ldr	r3, [pc, #28]	; (29e0 <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    29c4:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    29c6:	429a      	cmp	r2, r3
    29c8:	d001      	beq.n	29ce <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    29ca:	b002      	add	sp, #8
    29cc:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    29ce:	2100      	movs	r1, #0
    29d0:	4802      	ldr	r0, [pc, #8]	; (29dc <wait_for_firmware_start+0x5c>)
    29d2:	4b08      	ldr	r3, [pc, #32]	; (29f4 <wait_for_firmware_start+0x74>)
    29d4:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    29d6:	2000      	movs	r0, #0
    29d8:	e7f7      	b.n	29ca <wait_for_firmware_start+0x4a>
    29da:	46c0      	nop			; (mov r8, r8)
    29dc:	0000108c 	.word	0x0000108c
    29e0:	02532636 	.word	0x02532636
    29e4:	000012d9 	.word	0x000012d9
    29e8:	00002aa9 	.word	0x00002aa9
    29ec:	000207ac 	.word	0x000207ac
    29f0:	d75dc1c3 	.word	0xd75dc1c3
    29f4:	00002ac1 	.word	0x00002ac1

000029f8 <chip_deinit>:

sint8 chip_deinit(void)
{
    29f8:	b510      	push	{r4, lr}
    29fa:	b082      	sub	sp, #8
	uint32 reg = 0;
    29fc:	2300      	movs	r3, #0
    29fe:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    2a00:	a901      	add	r1, sp, #4
    2a02:	20a0      	movs	r0, #160	; 0xa0
    2a04:	0140      	lsls	r0, r0, #5
    2a06:	4b14      	ldr	r3, [pc, #80]	; (2a58 <chip_deinit+0x60>)
    2a08:	4798      	blx	r3
    2a0a:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    2a0c:	d115      	bne.n	2a3a <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    2a0e:	4913      	ldr	r1, [pc, #76]	; (2a5c <chip_deinit+0x64>)
    2a10:	9b01      	ldr	r3, [sp, #4]
    2a12:	4019      	ands	r1, r3
    2a14:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    2a16:	20a0      	movs	r0, #160	; 0xa0
    2a18:	0140      	lsls	r0, r0, #5
    2a1a:	4b11      	ldr	r3, [pc, #68]	; (2a60 <chip_deinit+0x68>)
    2a1c:	4798      	blx	r3
    2a1e:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    2a20:	d016      	beq.n	2a50 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    2a22:	4a10      	ldr	r2, [pc, #64]	; (2a64 <chip_deinit+0x6c>)
    2a24:	4910      	ldr	r1, [pc, #64]	; (2a68 <chip_deinit+0x70>)
    2a26:	4811      	ldr	r0, [pc, #68]	; (2a6c <chip_deinit+0x74>)
    2a28:	4b11      	ldr	r3, [pc, #68]	; (2a70 <chip_deinit+0x78>)
    2a2a:	4798      	blx	r3
    2a2c:	4811      	ldr	r0, [pc, #68]	; (2a74 <chip_deinit+0x7c>)
    2a2e:	4b12      	ldr	r3, [pc, #72]	; (2a78 <chip_deinit+0x80>)
    2a30:	4798      	blx	r3
    2a32:	200d      	movs	r0, #13
    2a34:	4b11      	ldr	r3, [pc, #68]	; (2a7c <chip_deinit+0x84>)
    2a36:	4798      	blx	r3
		goto ERR1;
    2a38:	e00a      	b.n	2a50 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    2a3a:	4a11      	ldr	r2, [pc, #68]	; (2a80 <chip_deinit+0x88>)
    2a3c:	490a      	ldr	r1, [pc, #40]	; (2a68 <chip_deinit+0x70>)
    2a3e:	480b      	ldr	r0, [pc, #44]	; (2a6c <chip_deinit+0x74>)
    2a40:	4b0b      	ldr	r3, [pc, #44]	; (2a70 <chip_deinit+0x78>)
    2a42:	4798      	blx	r3
    2a44:	480b      	ldr	r0, [pc, #44]	; (2a74 <chip_deinit+0x7c>)
    2a46:	4b0c      	ldr	r3, [pc, #48]	; (2a78 <chip_deinit+0x80>)
    2a48:	4798      	blx	r3
    2a4a:	200d      	movs	r0, #13
    2a4c:	4b0b      	ldr	r3, [pc, #44]	; (2a7c <chip_deinit+0x84>)
    2a4e:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    2a50:	0020      	movs	r0, r4
    2a52:	b002      	add	sp, #8
    2a54:	bd10      	pop	{r4, pc}
    2a56:	46c0      	nop			; (mov r8, r8)
    2a58:	00002ab5 	.word	0x00002ab5
    2a5c:	fffffbff 	.word	0xfffffbff
    2a60:	00002ac1 	.word	0x00002ac1
    2a64:	00000207 	.word	0x00000207
    2a68:	0000d430 	.word	0x0000d430
    2a6c:	0000cee4 	.word	0x0000cee4
    2a70:	0000b88d 	.word	0x0000b88d
    2a74:	0000d43c 	.word	0x0000d43c
    2a78:	0000b9a9 	.word	0x0000b9a9
    2a7c:	0000b8c1 	.word	0x0000b8c1
    2a80:	00000201 	.word	0x00000201

00002a84 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    2a84:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    2a86:	4b01      	ldr	r3, [pc, #4]	; (2a8c <nm_bus_iface_init+0x8>)
    2a88:	4798      	blx	r3
	return ret;
}
    2a8a:	bd10      	pop	{r4, pc}
    2a8c:	00001395 	.word	0x00001395

00002a90 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    2a90:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    2a92:	4b01      	ldr	r3, [pc, #4]	; (2a98 <nm_bus_iface_deinit+0x8>)
    2a94:	4798      	blx	r3

	return ret;
}
    2a96:	bd10      	pop	{r4, pc}
    2a98:	000015e5 	.word	0x000015e5

00002a9c <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    2a9c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    2a9e:	4b01      	ldr	r3, [pc, #4]	; (2aa4 <nm_bus_reset+0x8>)
    2aa0:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    2aa2:	bd10      	pop	{r4, pc}
    2aa4:	00003445 	.word	0x00003445

00002aa8 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    2aa8:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    2aaa:	4b01      	ldr	r3, [pc, #4]	; (2ab0 <nm_read_reg+0x8>)
    2aac:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    2aae:	bd10      	pop	{r4, pc}
    2ab0:	0000347d 	.word	0x0000347d

00002ab4 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    2ab4:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    2ab6:	4b01      	ldr	r3, [pc, #4]	; (2abc <nm_read_reg_with_ret+0x8>)
    2ab8:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    2aba:	bd10      	pop	{r4, pc}
    2abc:	00003491 	.word	0x00003491

00002ac0 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    2ac0:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    2ac2:	4b01      	ldr	r3, [pc, #4]	; (2ac8 <nm_write_reg+0x8>)
    2ac4:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    2ac6:	bd10      	pop	{r4, pc}
    2ac8:	000034a9 	.word	0x000034a9

00002acc <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    2acc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ace:	46d6      	mov	lr, sl
    2ad0:	464f      	mov	r7, r9
    2ad2:	4646      	mov	r6, r8
    2ad4:	b5c0      	push	{r6, r7, lr}
    2ad6:	b082      	sub	sp, #8
    2ad8:	4680      	mov	r8, r0
    2ada:	4689      	mov	r9, r1
    2adc:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    2ade:	4b13      	ldr	r3, [pc, #76]	; (2b2c <nm_read_block+0x60>)
    2ae0:	881f      	ldrh	r7, [r3, #0]
    2ae2:	3f08      	subs	r7, #8
    2ae4:	b2bb      	uxth	r3, r7
    2ae6:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    2ae8:	001e      	movs	r6, r3
    2aea:	0004      	movs	r4, r0
    2aec:	429a      	cmp	r2, r3
    2aee:	d91a      	bls.n	2b26 <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    2af0:	4b0f      	ldr	r3, [pc, #60]	; (2b30 <nm_read_block+0x64>)
    2af2:	469a      	mov	sl, r3
    2af4:	1a37      	subs	r7, r6, r0
    2af6:	4643      	mov	r3, r8
    2af8:	1ae1      	subs	r1, r4, r3
    2afa:	4449      	add	r1, r9
    2afc:	9a01      	ldr	r2, [sp, #4]
    2afe:	0020      	movs	r0, r4
    2b00:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    2b02:	2800      	cmp	r0, #0
    2b04:	d109      	bne.n	2b1a <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    2b06:	1bad      	subs	r5, r5, r6
    2b08:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    2b0a:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    2b0c:	42b5      	cmp	r5, r6
    2b0e:	d8f2      	bhi.n	2af6 <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    2b10:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    2b12:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    2b14:	0020      	movs	r0, r4
    2b16:	4b06      	ldr	r3, [pc, #24]	; (2b30 <nm_read_block+0x64>)
    2b18:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    2b1a:	b002      	add	sp, #8
    2b1c:	bc1c      	pop	{r2, r3, r4}
    2b1e:	4690      	mov	r8, r2
    2b20:	4699      	mov	r9, r3
    2b22:	46a2      	mov	sl, r4
    2b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    2b26:	2100      	movs	r1, #0
    2b28:	e7f2      	b.n	2b10 <nm_read_block+0x44>
    2b2a:	46c0      	nop			; (mov r8, r8)
    2b2c:	2000000c 	.word	0x2000000c
    2b30:	000035e9 	.word	0x000035e9

00002b34 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    2b34:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b36:	46d6      	mov	lr, sl
    2b38:	464f      	mov	r7, r9
    2b3a:	4646      	mov	r6, r8
    2b3c:	b5c0      	push	{r6, r7, lr}
    2b3e:	b082      	sub	sp, #8
    2b40:	4680      	mov	r8, r0
    2b42:	4689      	mov	r9, r1
    2b44:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    2b46:	4b13      	ldr	r3, [pc, #76]	; (2b94 <nm_write_block+0x60>)
    2b48:	881f      	ldrh	r7, [r3, #0]
    2b4a:	3f08      	subs	r7, #8
    2b4c:	b2bb      	uxth	r3, r7
    2b4e:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    2b50:	001e      	movs	r6, r3
    2b52:	0004      	movs	r4, r0
    2b54:	429a      	cmp	r2, r3
    2b56:	d91a      	bls.n	2b8e <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    2b58:	4b0f      	ldr	r3, [pc, #60]	; (2b98 <nm_write_block+0x64>)
    2b5a:	469a      	mov	sl, r3
    2b5c:	1a37      	subs	r7, r6, r0
    2b5e:	4643      	mov	r3, r8
    2b60:	1ae1      	subs	r1, r4, r3
    2b62:	4449      	add	r1, r9
    2b64:	9a01      	ldr	r2, [sp, #4]
    2b66:	0020      	movs	r0, r4
    2b68:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    2b6a:	2800      	cmp	r0, #0
    2b6c:	d109      	bne.n	2b82 <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    2b6e:	1bad      	subs	r5, r5, r6
    2b70:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    2b72:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    2b74:	42b5      	cmp	r5, r6
    2b76:	d8f2      	bhi.n	2b5e <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    2b78:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    2b7a:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    2b7c:	0020      	movs	r0, r4
    2b7e:	4b06      	ldr	r3, [pc, #24]	; (2b98 <nm_write_block+0x64>)
    2b80:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    2b82:	b002      	add	sp, #8
    2b84:	bc1c      	pop	{r2, r3, r4}
    2b86:	4690      	mov	r8, r2
    2b88:	4699      	mov	r9, r3
    2b8a:	46a2      	mov	sl, r4
    2b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    2b8e:	2100      	movs	r1, #0
    2b90:	e7f2      	b.n	2b78 <nm_write_block+0x44>
    2b92:	46c0      	nop			; (mov r8, r8)
    2b94:	2000000c 	.word	0x2000000c
    2b98:	00003745 	.word	0x00003745

00002b9c <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    2b9c:	b570      	push	{r4, r5, r6, lr}
    2b9e:	b084      	sub	sp, #16
    2ba0:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    2ba2:	2300      	movs	r3, #0
    2ba4:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    2ba6:	2208      	movs	r2, #8
    2ba8:	2100      	movs	r1, #0
    2baa:	a801      	add	r0, sp, #4
    2bac:	4b2d      	ldr	r3, [pc, #180]	; (2c64 <nm_get_firmware_full_info+0xc8>)
    2bae:	4798      	blx	r3
	if (pstrRev != NULL)
    2bb0:	2c00      	cmp	r4, #0
    2bb2:	d044      	beq.n	2c3e <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    2bb4:	2228      	movs	r2, #40	; 0x28
    2bb6:	2100      	movs	r1, #0
    2bb8:	0020      	movs	r0, r4
    2bba:	4b2b      	ldr	r3, [pc, #172]	; (2c68 <nm_get_firmware_full_info+0xcc>)
    2bbc:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    2bbe:	a903      	add	r1, sp, #12
    2bc0:	482a      	ldr	r0, [pc, #168]	; (2c6c <nm_get_firmware_full_info+0xd0>)
    2bc2:	4b2b      	ldr	r3, [pc, #172]	; (2c70 <nm_get_firmware_full_info+0xd4>)
    2bc4:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    2bc6:	2800      	cmp	r0, #0
    2bc8:	d13a      	bne.n	2c40 <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    2bca:	9b03      	ldr	r3, [sp, #12]
    2bcc:	2b00      	cmp	r3, #0
    2bce:	d039      	beq.n	2c44 <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    2bd0:	20c0      	movs	r0, #192	; 0xc0
    2bd2:	0280      	lsls	r0, r0, #10
    2bd4:	4318      	orrs	r0, r3
    2bd6:	2208      	movs	r2, #8
    2bd8:	a901      	add	r1, sp, #4
    2bda:	4b26      	ldr	r3, [pc, #152]	; (2c74 <nm_get_firmware_full_info+0xd8>)
    2bdc:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    2bde:	2800      	cmp	r0, #0
    2be0:	d12e      	bne.n	2c40 <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    2be2:	9b02      	ldr	r3, [sp, #8]
    2be4:	0418      	lsls	r0, r3, #16
    2be6:	0c00      	lsrs	r0, r0, #16
    2be8:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    2bea:	d02e      	beq.n	2c4a <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    2bec:	23c0      	movs	r3, #192	; 0xc0
    2bee:	029b      	lsls	r3, r3, #10
    2bf0:	4318      	orrs	r0, r3
    2bf2:	2228      	movs	r2, #40	; 0x28
    2bf4:	0021      	movs	r1, r4
    2bf6:	4b1f      	ldr	r3, [pc, #124]	; (2c74 <nm_get_firmware_full_info+0xd8>)
    2bf8:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    2bfa:	2800      	cmp	r0, #0
    2bfc:	d120      	bne.n	2c40 <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    2bfe:	7921      	ldrb	r1, [r4, #4]
    2c00:	0209      	lsls	r1, r1, #8
    2c02:	79a2      	ldrb	r2, [r4, #6]
    2c04:	230f      	movs	r3, #15
    2c06:	401a      	ands	r2, r3
    2c08:	430a      	orrs	r2, r1
    2c0a:	7961      	ldrb	r1, [r4, #5]
    2c0c:	0109      	lsls	r1, r1, #4
    2c0e:	25ff      	movs	r5, #255	; 0xff
    2c10:	4029      	ands	r1, r5
    2c12:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    2c14:	79e1      	ldrb	r1, [r4, #7]
    2c16:	0209      	lsls	r1, r1, #8
    2c18:	7a66      	ldrb	r6, [r4, #9]
    2c1a:	4033      	ands	r3, r6
    2c1c:	430b      	orrs	r3, r1
    2c1e:	7a21      	ldrb	r1, [r4, #8]
    2c20:	0109      	lsls	r1, r1, #4
    2c22:	400d      	ands	r5, r1
    2c24:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    2c26:	2a00      	cmp	r2, #0
    2c28:	d012      	beq.n	2c50 <nm_get_firmware_full_info+0xb4>
    2c2a:	2b00      	cmp	r3, #0
    2c2c:	d013      	beq.n	2c56 <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    2c2e:	4912      	ldr	r1, [pc, #72]	; (2c78 <nm_get_firmware_full_info+0xdc>)
    2c30:	428b      	cmp	r3, r1
    2c32:	d813      	bhi.n	2c5c <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    2c34:	4b11      	ldr	r3, [pc, #68]	; (2c7c <nm_get_firmware_full_info+0xe0>)
    2c36:	429a      	cmp	r2, r3
    2c38:	d802      	bhi.n	2c40 <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    2c3a:	380d      	subs	r0, #13
    2c3c:	e000      	b.n	2c40 <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    2c3e:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    2c40:	b004      	add	sp, #16
    2c42:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    2c44:	200c      	movs	r0, #12
    2c46:	4240      	negs	r0, r0
    2c48:	e7fa      	b.n	2c40 <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    2c4a:	200c      	movs	r0, #12
    2c4c:	4240      	negs	r0, r0
    2c4e:	e7f7      	b.n	2c40 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    2c50:	200c      	movs	r0, #12
    2c52:	4240      	negs	r0, r0
    2c54:	e7f4      	b.n	2c40 <nm_get_firmware_full_info+0xa4>
    2c56:	200c      	movs	r0, #12
    2c58:	4240      	negs	r0, r0
    2c5a:	e7f1      	b.n	2c40 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    2c5c:	200d      	movs	r0, #13
    2c5e:	4240      	negs	r0, r0
    2c60:	e7ee      	b.n	2c40 <nm_get_firmware_full_info+0xa4>
    2c62:	46c0      	nop			; (mov r8, r8)
    2c64:	0000b72b 	.word	0x0000b72b
    2c68:	00001665 	.word	0x00001665
    2c6c:	000c0008 	.word	0x000c0008
    2c70:	00002ab5 	.word	0x00002ab5
    2c74:	00002acd 	.word	0x00002acd
    2c78:	00001354 	.word	0x00001354
    2c7c:	00001353 	.word	0x00001353

00002c80 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    2c80:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    2c82:	2800      	cmp	r0, #0
    2c84:	d037      	beq.n	2cf6 <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
    2c86:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    2c88:	1e6b      	subs	r3, r5, #1
    2c8a:	2b03      	cmp	r3, #3
    2c8c:	d900      	bls.n	2c90 <nm_drv_init+0x10>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    2c8e:	2501      	movs	r5, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    2c90:	2000      	movs	r0, #0
    2c92:	4b20      	ldr	r3, [pc, #128]	; (2d14 <nm_drv_init+0x94>)
    2c94:	4798      	blx	r3
    2c96:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    2c98:	d12f      	bne.n	2cfa <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    2c9a:	481f      	ldr	r0, [pc, #124]	; (2d18 <nm_drv_init+0x98>)
    2c9c:	4c1f      	ldr	r4, [pc, #124]	; (2d1c <nm_drv_init+0x9c>)
    2c9e:	47a0      	blx	r4
    2ca0:	4b1f      	ldr	r3, [pc, #124]	; (2d20 <nm_drv_init+0xa0>)
    2ca2:	4798      	blx	r3
    2ca4:	0001      	movs	r1, r0
    2ca6:	481f      	ldr	r0, [pc, #124]	; (2d24 <nm_drv_init+0xa4>)
    2ca8:	47a0      	blx	r4
    2caa:	200d      	movs	r0, #13
    2cac:	4b1e      	ldr	r3, [pc, #120]	; (2d28 <nm_drv_init+0xa8>)
    2cae:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    2cb0:	4b1e      	ldr	r3, [pc, #120]	; (2d2c <nm_drv_init+0xac>)
    2cb2:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    2cb4:	0028      	movs	r0, r5
    2cb6:	4b1e      	ldr	r3, [pc, #120]	; (2d30 <nm_drv_init+0xb0>)
    2cb8:	4798      	blx	r3
    2cba:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    2cbc:	d117      	bne.n	2cee <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    2cbe:	0028      	movs	r0, r5
    2cc0:	4b1c      	ldr	r3, [pc, #112]	; (2d34 <nm_drv_init+0xb4>)
    2cc2:	4798      	blx	r3
    2cc4:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    2cc6:	d112      	bne.n	2cee <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    2cc8:	3d02      	subs	r5, #2
    2cca:	2d01      	cmp	r5, #1
    2ccc:	d911      	bls.n	2cf2 <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    2cce:	4b1a      	ldr	r3, [pc, #104]	; (2d38 <nm_drv_init+0xb8>)
    2cd0:	4798      	blx	r3
    2cd2:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    2cd4:	d00d      	beq.n	2cf2 <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
    2cd6:	22a7      	movs	r2, #167	; 0xa7
    2cd8:	0052      	lsls	r2, r2, #1
    2cda:	4918      	ldr	r1, [pc, #96]	; (2d3c <nm_drv_init+0xbc>)
    2cdc:	4818      	ldr	r0, [pc, #96]	; (2d40 <nm_drv_init+0xc0>)
    2cde:	4b0f      	ldr	r3, [pc, #60]	; (2d1c <nm_drv_init+0x9c>)
    2ce0:	4798      	blx	r3
    2ce2:	4818      	ldr	r0, [pc, #96]	; (2d44 <nm_drv_init+0xc4>)
    2ce4:	4b18      	ldr	r3, [pc, #96]	; (2d48 <nm_drv_init+0xc8>)
    2ce6:	4798      	blx	r3
    2ce8:	200d      	movs	r0, #13
    2cea:	4b0f      	ldr	r3, [pc, #60]	; (2d28 <nm_drv_init+0xa8>)
    2cec:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    2cee:	4b17      	ldr	r3, [pc, #92]	; (2d4c <nm_drv_init+0xcc>)
    2cf0:	4798      	blx	r3
ERR1:
	return ret;
}
    2cf2:	0020      	movs	r0, r4
    2cf4:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    2cf6:	2501      	movs	r5, #1
    2cf8:	e7ca      	b.n	2c90 <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    2cfa:	2290      	movs	r2, #144	; 0x90
    2cfc:	0052      	lsls	r2, r2, #1
    2cfe:	490f      	ldr	r1, [pc, #60]	; (2d3c <nm_drv_init+0xbc>)
    2d00:	480f      	ldr	r0, [pc, #60]	; (2d40 <nm_drv_init+0xc0>)
    2d02:	4b06      	ldr	r3, [pc, #24]	; (2d1c <nm_drv_init+0x9c>)
    2d04:	4798      	blx	r3
    2d06:	4812      	ldr	r0, [pc, #72]	; (2d50 <nm_drv_init+0xd0>)
    2d08:	4b0f      	ldr	r3, [pc, #60]	; (2d48 <nm_drv_init+0xc8>)
    2d0a:	4798      	blx	r3
    2d0c:	200d      	movs	r0, #13
    2d0e:	4b06      	ldr	r3, [pc, #24]	; (2d28 <nm_drv_init+0xa8>)
    2d10:	4798      	blx	r3
		goto ERR1;
    2d12:	e7ee      	b.n	2cf2 <nm_drv_init+0x72>
    2d14:	00002a85 	.word	0x00002a85
    2d18:	0000d214 	.word	0x0000d214
    2d1c:	0000b88d 	.word	0x0000b88d
    2d20:	00002665 	.word	0x00002665
    2d24:	0000d558 	.word	0x0000d558
    2d28:	0000b8c1 	.word	0x0000b8c1
    2d2c:	000034c1 	.word	0x000034c1
    2d30:	00002879 	.word	0x00002879
    2d34:	00002981 	.word	0x00002981
    2d38:	00002609 	.word	0x00002609
    2d3c:	0000d4a0 	.word	0x0000d4a0
    2d40:	0000cee4 	.word	0x0000cee4
    2d44:	0000d51c 	.word	0x0000d51c
    2d48:	0000b9a9 	.word	0x0000b9a9
    2d4c:	00002a91 	.word	0x00002a91
    2d50:	0000d53c 	.word	0x0000d53c

00002d54 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    2d54:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    2d56:	4b1c      	ldr	r3, [pc, #112]	; (2dc8 <nm_drv_deinit+0x74>)
    2d58:	4798      	blx	r3
    2d5a:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    2d5c:	d10b      	bne.n	2d76 <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    2d5e:	2000      	movs	r0, #0
    2d60:	4b1a      	ldr	r3, [pc, #104]	; (2dcc <nm_drv_deinit+0x78>)
    2d62:	4798      	blx	r3
    2d64:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    2d66:	d114      	bne.n	2d92 <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    2d68:	4b19      	ldr	r3, [pc, #100]	; (2dd0 <nm_drv_deinit+0x7c>)
    2d6a:	4798      	blx	r3
    2d6c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    2d6e:	d11d      	bne.n	2dac <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    2d70:	4b18      	ldr	r3, [pc, #96]	; (2dd4 <nm_drv_deinit+0x80>)
    2d72:	4798      	blx	r3
    2d74:	e00b      	b.n	2d8e <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    2d76:	2266      	movs	r2, #102	; 0x66
    2d78:	32ff      	adds	r2, #255	; 0xff
    2d7a:	4917      	ldr	r1, [pc, #92]	; (2dd8 <nm_drv_deinit+0x84>)
    2d7c:	4817      	ldr	r0, [pc, #92]	; (2ddc <nm_drv_deinit+0x88>)
    2d7e:	4b18      	ldr	r3, [pc, #96]	; (2de0 <nm_drv_deinit+0x8c>)
    2d80:	4798      	blx	r3
    2d82:	4818      	ldr	r0, [pc, #96]	; (2de4 <nm_drv_deinit+0x90>)
    2d84:	4b18      	ldr	r3, [pc, #96]	; (2de8 <nm_drv_deinit+0x94>)
    2d86:	4798      	blx	r3
    2d88:	200d      	movs	r0, #13
    2d8a:	4b18      	ldr	r3, [pc, #96]	; (2dec <nm_drv_deinit+0x98>)
    2d8c:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    2d8e:	0020      	movs	r0, r4
    2d90:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    2d92:	22b6      	movs	r2, #182	; 0xb6
    2d94:	0052      	lsls	r2, r2, #1
    2d96:	4910      	ldr	r1, [pc, #64]	; (2dd8 <nm_drv_deinit+0x84>)
    2d98:	4810      	ldr	r0, [pc, #64]	; (2ddc <nm_drv_deinit+0x88>)
    2d9a:	4b11      	ldr	r3, [pc, #68]	; (2de0 <nm_drv_deinit+0x8c>)
    2d9c:	4798      	blx	r3
    2d9e:	4814      	ldr	r0, [pc, #80]	; (2df0 <nm_drv_deinit+0x9c>)
    2da0:	4b11      	ldr	r3, [pc, #68]	; (2de8 <nm_drv_deinit+0x94>)
    2da2:	4798      	blx	r3
    2da4:	200d      	movs	r0, #13
    2da6:	4b11      	ldr	r3, [pc, #68]	; (2dec <nm_drv_deinit+0x98>)
    2da8:	4798      	blx	r3
		goto ERR1;
    2daa:	e7f0      	b.n	2d8e <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    2dac:	22b9      	movs	r2, #185	; 0xb9
    2dae:	0052      	lsls	r2, r2, #1
    2db0:	4909      	ldr	r1, [pc, #36]	; (2dd8 <nm_drv_deinit+0x84>)
    2db2:	480a      	ldr	r0, [pc, #40]	; (2ddc <nm_drv_deinit+0x88>)
    2db4:	4b0a      	ldr	r3, [pc, #40]	; (2de0 <nm_drv_deinit+0x8c>)
    2db6:	4798      	blx	r3
    2db8:	480e      	ldr	r0, [pc, #56]	; (2df4 <nm_drv_deinit+0xa0>)
    2dba:	4b0b      	ldr	r3, [pc, #44]	; (2de8 <nm_drv_deinit+0x94>)
    2dbc:	4798      	blx	r3
    2dbe:	200d      	movs	r0, #13
    2dc0:	4b0a      	ldr	r3, [pc, #40]	; (2dec <nm_drv_deinit+0x98>)
    2dc2:	4798      	blx	r3
		goto ERR1;
    2dc4:	e7e3      	b.n	2d8e <nm_drv_deinit+0x3a>
    2dc6:	46c0      	nop			; (mov r8, r8)
    2dc8:	000029f9 	.word	0x000029f9
    2dcc:	00003e6d 	.word	0x00003e6d
    2dd0:	00002a91 	.word	0x00002a91
    2dd4:	0000346d 	.word	0x0000346d
    2dd8:	0000d4ac 	.word	0x0000d4ac
    2ddc:	0000cee4 	.word	0x0000cee4
    2de0:	0000b88d 	.word	0x0000b88d
    2de4:	0000d4bc 	.word	0x0000d4bc
    2de8:	0000b9a9 	.word	0x0000b9a9
    2dec:	0000b8c1 	.word	0x0000b8c1
    2df0:	0000d4dc 	.word	0x0000d4dc
    2df4:	0000d500 	.word	0x0000d500

00002df8 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    2df8:	b500      	push	{lr}
    2dfa:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    2dfc:	ab01      	add	r3, sp, #4
    2dfe:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    2e00:	2200      	movs	r2, #0
    2e02:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    2e04:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    2e06:	0019      	movs	r1, r3
    2e08:	2003      	movs	r0, #3
    2e0a:	4b02      	ldr	r3, [pc, #8]	; (2e14 <nmi_spi_write+0x1c>)
    2e0c:	4798      	blx	r3
}
    2e0e:	b005      	add	sp, #20
    2e10:	bd00      	pop	{pc}
    2e12:	46c0      	nop			; (mov r8, r8)
    2e14:	00001499 	.word	0x00001499

00002e18 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    2e18:	b570      	push	{r4, r5, r6, lr}
    2e1a:	b084      	sub	sp, #16
    2e1c:	ac08      	add	r4, sp, #32
    2e1e:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    2e20:	ac01      	add	r4, sp, #4
    2e22:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    2e24:	303f      	adds	r0, #63	; 0x3f
    2e26:	b2c4      	uxtb	r4, r0
    2e28:	2c0e      	cmp	r4, #14
    2e2a:	d900      	bls.n	2e2e <spi_cmd+0x16>
    2e2c:	e084      	b.n	2f38 <spi_cmd+0x120>
    2e2e:	00a0      	lsls	r0, r4, #2
    2e30:	4c4f      	ldr	r4, [pc, #316]	; (2f70 <spi_cmd+0x158>)
    2e32:	5820      	ldr	r0, [r4, r0]
    2e34:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    2e36:	ab01      	add	r3, sp, #4
    2e38:	0c0a      	lsrs	r2, r1, #16
    2e3a:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    2e3c:	0a0a      	lsrs	r2, r1, #8
    2e3e:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    2e40:	70d9      	strb	r1, [r3, #3]
		len = 5;
    2e42:	2105      	movs	r1, #5
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    2e44:	4b4b      	ldr	r3, [pc, #300]	; (2f74 <spi_cmd+0x15c>)
    2e46:	781b      	ldrb	r3, [r3, #0]
    2e48:	2b00      	cmp	r3, #0
    2e4a:	d077      	beq.n	2f3c <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    2e4c:	3901      	subs	r1, #1
    2e4e:	b2c9      	uxtb	r1, r1
    2e50:	e083      	b.n	2f5a <spi_cmd+0x142>
		bc[1] = (uint8)(adr >> 8);
    2e52:	0a0b      	lsrs	r3, r1, #8
    2e54:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    2e56:	2d00      	cmp	r5, #0
    2e58:	d107      	bne.n	2e6a <spi_cmd+0x52>
		bc[1] = (uint8)(adr >> 8);
    2e5a:	aa01      	add	r2, sp, #4
    2e5c:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    2e5e:	ab01      	add	r3, sp, #4
    2e60:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    2e62:	2200      	movs	r2, #0
    2e64:	70da      	strb	r2, [r3, #3]
		len = 5;
    2e66:	2105      	movs	r1, #5
		break;
    2e68:	e7ec      	b.n	2e44 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    2e6a:	2280      	movs	r2, #128	; 0x80
    2e6c:	4252      	negs	r2, r2
    2e6e:	4313      	orrs	r3, r2
    2e70:	aa01      	add	r2, sp, #4
    2e72:	7053      	strb	r3, [r2, #1]
    2e74:	e7f3      	b.n	2e5e <spi_cmd+0x46>
		bc[1] = 0x00;
    2e76:	ab01      	add	r3, sp, #4
    2e78:	2200      	movs	r2, #0
    2e7a:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    2e7c:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    2e7e:	70da      	strb	r2, [r3, #3]
		len = 5;
    2e80:	2105      	movs	r1, #5
		break;
    2e82:	e7df      	b.n	2e44 <spi_cmd+0x2c>
		bc[1] = 0x00;
    2e84:	ab01      	add	r3, sp, #4
    2e86:	2200      	movs	r2, #0
    2e88:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    2e8a:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    2e8c:	70da      	strb	r2, [r3, #3]
		len = 5;
    2e8e:	2105      	movs	r1, #5
		break;
    2e90:	e7d8      	b.n	2e44 <spi_cmd+0x2c>
		bc[1] = 0xff;
    2e92:	ab01      	add	r3, sp, #4
    2e94:	22ff      	movs	r2, #255	; 0xff
    2e96:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    2e98:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    2e9a:	70da      	strb	r2, [r3, #3]
		len = 5;
    2e9c:	2105      	movs	r1, #5
		break;
    2e9e:	e7d1      	b.n	2e44 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    2ea0:	aa01      	add	r2, sp, #4
    2ea2:	0c08      	lsrs	r0, r1, #16
    2ea4:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    2ea6:	0a08      	lsrs	r0, r1, #8
    2ea8:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    2eaa:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    2eac:	0a19      	lsrs	r1, r3, #8
    2eae:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    2eb0:	7153      	strb	r3, [r2, #5]
		len = 7;
    2eb2:	2107      	movs	r1, #7
		break;
    2eb4:	e7c6      	b.n	2e44 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    2eb6:	aa01      	add	r2, sp, #4
    2eb8:	0c08      	lsrs	r0, r1, #16
    2eba:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    2ebc:	0a08      	lsrs	r0, r1, #8
    2ebe:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    2ec0:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    2ec2:	0c19      	lsrs	r1, r3, #16
    2ec4:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    2ec6:	0a19      	lsrs	r1, r3, #8
    2ec8:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    2eca:	7193      	strb	r3, [r2, #6]
		len = 8;
    2ecc:	2108      	movs	r1, #8
		break;
    2ece:	e7b9      	b.n	2e44 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 8);
    2ed0:	0a0b      	lsrs	r3, r1, #8
    2ed2:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    2ed4:	2d00      	cmp	r5, #0
    2ed6:	d10c      	bne.n	2ef2 <spi_cmd+0xda>
		bc[1] = (uint8)(adr >> 8);
    2ed8:	a801      	add	r0, sp, #4
    2eda:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    2edc:	ab01      	add	r3, sp, #4
    2ede:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    2ee0:	0e11      	lsrs	r1, r2, #24
    2ee2:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    2ee4:	0c11      	lsrs	r1, r2, #16
    2ee6:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    2ee8:	0a11      	lsrs	r1, r2, #8
    2eea:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    2eec:	719a      	strb	r2, [r3, #6]
		len = 8;
    2eee:	2108      	movs	r1, #8
		break;
    2ef0:	e7a8      	b.n	2e44 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    2ef2:	2080      	movs	r0, #128	; 0x80
    2ef4:	4240      	negs	r0, r0
    2ef6:	4303      	orrs	r3, r0
    2ef8:	a801      	add	r0, sp, #4
    2efa:	7043      	strb	r3, [r0, #1]
    2efc:	e7ee      	b.n	2edc <spi_cmd+0xc4>
		bc[1] = (uint8)(adr >> 16);
    2efe:	ab01      	add	r3, sp, #4
    2f00:	0c08      	lsrs	r0, r1, #16
    2f02:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    2f04:	0a08      	lsrs	r0, r1, #8
    2f06:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    2f08:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    2f0a:	0e11      	lsrs	r1, r2, #24
    2f0c:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    2f0e:	0c11      	lsrs	r1, r2, #16
    2f10:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    2f12:	0a11      	lsrs	r1, r2, #8
    2f14:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    2f16:	71da      	strb	r2, [r3, #7]
		len = 9;
    2f18:	2109      	movs	r1, #9
		break;
    2f1a:	e793      	b.n	2e44 <spi_cmd+0x2c>

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    2f1c:	2290      	movs	r2, #144	; 0x90
    2f1e:	0052      	lsls	r2, r2, #1
    2f20:	4915      	ldr	r1, [pc, #84]	; (2f78 <spi_cmd+0x160>)
    2f22:	4816      	ldr	r0, [pc, #88]	; (2f7c <spi_cmd+0x164>)
    2f24:	4b16      	ldr	r3, [pc, #88]	; (2f80 <spi_cmd+0x168>)
    2f26:	4798      	blx	r3
    2f28:	4816      	ldr	r0, [pc, #88]	; (2f84 <spi_cmd+0x16c>)
    2f2a:	4b17      	ldr	r3, [pc, #92]	; (2f88 <spi_cmd+0x170>)
    2f2c:	4798      	blx	r3
    2f2e:	200d      	movs	r0, #13
    2f30:	4b16      	ldr	r3, [pc, #88]	; (2f8c <spi_cmd+0x174>)
    2f32:	4798      	blx	r3
			result = N_FAIL;
    2f34:	2300      	movs	r3, #0
    2f36:	e017      	b.n	2f68 <spi_cmd+0x150>
	switch (cmd) {
    2f38:	2300      	movs	r3, #0
    2f3a:	e015      	b.n	2f68 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    2f3c:	1e4e      	subs	r6, r1, #1
    2f3e:	aa01      	add	r2, sp, #4
    2f40:	1995      	adds	r5, r2, r6
    2f42:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    2f44:	4c12      	ldr	r4, [pc, #72]	; (2f90 <spi_cmd+0x178>)
    2f46:	005b      	lsls	r3, r3, #1
    2f48:	7810      	ldrb	r0, [r2, #0]
    2f4a:	4043      	eors	r3, r0
    2f4c:	5ce3      	ldrb	r3, [r4, r3]
    2f4e:	3201      	adds	r2, #1
	while (len--)
    2f50:	42aa      	cmp	r2, r5
    2f52:	d1f8      	bne.n	2f46 <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    2f54:	005b      	lsls	r3, r3, #1
    2f56:	aa01      	add	r2, sp, #4
    2f58:	5593      	strb	r3, [r2, r6]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    2f5a:	b289      	uxth	r1, r1
    2f5c:	a801      	add	r0, sp, #4
    2f5e:	4b0d      	ldr	r3, [pc, #52]	; (2f94 <spi_cmd+0x17c>)
    2f60:	4798      	blx	r3
    2f62:	2301      	movs	r3, #1
    2f64:	2800      	cmp	r0, #0
    2f66:	d1d9      	bne.n	2f1c <spi_cmd+0x104>
		}
	}

	return result;
}
    2f68:	0018      	movs	r0, r3
    2f6a:	b004      	add	sp, #16
    2f6c:	bd70      	pop	{r4, r5, r6, pc}
    2f6e:	46c0      	nop			; (mov r8, r8)
    2f70:	0000d568 	.word	0x0000d568
    2f74:	200003ac 	.word	0x200003ac
    2f78:	0000d5a8 	.word	0x0000d5a8
    2f7c:	0000cee4 	.word	0x0000cee4
    2f80:	0000b88d 	.word	0x0000b88d
    2f84:	0000da38 	.word	0x0000da38
    2f88:	0000b9a9 	.word	0x0000b9a9
    2f8c:	0000b8c1 	.word	0x0000b8c1
    2f90:	0000d634 	.word	0x0000d634
    2f94:	00002df9 	.word	0x00002df9

00002f98 <nmi_spi_read>:
{
    2f98:	b500      	push	{lr}
    2f9a:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    2f9c:	ab01      	add	r3, sp, #4
    2f9e:	2200      	movs	r2, #0
    2fa0:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    2fa2:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    2fa4:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    2fa6:	0019      	movs	r1, r3
    2fa8:	2003      	movs	r0, #3
    2faa:	4b02      	ldr	r3, [pc, #8]	; (2fb4 <nmi_spi_read+0x1c>)
    2fac:	4798      	blx	r3
}
    2fae:	b005      	add	sp, #20
    2fb0:	bd00      	pop	{pc}
    2fb2:	46c0      	nop			; (mov r8, r8)
    2fb4:	00001499 	.word	0x00001499

00002fb8 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    2fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fba:	46c6      	mov	lr, r8
    2fbc:	b500      	push	{lr}
    2fbe:	b082      	sub	sp, #8
    2fc0:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    2fc2:	28cf      	cmp	r0, #207	; 0xcf
    2fc4:	d02b      	beq.n	301e <spi_cmd_rsp+0x66>
    2fc6:	0003      	movs	r3, r0
    2fc8:	333b      	adds	r3, #59	; 0x3b
    2fca:	b2db      	uxtb	r3, r3
    2fcc:	2b01      	cmp	r3, #1
    2fce:	d926      	bls.n	301e <spi_cmd_rsp+0x66>
{
    2fd0:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    2fd2:	466b      	mov	r3, sp
    2fd4:	1dde      	adds	r6, r3, #7
    2fd6:	4b26      	ldr	r3, [pc, #152]	; (3070 <spi_cmd_rsp+0xb8>)
    2fd8:	4698      	mov	r8, r3
    2fda:	2101      	movs	r1, #1
    2fdc:	0030      	movs	r0, r6
    2fde:	47c0      	blx	r8
    2fe0:	1e05      	subs	r5, r0, #0
    2fe2:	d125      	bne.n	3030 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    2fe4:	7833      	ldrb	r3, [r6, #0]
    2fe6:	42bb      	cmp	r3, r7
    2fe8:	d030      	beq.n	304c <spi_cmd_rsp+0x94>
    2fea:	3c01      	subs	r4, #1
    2fec:	b2e4      	uxtb	r4, r4
    2fee:	2c00      	cmp	r4, #0
    2ff0:	d1f3      	bne.n	2fda <spi_cmd_rsp+0x22>
    2ff2:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    2ff4:	466b      	mov	r3, sp
    2ff6:	1dde      	adds	r6, r3, #7
    2ff8:	4f1d      	ldr	r7, [pc, #116]	; (3070 <spi_cmd_rsp+0xb8>)
    2ffa:	2101      	movs	r1, #1
    2ffc:	0030      	movs	r0, r6
    2ffe:	47b8      	blx	r7
    3000:	2800      	cmp	r0, #0
    3002:	d125      	bne.n	3050 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    3004:	7833      	ldrb	r3, [r6, #0]
    3006:	2b00      	cmp	r3, #0
    3008:	d02f      	beq.n	306a <spi_cmd_rsp+0xb2>
    300a:	3c01      	subs	r4, #1
    300c:	b2e4      	uxtb	r4, r4
    300e:	2c00      	cmp	r4, #0
    3010:	d1f3      	bne.n	2ffa <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    3012:	2501      	movs	r5, #1

_fail_:

	return result;
}
    3014:	0028      	movs	r0, r5
    3016:	b002      	add	sp, #8
    3018:	bc04      	pop	{r2}
    301a:	4690      	mov	r8, r2
    301c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    301e:	2101      	movs	r1, #1
    3020:	466b      	mov	r3, sp
    3022:	1dd8      	adds	r0, r3, #7
    3024:	4b12      	ldr	r3, [pc, #72]	; (3070 <spi_cmd_rsp+0xb8>)
    3026:	4798      	blx	r3
			result = N_FAIL;
    3028:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    302a:	2800      	cmp	r0, #0
    302c:	d0d0      	beq.n	2fd0 <spi_cmd_rsp+0x18>
    302e:	e7f1      	b.n	3014 <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    3030:	225c      	movs	r2, #92	; 0x5c
    3032:	32ff      	adds	r2, #255	; 0xff
    3034:	490f      	ldr	r1, [pc, #60]	; (3074 <spi_cmd_rsp+0xbc>)
    3036:	4810      	ldr	r0, [pc, #64]	; (3078 <spi_cmd_rsp+0xc0>)
    3038:	4b10      	ldr	r3, [pc, #64]	; (307c <spi_cmd_rsp+0xc4>)
    303a:	4798      	blx	r3
    303c:	4810      	ldr	r0, [pc, #64]	; (3080 <spi_cmd_rsp+0xc8>)
    303e:	4b11      	ldr	r3, [pc, #68]	; (3084 <spi_cmd_rsp+0xcc>)
    3040:	4798      	blx	r3
    3042:	200d      	movs	r0, #13
    3044:	4b10      	ldr	r3, [pc, #64]	; (3088 <spi_cmd_rsp+0xd0>)
    3046:	4798      	blx	r3
			result = N_FAIL;
    3048:	2500      	movs	r5, #0
			goto _fail_;
    304a:	e7e3      	b.n	3014 <spi_cmd_rsp+0x5c>
    304c:	240b      	movs	r4, #11
    304e:	e7d1      	b.n	2ff4 <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    3050:	226a      	movs	r2, #106	; 0x6a
    3052:	32ff      	adds	r2, #255	; 0xff
    3054:	4907      	ldr	r1, [pc, #28]	; (3074 <spi_cmd_rsp+0xbc>)
    3056:	4808      	ldr	r0, [pc, #32]	; (3078 <spi_cmd_rsp+0xc0>)
    3058:	4b08      	ldr	r3, [pc, #32]	; (307c <spi_cmd_rsp+0xc4>)
    305a:	4798      	blx	r3
    305c:	4808      	ldr	r0, [pc, #32]	; (3080 <spi_cmd_rsp+0xc8>)
    305e:	4b09      	ldr	r3, [pc, #36]	; (3084 <spi_cmd_rsp+0xcc>)
    3060:	4798      	blx	r3
    3062:	200d      	movs	r0, #13
    3064:	4b08      	ldr	r3, [pc, #32]	; (3088 <spi_cmd_rsp+0xd0>)
    3066:	4798      	blx	r3
			goto _fail_;
    3068:	e7d4      	b.n	3014 <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    306a:	2501      	movs	r5, #1
    306c:	e7d2      	b.n	3014 <spi_cmd_rsp+0x5c>
    306e:	46c0      	nop			; (mov r8, r8)
    3070:	00002f99 	.word	0x00002f99
    3074:	0000d5c0 	.word	0x0000d5c0
    3078:	0000cee4 	.word	0x0000cee4
    307c:	0000b88d 	.word	0x0000b88d
    3080:	0000da64 	.word	0x0000da64
    3084:	0000b9a9 	.word	0x0000b9a9
    3088:	0000b8c1 	.word	0x0000b8c1

0000308c <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    308c:	b5f0      	push	{r4, r5, r6, r7, lr}
    308e:	46de      	mov	lr, fp
    3090:	4657      	mov	r7, sl
    3092:	464e      	mov	r6, r9
    3094:	4645      	mov	r5, r8
    3096:	b5e0      	push	{r5, r6, r7, lr}
    3098:	b087      	sub	sp, #28
    309a:	9001      	str	r0, [sp, #4]
    309c:	4689      	mov	r9, r1
    309e:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    30a0:	2300      	movs	r3, #0
    30a2:	469a      	mov	sl, r3
    30a4:	2380      	movs	r3, #128	; 0x80
    30a6:	019b      	lsls	r3, r3, #6
    30a8:	469b      	mov	fp, r3
    30aa:	466a      	mov	r2, sp
    30ac:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    30ae:	4b3c      	ldr	r3, [pc, #240]	; (31a0 <spi_data_read+0x114>)
    30b0:	4698      	mov	r8, r3
    30b2:	e02f      	b.n	3114 <spi_data_read+0x88>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    30b4:	22be      	movs	r2, #190	; 0xbe
    30b6:	0092      	lsls	r2, r2, #2
    30b8:	493a      	ldr	r1, [pc, #232]	; (31a4 <spi_data_read+0x118>)
    30ba:	483b      	ldr	r0, [pc, #236]	; (31a8 <spi_data_read+0x11c>)
    30bc:	4b3b      	ldr	r3, [pc, #236]	; (31ac <spi_data_read+0x120>)
    30be:	4798      	blx	r3
    30c0:	483b      	ldr	r0, [pc, #236]	; (31b0 <spi_data_read+0x124>)
    30c2:	4b3c      	ldr	r3, [pc, #240]	; (31b4 <spi_data_read+0x128>)
    30c4:	4798      	blx	r3
    30c6:	200d      	movs	r0, #13
    30c8:	4b3b      	ldr	r3, [pc, #236]	; (31b8 <spi_data_read+0x12c>)
    30ca:	4798      	blx	r3
    30cc:	2500      	movs	r5, #0
		sz -= nbytes;

	} while (sz);

	return result;
}
    30ce:	0028      	movs	r0, r5
    30d0:	b007      	add	sp, #28
    30d2:	bc3c      	pop	{r2, r3, r4, r5}
    30d4:	4690      	mov	r8, r2
    30d6:	4699      	mov	r9, r3
    30d8:	46a2      	mov	sl, r4
    30da:	46ab      	mov	fp, r5
    30dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (retry <= 0) {
    30de:	2c00      	cmp	r4, #0
    30e0:	dd2e      	ble.n	3140 <spi_data_read+0xb4>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    30e2:	9b01      	ldr	r3, [sp, #4]
    30e4:	4453      	add	r3, sl
    30e6:	0018      	movs	r0, r3
    30e8:	0039      	movs	r1, r7
    30ea:	4b2d      	ldr	r3, [pc, #180]	; (31a0 <spi_data_read+0x114>)
    30ec:	4798      	blx	r3
    30ee:	1e04      	subs	r4, r0, #0
    30f0:	d134      	bne.n	315c <spi_data_read+0xd0>
		if(!clockless)
    30f2:	9b02      	ldr	r3, [sp, #8]
    30f4:	2b00      	cmp	r3, #0
    30f6:	d103      	bne.n	3100 <spi_data_read+0x74>
			if (!gu8Crc_off) {
    30f8:	4b30      	ldr	r3, [pc, #192]	; (31bc <spi_data_read+0x130>)
    30fa:	781b      	ldrb	r3, [r3, #0]
    30fc:	2b00      	cmp	r3, #0
    30fe:	d039      	beq.n	3174 <spi_data_read+0xe8>
		ix += nbytes;
    3100:	4653      	mov	r3, sl
    3102:	18fb      	adds	r3, r7, r3
    3104:	b21b      	sxth	r3, r3
    3106:	469a      	mov	sl, r3
		sz -= nbytes;
    3108:	464b      	mov	r3, r9
    310a:	1bdf      	subs	r7, r3, r7
    310c:	b2bb      	uxth	r3, r7
    310e:	4699      	mov	r9, r3
	} while (sz);
    3110:	2b00      	cmp	r3, #0
    3112:	d043      	beq.n	319c <spi_data_read+0x110>
    3114:	464f      	mov	r7, r9
    3116:	45d9      	cmp	r9, fp
    3118:	d901      	bls.n	311e <spi_data_read+0x92>
    311a:	466b      	mov	r3, sp
    311c:	89df      	ldrh	r7, [r3, #14]
    311e:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    3120:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    3122:	ab04      	add	r3, sp, #16
    3124:	1cde      	adds	r6, r3, #3
    3126:	2101      	movs	r1, #1
    3128:	0030      	movs	r0, r6
    312a:	47c0      	blx	r8
    312c:	1e05      	subs	r5, r0, #0
    312e:	d1c1      	bne.n	30b4 <spi_data_read+0x28>
			if (((rsp >> 4) & 0xf) == 0xf)
    3130:	7833      	ldrb	r3, [r6, #0]
    3132:	091b      	lsrs	r3, r3, #4
    3134:	2b0f      	cmp	r3, #15
    3136:	d0d2      	beq.n	30de <spi_data_read+0x52>
    3138:	3c01      	subs	r4, #1
    313a:	b224      	sxth	r4, r4
		} while (retry--);
    313c:	1c63      	adds	r3, r4, #1
    313e:	d1f2      	bne.n	3126 <spi_data_read+0x9a>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    3140:	22c1      	movs	r2, #193	; 0xc1
    3142:	0092      	lsls	r2, r2, #2
    3144:	4917      	ldr	r1, [pc, #92]	; (31a4 <spi_data_read+0x118>)
    3146:	4818      	ldr	r0, [pc, #96]	; (31a8 <spi_data_read+0x11c>)
    3148:	4c18      	ldr	r4, [pc, #96]	; (31ac <spi_data_read+0x120>)
    314a:	47a0      	blx	r4
    314c:	ab04      	add	r3, sp, #16
    314e:	78d9      	ldrb	r1, [r3, #3]
    3150:	481b      	ldr	r0, [pc, #108]	; (31c0 <spi_data_read+0x134>)
    3152:	47a0      	blx	r4
    3154:	200d      	movs	r0, #13
    3156:	4b18      	ldr	r3, [pc, #96]	; (31b8 <spi_data_read+0x12c>)
    3158:	4798      	blx	r3
			break;
    315a:	e7b8      	b.n	30ce <spi_data_read+0x42>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    315c:	4a19      	ldr	r2, [pc, #100]	; (31c4 <spi_data_read+0x138>)
    315e:	4911      	ldr	r1, [pc, #68]	; (31a4 <spi_data_read+0x118>)
    3160:	4811      	ldr	r0, [pc, #68]	; (31a8 <spi_data_read+0x11c>)
    3162:	4b12      	ldr	r3, [pc, #72]	; (31ac <spi_data_read+0x120>)
    3164:	4798      	blx	r3
    3166:	4818      	ldr	r0, [pc, #96]	; (31c8 <spi_data_read+0x13c>)
    3168:	4b12      	ldr	r3, [pc, #72]	; (31b4 <spi_data_read+0x128>)
    316a:	4798      	blx	r3
    316c:	200d      	movs	r0, #13
    316e:	4b12      	ldr	r3, [pc, #72]	; (31b8 <spi_data_read+0x12c>)
    3170:	4798      	blx	r3
			break;
    3172:	e7ac      	b.n	30ce <spi_data_read+0x42>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    3174:	2102      	movs	r1, #2
    3176:	a805      	add	r0, sp, #20
    3178:	4b09      	ldr	r3, [pc, #36]	; (31a0 <spi_data_read+0x114>)
    317a:	4798      	blx	r3
    317c:	2800      	cmp	r0, #0
    317e:	d0bf      	beq.n	3100 <spi_data_read+0x74>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    3180:	22c6      	movs	r2, #198	; 0xc6
    3182:	0092      	lsls	r2, r2, #2
    3184:	4907      	ldr	r1, [pc, #28]	; (31a4 <spi_data_read+0x118>)
    3186:	4808      	ldr	r0, [pc, #32]	; (31a8 <spi_data_read+0x11c>)
    3188:	4b08      	ldr	r3, [pc, #32]	; (31ac <spi_data_read+0x120>)
    318a:	4798      	blx	r3
    318c:	480f      	ldr	r0, [pc, #60]	; (31cc <spi_data_read+0x140>)
    318e:	4b09      	ldr	r3, [pc, #36]	; (31b4 <spi_data_read+0x128>)
    3190:	4798      	blx	r3
    3192:	200d      	movs	r0, #13
    3194:	4b08      	ldr	r3, [pc, #32]	; (31b8 <spi_data_read+0x12c>)
    3196:	4798      	blx	r3
					result = N_FAIL;
    3198:	0025      	movs	r5, r4
					break;
    319a:	e798      	b.n	30ce <spi_data_read+0x42>
    319c:	2501      	movs	r5, #1
    319e:	e796      	b.n	30ce <spi_data_read+0x42>
    31a0:	00002f99 	.word	0x00002f99
    31a4:	0000d5cc 	.word	0x0000d5cc
    31a8:	0000cee4 	.word	0x0000cee4
    31ac:	0000b88d 	.word	0x0000b88d
    31b0:	0000da98 	.word	0x0000da98
    31b4:	0000b9a9 	.word	0x0000b9a9
    31b8:	0000b8c1 	.word	0x0000b8c1
    31bc:	200003ac 	.word	0x200003ac
    31c0:	0000dacc 	.word	0x0000dacc
    31c4:	0000030d 	.word	0x0000030d
    31c8:	0000dafc 	.word	0x0000dafc
    31cc:	0000db2c 	.word	0x0000db2c

000031d0 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    31d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    31d2:	46d6      	mov	lr, sl
    31d4:	464f      	mov	r7, r9
    31d6:	4646      	mov	r6, r8
    31d8:	b5c0      	push	{r6, r7, lr}
    31da:	b086      	sub	sp, #24
    31dc:	9003      	str	r0, [sp, #12]
    31de:	9104      	str	r1, [sp, #16]
    31e0:	2830      	cmp	r0, #48	; 0x30
    31e2:	d80f      	bhi.n	3204 <spi_write_reg+0x34>
    31e4:	4b30      	ldr	r3, [pc, #192]	; (32a8 <spi_write_reg+0xd8>)
    31e6:	781f      	ldrb	r7, [r3, #0]
    31e8:	b2fb      	uxtb	r3, r7
    31ea:	9305      	str	r3, [sp, #20]
    31ec:	2300      	movs	r3, #0
    31ee:	2230      	movs	r2, #48	; 0x30
    31f0:	9903      	ldr	r1, [sp, #12]
    31f2:	428a      	cmp	r2, r1
    31f4:	415b      	adcs	r3, r3
    31f6:	b2db      	uxtb	r3, r3
    31f8:	469a      	mov	sl, r3
    31fa:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    31fc:	4b2b      	ldr	r3, [pc, #172]	; (32ac <spi_write_reg+0xdc>)
    31fe:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    3200:	46d1      	mov	r9, sl
    3202:	e033      	b.n	326c <spi_write_reg+0x9c>
    3204:	4b2a      	ldr	r3, [pc, #168]	; (32b0 <spi_write_reg+0xe0>)
    3206:	781f      	ldrb	r7, [r3, #0]
    3208:	e7ee      	b.n	31e8 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    320a:	9805      	ldr	r0, [sp, #20]
    320c:	4b29      	ldr	r3, [pc, #164]	; (32b4 <spi_write_reg+0xe4>)
    320e:	4798      	blx	r3
    3210:	0004      	movs	r4, r0
	if (result != N_OK) {
    3212:	2801      	cmp	r0, #1
    3214:	d041      	beq.n	329a <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    3216:	4a28      	ldr	r2, [pc, #160]	; (32b8 <spi_write_reg+0xe8>)
    3218:	4928      	ldr	r1, [pc, #160]	; (32bc <spi_write_reg+0xec>)
    321a:	4829      	ldr	r0, [pc, #164]	; (32c0 <spi_write_reg+0xf0>)
    321c:	4e29      	ldr	r6, [pc, #164]	; (32c4 <spi_write_reg+0xf4>)
    321e:	47b0      	blx	r6
    3220:	9903      	ldr	r1, [sp, #12]
    3222:	4829      	ldr	r0, [pc, #164]	; (32c8 <spi_write_reg+0xf8>)
    3224:	47b0      	blx	r6
    3226:	200d      	movs	r0, #13
    3228:	4b28      	ldr	r3, [pc, #160]	; (32cc <spi_write_reg+0xfc>)
    322a:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    322c:	2001      	movs	r0, #1
    322e:	4e28      	ldr	r6, [pc, #160]	; (32d0 <spi_write_reg+0x100>)
    3230:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    3232:	2300      	movs	r3, #0
    3234:	9300      	str	r3, [sp, #0]
    3236:	2200      	movs	r2, #0
    3238:	2100      	movs	r1, #0
    323a:	20cf      	movs	r0, #207	; 0xcf
    323c:	4f1b      	ldr	r7, [pc, #108]	; (32ac <spi_write_reg+0xdc>)
    323e:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    3240:	20cf      	movs	r0, #207	; 0xcf
    3242:	4b1c      	ldr	r3, [pc, #112]	; (32b4 <spi_write_reg+0xe4>)
    3244:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    3246:	22ea      	movs	r2, #234	; 0xea
    3248:	0092      	lsls	r2, r2, #2
    324a:	491c      	ldr	r1, [pc, #112]	; (32bc <spi_write_reg+0xec>)
    324c:	481c      	ldr	r0, [pc, #112]	; (32c0 <spi_write_reg+0xf0>)
    324e:	4f1d      	ldr	r7, [pc, #116]	; (32c4 <spi_write_reg+0xf4>)
    3250:	47b8      	blx	r7
    3252:	9b04      	ldr	r3, [sp, #16]
    3254:	9a03      	ldr	r2, [sp, #12]
    3256:	0029      	movs	r1, r5
    3258:	481e      	ldr	r0, [pc, #120]	; (32d4 <spi_write_reg+0x104>)
    325a:	47b8      	blx	r7
    325c:	200d      	movs	r0, #13
    325e:	4b1b      	ldr	r3, [pc, #108]	; (32cc <spi_write_reg+0xfc>)
    3260:	4798      	blx	r3
		nm_bsp_sleep(1);
    3262:	2001      	movs	r0, #1
    3264:	47b0      	blx	r6
    3266:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    3268:	2d00      	cmp	r5, #0
    326a:	d016      	beq.n	329a <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    326c:	464b      	mov	r3, r9
    326e:	9300      	str	r3, [sp, #0]
    3270:	2304      	movs	r3, #4
    3272:	9a04      	ldr	r2, [sp, #16]
    3274:	9f03      	ldr	r7, [sp, #12]
    3276:	0039      	movs	r1, r7
    3278:	9805      	ldr	r0, [sp, #20]
    327a:	47c0      	blx	r8
    327c:	0004      	movs	r4, r0
	if (result != N_OK) {
    327e:	2801      	cmp	r0, #1
    3280:	d0c3      	beq.n	320a <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    3282:	4a15      	ldr	r2, [pc, #84]	; (32d8 <spi_write_reg+0x108>)
    3284:	490d      	ldr	r1, [pc, #52]	; (32bc <spi_write_reg+0xec>)
    3286:	480e      	ldr	r0, [pc, #56]	; (32c0 <spi_write_reg+0xf0>)
    3288:	4e0e      	ldr	r6, [pc, #56]	; (32c4 <spi_write_reg+0xf4>)
    328a:	47b0      	blx	r6
    328c:	0039      	movs	r1, r7
    328e:	4813      	ldr	r0, [pc, #76]	; (32dc <spi_write_reg+0x10c>)
    3290:	47b0      	blx	r6
    3292:	200d      	movs	r0, #13
    3294:	4b0d      	ldr	r3, [pc, #52]	; (32cc <spi_write_reg+0xfc>)
    3296:	4798      	blx	r3
		goto _FAIL_;
    3298:	e7c8      	b.n	322c <spi_write_reg+0x5c>
	}

	return result;
}
    329a:	0020      	movs	r0, r4
    329c:	b006      	add	sp, #24
    329e:	bc1c      	pop	{r2, r3, r4}
    32a0:	4690      	mov	r8, r2
    32a2:	4699      	mov	r9, r3
    32a4:	46a2      	mov	sl, r4
    32a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32a8:	0000d5a4 	.word	0x0000d5a4
    32ac:	00002e19 	.word	0x00002e19
    32b0:	0000d5a5 	.word	0x0000d5a5
    32b4:	00002fb9 	.word	0x00002fb9
    32b8:	00000395 	.word	0x00000395
    32bc:	0000d5ec 	.word	0x0000d5ec
    32c0:	0000cee4 	.word	0x0000cee4
    32c4:	0000b88d 	.word	0x0000b88d
    32c8:	0000dc24 	.word	0x0000dc24
    32cc:	0000b8c1 	.word	0x0000b8c1
    32d0:	000012d9 	.word	0x000012d9
    32d4:	0000dc5c 	.word	0x0000dc5c
    32d8:	0000038f 	.word	0x0000038f
    32dc:	0000dbf8 	.word	0x0000dbf8

000032e0 <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    32e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    32e2:	46de      	mov	lr, fp
    32e4:	4657      	mov	r7, sl
    32e6:	464e      	mov	r6, r9
    32e8:	4645      	mov	r5, r8
    32ea:	b5e0      	push	{r5, r6, r7, lr}
    32ec:	b087      	sub	sp, #28
    32ee:	9002      	str	r0, [sp, #8]
    32f0:	468b      	mov	fp, r1
    32f2:	28ff      	cmp	r0, #255	; 0xff
    32f4:	d80f      	bhi.n	3316 <spi_read_reg+0x36>
    32f6:	4b41      	ldr	r3, [pc, #260]	; (33fc <spi_read_reg+0x11c>)
    32f8:	781f      	ldrb	r7, [r3, #0]
    32fa:	b2fb      	uxtb	r3, r7
    32fc:	9303      	str	r3, [sp, #12]
    32fe:	2300      	movs	r3, #0
    3300:	22ff      	movs	r2, #255	; 0xff
    3302:	9902      	ldr	r1, [sp, #8]
    3304:	428a      	cmp	r2, r1
    3306:	415b      	adcs	r3, r3
    3308:	b2db      	uxtb	r3, r3
    330a:	469a      	mov	sl, r3
    330c:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    330e:	4b3c      	ldr	r3, [pc, #240]	; (3400 <spi_read_reg+0x120>)
    3310:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    3312:	46d1      	mov	r9, sl
    3314:	e031      	b.n	337a <spi_read_reg+0x9a>
    3316:	4b3b      	ldr	r3, [pc, #236]	; (3404 <spi_read_reg+0x124>)
    3318:	781f      	ldrb	r7, [r3, #0]
    331a:	e7ee      	b.n	32fa <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    331c:	9803      	ldr	r0, [sp, #12]
    331e:	4b3a      	ldr	r3, [pc, #232]	; (3408 <spi_read_reg+0x128>)
    3320:	4798      	blx	r3
    3322:	0004      	movs	r4, r0
	if (result != N_OK) {
    3324:	2801      	cmp	r0, #1
    3326:	d040      	beq.n	33aa <spi_read_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    3328:	4a38      	ldr	r2, [pc, #224]	; (340c <spi_read_reg+0x12c>)
    332a:	4939      	ldr	r1, [pc, #228]	; (3410 <spi_read_reg+0x130>)
    332c:	4839      	ldr	r0, [pc, #228]	; (3414 <spi_read_reg+0x134>)
    332e:	4e3a      	ldr	r6, [pc, #232]	; (3418 <spi_read_reg+0x138>)
    3330:	47b0      	blx	r6
    3332:	9902      	ldr	r1, [sp, #8]
    3334:	4839      	ldr	r0, [pc, #228]	; (341c <spi_read_reg+0x13c>)
    3336:	47b0      	blx	r6
    3338:	200d      	movs	r0, #13
    333a:	4b39      	ldr	r3, [pc, #228]	; (3420 <spi_read_reg+0x140>)
    333c:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    333e:	2001      	movs	r0, #1
    3340:	4e38      	ldr	r6, [pc, #224]	; (3424 <spi_read_reg+0x144>)
    3342:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    3344:	2300      	movs	r3, #0
    3346:	9300      	str	r3, [sp, #0]
    3348:	2200      	movs	r2, #0
    334a:	2100      	movs	r1, #0
    334c:	20cf      	movs	r0, #207	; 0xcf
    334e:	4f2c      	ldr	r7, [pc, #176]	; (3400 <spi_read_reg+0x120>)
    3350:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    3352:	20cf      	movs	r0, #207	; 0xcf
    3354:	4b2c      	ldr	r3, [pc, #176]	; (3408 <spi_read_reg+0x128>)
    3356:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    3358:	4a33      	ldr	r2, [pc, #204]	; (3428 <spi_read_reg+0x148>)
    335a:	492d      	ldr	r1, [pc, #180]	; (3410 <spi_read_reg+0x130>)
    335c:	482d      	ldr	r0, [pc, #180]	; (3414 <spi_read_reg+0x134>)
    335e:	4f2e      	ldr	r7, [pc, #184]	; (3418 <spi_read_reg+0x138>)
    3360:	47b8      	blx	r7
    3362:	9a02      	ldr	r2, [sp, #8]
    3364:	0029      	movs	r1, r5
    3366:	4831      	ldr	r0, [pc, #196]	; (342c <spi_read_reg+0x14c>)
    3368:	47b8      	blx	r7
    336a:	200d      	movs	r0, #13
    336c:	4b2c      	ldr	r3, [pc, #176]	; (3420 <spi_read_reg+0x140>)
    336e:	4798      	blx	r3
		nm_bsp_sleep(1);
    3370:	2001      	movs	r0, #1
    3372:	47b0      	blx	r6
    3374:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    3376:	2d00      	cmp	r5, #0
    3378:	d038      	beq.n	33ec <spi_read_reg+0x10c>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    337a:	464b      	mov	r3, r9
    337c:	9300      	str	r3, [sp, #0]
    337e:	2304      	movs	r3, #4
    3380:	2200      	movs	r2, #0
    3382:	9f02      	ldr	r7, [sp, #8]
    3384:	0039      	movs	r1, r7
    3386:	9803      	ldr	r0, [sp, #12]
    3388:	47c0      	blx	r8
    338a:	0004      	movs	r4, r0
	if (result != N_OK) {
    338c:	2801      	cmp	r0, #1
    338e:	d0c5      	beq.n	331c <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    3390:	2282      	movs	r2, #130	; 0x82
    3392:	00d2      	lsls	r2, r2, #3
    3394:	491e      	ldr	r1, [pc, #120]	; (3410 <spi_read_reg+0x130>)
    3396:	481f      	ldr	r0, [pc, #124]	; (3414 <spi_read_reg+0x134>)
    3398:	4e1f      	ldr	r6, [pc, #124]	; (3418 <spi_read_reg+0x138>)
    339a:	47b0      	blx	r6
    339c:	0039      	movs	r1, r7
    339e:	4824      	ldr	r0, [pc, #144]	; (3430 <spi_read_reg+0x150>)
    33a0:	47b0      	blx	r6
    33a2:	200d      	movs	r0, #13
    33a4:	4b1e      	ldr	r3, [pc, #120]	; (3420 <spi_read_reg+0x140>)
    33a6:	4798      	blx	r3
		goto _FAIL_;
    33a8:	e7c9      	b.n	333e <spi_read_reg+0x5e>
	result = spi_data_read(&tmp[0], 4, clockless);
    33aa:	464a      	mov	r2, r9
    33ac:	2104      	movs	r1, #4
    33ae:	a805      	add	r0, sp, #20
    33b0:	4b20      	ldr	r3, [pc, #128]	; (3434 <spi_read_reg+0x154>)
    33b2:	4798      	blx	r3
    33b4:	0004      	movs	r4, r0
	if (result != N_OK) {
    33b6:	2801      	cmp	r0, #1
    33b8:	d00b      	beq.n	33d2 <spi_read_reg+0xf2>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    33ba:	4a1f      	ldr	r2, [pc, #124]	; (3438 <spi_read_reg+0x158>)
    33bc:	4914      	ldr	r1, [pc, #80]	; (3410 <spi_read_reg+0x130>)
    33be:	4815      	ldr	r0, [pc, #84]	; (3414 <spi_read_reg+0x134>)
    33c0:	4b15      	ldr	r3, [pc, #84]	; (3418 <spi_read_reg+0x138>)
    33c2:	4798      	blx	r3
    33c4:	481d      	ldr	r0, [pc, #116]	; (343c <spi_read_reg+0x15c>)
    33c6:	4b1e      	ldr	r3, [pc, #120]	; (3440 <spi_read_reg+0x160>)
    33c8:	4798      	blx	r3
    33ca:	200d      	movs	r0, #13
    33cc:	4b14      	ldr	r3, [pc, #80]	; (3420 <spi_read_reg+0x140>)
    33ce:	4798      	blx	r3
		goto _FAIL_;
    33d0:	e7b5      	b.n	333e <spi_read_reg+0x5e>
		((uint32)tmp[1] << 8) |
    33d2:	aa05      	add	r2, sp, #20
    33d4:	7853      	ldrb	r3, [r2, #1]
    33d6:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    33d8:	7891      	ldrb	r1, [r2, #2]
    33da:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    33dc:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    33de:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    33e0:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    33e2:	78d2      	ldrb	r2, [r2, #3]
    33e4:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    33e6:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    33e8:	465a      	mov	r2, fp
    33ea:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    33ec:	0020      	movs	r0, r4
    33ee:	b007      	add	sp, #28
    33f0:	bc3c      	pop	{r2, r3, r4, r5}
    33f2:	4690      	mov	r8, r2
    33f4:	4699      	mov	r9, r3
    33f6:	46a2      	mov	sl, r4
    33f8:	46ab      	mov	fp, r5
    33fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33fc:	0000d5a6 	.word	0x0000d5a6
    3400:	00002e19 	.word	0x00002e19
    3404:	0000d5a7 	.word	0x0000d5a7
    3408:	00002fb9 	.word	0x00002fb9
    340c:	00000416 	.word	0x00000416
    3410:	0000d60c 	.word	0x0000d60c
    3414:	0000cee4 	.word	0x0000cee4
    3418:	0000b88d 	.word	0x0000b88d
    341c:	0000db8c 	.word	0x0000db8c
    3420:	0000b8c1 	.word	0x0000b8c1
    3424:	000012d9 	.word	0x000012d9
    3428:	00000435 	.word	0x00000435
    342c:	0000dbe0 	.word	0x0000dbe0
    3430:	0000db60 	.word	0x0000db60
    3434:	0000308d 	.word	0x0000308d
    3438:	0000041d 	.word	0x0000041d
    343c:	0000dbc0 	.word	0x0000dbc0
    3440:	0000b9a9 	.word	0x0000b9a9

00003444 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    3444:	b510      	push	{r4, lr}
    3446:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    3448:	2300      	movs	r3, #0
    344a:	9300      	str	r3, [sp, #0]
    344c:	2200      	movs	r2, #0
    344e:	2100      	movs	r1, #0
    3450:	20cf      	movs	r0, #207	; 0xcf
    3452:	4c04      	ldr	r4, [pc, #16]	; (3464 <nm_spi_reset+0x20>)
    3454:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    3456:	20cf      	movs	r0, #207	; 0xcf
    3458:	4b03      	ldr	r3, [pc, #12]	; (3468 <nm_spi_reset+0x24>)
    345a:	4798      	blx	r3
	return M2M_SUCCESS;
}
    345c:	2000      	movs	r0, #0
    345e:	b002      	add	sp, #8
    3460:	bd10      	pop	{r4, pc}
    3462:	46c0      	nop			; (mov r8, r8)
    3464:	00002e19 	.word	0x00002e19
    3468:	00002fb9 	.word	0x00002fb9

0000346c <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    346c:	2200      	movs	r2, #0
    346e:	4b02      	ldr	r3, [pc, #8]	; (3478 <nm_spi_deinit+0xc>)
    3470:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    3472:	2000      	movs	r0, #0
    3474:	4770      	bx	lr
    3476:	46c0      	nop			; (mov r8, r8)
    3478:	200003ac 	.word	0x200003ac

0000347c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    347c:	b500      	push	{lr}
    347e:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    3480:	a901      	add	r1, sp, #4
    3482:	4b02      	ldr	r3, [pc, #8]	; (348c <nm_spi_read_reg+0x10>)
    3484:	4798      	blx	r3

	return u32Val;
}
    3486:	9801      	ldr	r0, [sp, #4]
    3488:	b003      	add	sp, #12
    348a:	bd00      	pop	{pc}
    348c:	000032e1 	.word	0x000032e1

00003490 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    3490:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    3492:	4b04      	ldr	r3, [pc, #16]	; (34a4 <nm_spi_read_reg_with_ret+0x14>)
    3494:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    3496:	2300      	movs	r3, #0
    3498:	2801      	cmp	r0, #1
    349a:	d101      	bne.n	34a0 <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    349c:	0018      	movs	r0, r3
    349e:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    34a0:	3b06      	subs	r3, #6
    34a2:	e7fb      	b.n	349c <nm_spi_read_reg_with_ret+0xc>
    34a4:	000032e1 	.word	0x000032e1

000034a8 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    34a8:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    34aa:	4b04      	ldr	r3, [pc, #16]	; (34bc <nm_spi_write_reg+0x14>)
    34ac:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    34ae:	2300      	movs	r3, #0
    34b0:	2801      	cmp	r0, #1
    34b2:	d101      	bne.n	34b8 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    34b4:	0018      	movs	r0, r3
    34b6:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    34b8:	3b06      	subs	r3, #6
    34ba:	e7fb      	b.n	34b4 <nm_spi_write_reg+0xc>
    34bc:	000031d1 	.word	0x000031d1

000034c0 <nm_spi_init>:
{
    34c0:	b510      	push	{r4, lr}
    34c2:	b082      	sub	sp, #8
	uint32 reg = 0;
    34c4:	2300      	movs	r3, #0
    34c6:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    34c8:	4a35      	ldr	r2, [pc, #212]	; (35a0 <nm_spi_init+0xe0>)
    34ca:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    34cc:	4669      	mov	r1, sp
    34ce:	4835      	ldr	r0, [pc, #212]	; (35a4 <nm_spi_init+0xe4>)
    34d0:	4b35      	ldr	r3, [pc, #212]	; (35a8 <nm_spi_init+0xe8>)
    34d2:	4798      	blx	r3
    34d4:	2800      	cmp	r0, #0
    34d6:	d028      	beq.n	352a <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    34d8:	4b31      	ldr	r3, [pc, #196]	; (35a0 <nm_spi_init+0xe0>)
    34da:	781b      	ldrb	r3, [r3, #0]
    34dc:	2b00      	cmp	r3, #0
    34de:	d10d      	bne.n	34fc <nm_spi_init+0x3c>
		reg &= ~0x70;
    34e0:	337c      	adds	r3, #124	; 0x7c
    34e2:	9900      	ldr	r1, [sp, #0]
    34e4:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    34e6:	3b2c      	subs	r3, #44	; 0x2c
    34e8:	4319      	orrs	r1, r3
    34ea:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    34ec:	482d      	ldr	r0, [pc, #180]	; (35a4 <nm_spi_init+0xe4>)
    34ee:	4b2f      	ldr	r3, [pc, #188]	; (35ac <nm_spi_init+0xec>)
    34f0:	4798      	blx	r3
    34f2:	1e04      	subs	r4, r0, #0
    34f4:	d03a      	beq.n	356c <nm_spi_init+0xac>
		gu8Crc_off = 1;
    34f6:	2201      	movs	r2, #1
    34f8:	4b29      	ldr	r3, [pc, #164]	; (35a0 <nm_spi_init+0xe0>)
    34fa:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    34fc:	a901      	add	r1, sp, #4
    34fe:	2080      	movs	r0, #128	; 0x80
    3500:	0140      	lsls	r0, r0, #5
    3502:	4b29      	ldr	r3, [pc, #164]	; (35a8 <nm_spi_init+0xe8>)
    3504:	4798      	blx	r3
    3506:	2800      	cmp	r0, #0
    3508:	d03c      	beq.n	3584 <nm_spi_init+0xc4>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    350a:	4c26      	ldr	r4, [pc, #152]	; (35a4 <nm_spi_init+0xe4>)
    350c:	0020      	movs	r0, r4
    350e:	4b28      	ldr	r3, [pc, #160]	; (35b0 <nm_spi_init+0xf0>)
    3510:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    3512:	2370      	movs	r3, #112	; 0x70
    3514:	0001      	movs	r1, r0
    3516:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    3518:	2050      	movs	r0, #80	; 0x50
    351a:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    351c:	0020      	movs	r0, r4
    351e:	4b25      	ldr	r3, [pc, #148]	; (35b4 <nm_spi_init+0xf4>)
    3520:	4798      	blx	r3
	return M2M_SUCCESS;
    3522:	2400      	movs	r4, #0
}
    3524:	0020      	movs	r0, r4
    3526:	b002      	add	sp, #8
    3528:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    352a:	2201      	movs	r2, #1
    352c:	4b1c      	ldr	r3, [pc, #112]	; (35a0 <nm_spi_init+0xe0>)
    352e:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    3530:	2298      	movs	r2, #152	; 0x98
    3532:	00d2      	lsls	r2, r2, #3
    3534:	4920      	ldr	r1, [pc, #128]	; (35b8 <nm_spi_init+0xf8>)
    3536:	4821      	ldr	r0, [pc, #132]	; (35bc <nm_spi_init+0xfc>)
    3538:	4b21      	ldr	r3, [pc, #132]	; (35c0 <nm_spi_init+0x100>)
    353a:	4798      	blx	r3
    353c:	4821      	ldr	r0, [pc, #132]	; (35c4 <nm_spi_init+0x104>)
    353e:	4b22      	ldr	r3, [pc, #136]	; (35c8 <nm_spi_init+0x108>)
    3540:	4798      	blx	r3
    3542:	200d      	movs	r0, #13
    3544:	4b21      	ldr	r3, [pc, #132]	; (35cc <nm_spi_init+0x10c>)
    3546:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    3548:	4669      	mov	r1, sp
    354a:	4816      	ldr	r0, [pc, #88]	; (35a4 <nm_spi_init+0xe4>)
    354c:	4b16      	ldr	r3, [pc, #88]	; (35a8 <nm_spi_init+0xe8>)
    354e:	4798      	blx	r3
    3550:	1e04      	subs	r4, r0, #0
    3552:	d1c1      	bne.n	34d8 <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    3554:	4a1e      	ldr	r2, [pc, #120]	; (35d0 <nm_spi_init+0x110>)
    3556:	4918      	ldr	r1, [pc, #96]	; (35b8 <nm_spi_init+0xf8>)
    3558:	4818      	ldr	r0, [pc, #96]	; (35bc <nm_spi_init+0xfc>)
    355a:	4b19      	ldr	r3, [pc, #100]	; (35c0 <nm_spi_init+0x100>)
    355c:	4798      	blx	r3
    355e:	481d      	ldr	r0, [pc, #116]	; (35d4 <nm_spi_init+0x114>)
    3560:	4b19      	ldr	r3, [pc, #100]	; (35c8 <nm_spi_init+0x108>)
    3562:	4798      	blx	r3
    3564:	200d      	movs	r0, #13
    3566:	4b19      	ldr	r3, [pc, #100]	; (35cc <nm_spi_init+0x10c>)
    3568:	4798      	blx	r3
			return 0;
    356a:	e7db      	b.n	3524 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    356c:	4a1a      	ldr	r2, [pc, #104]	; (35d8 <nm_spi_init+0x118>)
    356e:	4912      	ldr	r1, [pc, #72]	; (35b8 <nm_spi_init+0xf8>)
    3570:	4812      	ldr	r0, [pc, #72]	; (35bc <nm_spi_init+0xfc>)
    3572:	4b13      	ldr	r3, [pc, #76]	; (35c0 <nm_spi_init+0x100>)
    3574:	4798      	blx	r3
    3576:	4819      	ldr	r0, [pc, #100]	; (35dc <nm_spi_init+0x11c>)
    3578:	4b13      	ldr	r3, [pc, #76]	; (35c8 <nm_spi_init+0x108>)
    357a:	4798      	blx	r3
    357c:	200d      	movs	r0, #13
    357e:	4b13      	ldr	r3, [pc, #76]	; (35cc <nm_spi_init+0x10c>)
    3580:	4798      	blx	r3
			return 0;
    3582:	e7cf      	b.n	3524 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    3584:	4a16      	ldr	r2, [pc, #88]	; (35e0 <nm_spi_init+0x120>)
    3586:	490c      	ldr	r1, [pc, #48]	; (35b8 <nm_spi_init+0xf8>)
    3588:	480c      	ldr	r0, [pc, #48]	; (35bc <nm_spi_init+0xfc>)
    358a:	4b0d      	ldr	r3, [pc, #52]	; (35c0 <nm_spi_init+0x100>)
    358c:	4798      	blx	r3
    358e:	4815      	ldr	r0, [pc, #84]	; (35e4 <nm_spi_init+0x124>)
    3590:	4b0d      	ldr	r3, [pc, #52]	; (35c8 <nm_spi_init+0x108>)
    3592:	4798      	blx	r3
    3594:	200d      	movs	r0, #13
    3596:	4b0d      	ldr	r3, [pc, #52]	; (35cc <nm_spi_init+0x10c>)
    3598:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    359a:	2406      	movs	r4, #6
    359c:	4264      	negs	r4, r4
    359e:	e7c1      	b.n	3524 <nm_spi_init+0x64>
    35a0:	200003ac 	.word	0x200003ac
    35a4:	0000e824 	.word	0x0000e824
    35a8:	000032e1 	.word	0x000032e1
    35ac:	000031d1 	.word	0x000031d1
    35b0:	0000347d 	.word	0x0000347d
    35b4:	000034a9 	.word	0x000034a9
    35b8:	0000d628 	.word	0x0000d628
    35bc:	0000cee4 	.word	0x0000cee4
    35c0:	0000b88d 	.word	0x0000b88d
    35c4:	0000d734 	.word	0x0000d734
    35c8:	0000b9a9 	.word	0x0000b9a9
    35cc:	0000b8c1 	.word	0x0000b8c1
    35d0:	000004c3 	.word	0x000004c3
    35d4:	0000d784 	.word	0x0000d784
    35d8:	000004cd 	.word	0x000004cd
    35dc:	0000d7b0 	.word	0x0000d7b0
    35e0:	000004d7 	.word	0x000004d7
    35e4:	0000d7e4 	.word	0x0000d7e4

000035e8 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    35e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    35ea:	46de      	mov	lr, fp
    35ec:	4657      	mov	r7, sl
    35ee:	464e      	mov	r6, r9
    35f0:	4645      	mov	r5, r8
    35f2:	b5e0      	push	{r5, r6, r7, lr}
    35f4:	b087      	sub	sp, #28
    35f6:	9002      	str	r0, [sp, #8]
    35f8:	9103      	str	r1, [sp, #12]
    35fa:	0016      	movs	r6, r2
    35fc:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    35fe:	2300      	movs	r3, #0
    3600:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    3602:	2400      	movs	r4, #0
    3604:	4b3e      	ldr	r3, [pc, #248]	; (3700 <nm_spi_read_block+0x118>)
    3606:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    3608:	46a9      	mov	r9, r5
    360a:	e037      	b.n	367c <nm_spi_read_block+0x94>
		single_byte_workaround = 1;
    360c:	2301      	movs	r3, #1
    360e:	469b      	mov	fp, r3
		size = 2;
    3610:	3601      	adds	r6, #1
    3612:	e035      	b.n	3680 <nm_spi_read_block+0x98>
	result = spi_cmd_rsp(cmd);
    3614:	20c8      	movs	r0, #200	; 0xc8
    3616:	4b3b      	ldr	r3, [pc, #236]	; (3704 <nm_spi_read_block+0x11c>)
    3618:	4798      	blx	r3
	if (result != N_OK) {
    361a:	2801      	cmp	r0, #1
    361c:	d045      	beq.n	36aa <nm_spi_read_block+0xc2>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    361e:	4a3a      	ldr	r2, [pc, #232]	; (3708 <nm_spi_read_block+0x120>)
    3620:	493a      	ldr	r1, [pc, #232]	; (370c <nm_spi_read_block+0x124>)
    3622:	483b      	ldr	r0, [pc, #236]	; (3710 <nm_spi_read_block+0x128>)
    3624:	4f3b      	ldr	r7, [pc, #236]	; (3714 <nm_spi_read_block+0x12c>)
    3626:	47b8      	blx	r7
    3628:	9902      	ldr	r1, [sp, #8]
    362a:	483b      	ldr	r0, [pc, #236]	; (3718 <nm_spi_read_block+0x130>)
    362c:	47b8      	blx	r7
    362e:	200d      	movs	r0, #13
    3630:	4b3a      	ldr	r3, [pc, #232]	; (371c <nm_spi_read_block+0x134>)
    3632:	4798      	blx	r3
		nm_bsp_sleep(1);
    3634:	2001      	movs	r0, #1
    3636:	4f3a      	ldr	r7, [pc, #232]	; (3720 <nm_spi_read_block+0x138>)
    3638:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    363a:	9400      	str	r4, [sp, #0]
    363c:	0023      	movs	r3, r4
    363e:	0022      	movs	r2, r4
    3640:	0021      	movs	r1, r4
    3642:	20cf      	movs	r0, #207	; 0xcf
    3644:	4d2e      	ldr	r5, [pc, #184]	; (3700 <nm_spi_read_block+0x118>)
    3646:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    3648:	20cf      	movs	r0, #207	; 0xcf
    364a:	4b2e      	ldr	r3, [pc, #184]	; (3704 <nm_spi_read_block+0x11c>)
    364c:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    364e:	4a35      	ldr	r2, [pc, #212]	; (3724 <nm_spi_read_block+0x13c>)
    3650:	492e      	ldr	r1, [pc, #184]	; (370c <nm_spi_read_block+0x124>)
    3652:	482f      	ldr	r0, [pc, #188]	; (3710 <nm_spi_read_block+0x128>)
    3654:	4b2f      	ldr	r3, [pc, #188]	; (3714 <nm_spi_read_block+0x12c>)
    3656:	469a      	mov	sl, r3
    3658:	4798      	blx	r3
    365a:	0033      	movs	r3, r6
    365c:	9a02      	ldr	r2, [sp, #8]
    365e:	4649      	mov	r1, r9
    3660:	4831      	ldr	r0, [pc, #196]	; (3728 <nm_spi_read_block+0x140>)
    3662:	47d0      	blx	sl
    3664:	200d      	movs	r0, #13
    3666:	4b2d      	ldr	r3, [pc, #180]	; (371c <nm_spi_read_block+0x134>)
    3668:	4798      	blx	r3
		nm_bsp_sleep(1);
    366a:	2001      	movs	r0, #1
    366c:	47b8      	blx	r7
    366e:	2301      	movs	r3, #1
    3670:	425b      	negs	r3, r3
    3672:	469c      	mov	ip, r3
    3674:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    3676:	464b      	mov	r3, r9
    3678:	2b00      	cmp	r3, #0
    367a:	d038      	beq.n	36ee <nm_spi_read_block+0x106>
	if (size == 1)
    367c:	2e01      	cmp	r6, #1
    367e:	d0c5      	beq.n	360c <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    3680:	9400      	str	r4, [sp, #0]
    3682:	0033      	movs	r3, r6
    3684:	0022      	movs	r2, r4
    3686:	9d02      	ldr	r5, [sp, #8]
    3688:	0029      	movs	r1, r5
    368a:	20c8      	movs	r0, #200	; 0xc8
    368c:	47c0      	blx	r8
	if (result != N_OK) {
    368e:	2801      	cmp	r0, #1
    3690:	d0c0      	beq.n	3614 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    3692:	4a26      	ldr	r2, [pc, #152]	; (372c <nm_spi_read_block+0x144>)
    3694:	491d      	ldr	r1, [pc, #116]	; (370c <nm_spi_read_block+0x124>)
    3696:	481e      	ldr	r0, [pc, #120]	; (3710 <nm_spi_read_block+0x128>)
    3698:	4f1e      	ldr	r7, [pc, #120]	; (3714 <nm_spi_read_block+0x12c>)
    369a:	47b8      	blx	r7
    369c:	0029      	movs	r1, r5
    369e:	4824      	ldr	r0, [pc, #144]	; (3730 <nm_spi_read_block+0x148>)
    36a0:	47b8      	blx	r7
    36a2:	200d      	movs	r0, #13
    36a4:	4b1d      	ldr	r3, [pc, #116]	; (371c <nm_spi_read_block+0x134>)
    36a6:	4798      	blx	r3
    36a8:	e7c4      	b.n	3634 <nm_spi_read_block+0x4c>
	if (single_byte_workaround)
    36aa:	465b      	mov	r3, fp
    36ac:	2b00      	cmp	r3, #0
    36ae:	d016      	beq.n	36de <nm_spi_read_block+0xf6>
		result = spi_data_read(tmp, size,0);
    36b0:	af05      	add	r7, sp, #20
    36b2:	0022      	movs	r2, r4
    36b4:	0031      	movs	r1, r6
    36b6:	0038      	movs	r0, r7
    36b8:	4b1e      	ldr	r3, [pc, #120]	; (3734 <nm_spi_read_block+0x14c>)
    36ba:	4798      	blx	r3
		buf[0] = tmp[0];
    36bc:	783b      	ldrb	r3, [r7, #0]
    36be:	9a03      	ldr	r2, [sp, #12]
    36c0:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    36c2:	2801      	cmp	r0, #1
    36c4:	d011      	beq.n	36ea <nm_spi_read_block+0x102>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    36c6:	4a1c      	ldr	r2, [pc, #112]	; (3738 <nm_spi_read_block+0x150>)
    36c8:	4910      	ldr	r1, [pc, #64]	; (370c <nm_spi_read_block+0x124>)
    36ca:	4811      	ldr	r0, [pc, #68]	; (3710 <nm_spi_read_block+0x128>)
    36cc:	4b11      	ldr	r3, [pc, #68]	; (3714 <nm_spi_read_block+0x12c>)
    36ce:	4798      	blx	r3
    36d0:	481a      	ldr	r0, [pc, #104]	; (373c <nm_spi_read_block+0x154>)
    36d2:	4b1b      	ldr	r3, [pc, #108]	; (3740 <nm_spi_read_block+0x158>)
    36d4:	4798      	blx	r3
    36d6:	200d      	movs	r0, #13
    36d8:	4b10      	ldr	r3, [pc, #64]	; (371c <nm_spi_read_block+0x134>)
    36da:	4798      	blx	r3
    36dc:	e7aa      	b.n	3634 <nm_spi_read_block+0x4c>
		result = spi_data_read(buf, size,0);
    36de:	0022      	movs	r2, r4
    36e0:	0031      	movs	r1, r6
    36e2:	9803      	ldr	r0, [sp, #12]
    36e4:	4b13      	ldr	r3, [pc, #76]	; (3734 <nm_spi_read_block+0x14c>)
    36e6:	4798      	blx	r3
    36e8:	e7eb      	b.n	36c2 <nm_spi_read_block+0xda>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    36ea:	2000      	movs	r0, #0
    36ec:	e001      	b.n	36f2 <nm_spi_read_block+0x10a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    36ee:	2006      	movs	r0, #6
    36f0:	4240      	negs	r0, r0

	return s8Ret;
}
    36f2:	b007      	add	sp, #28
    36f4:	bc3c      	pop	{r2, r3, r4, r5}
    36f6:	4690      	mov	r8, r2
    36f8:	4699      	mov	r9, r3
    36fa:	46a2      	mov	sl, r4
    36fc:	46ab      	mov	fp, r5
    36fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3700:	00002e19 	.word	0x00002e19
    3704:	00002fb9 	.word	0x00002fb9
    3708:	0000045c 	.word	0x0000045c
    370c:	0000d61c 	.word	0x0000d61c
    3710:	0000cee4 	.word	0x0000cee4
    3714:	0000b88d 	.word	0x0000b88d
    3718:	0000d838 	.word	0x0000d838
    371c:	0000b8c1 	.word	0x0000b8c1
    3720:	000012d9 	.word	0x000012d9
    3724:	0000047d 	.word	0x0000047d
    3728:	0000d898 	.word	0x0000d898
    372c:	00000456 	.word	0x00000456
    3730:	0000d808 	.word	0x0000d808
    3734:	0000308d 	.word	0x0000308d
    3738:	0000046c 	.word	0x0000046c
    373c:	0000d870 	.word	0x0000d870
    3740:	0000b9a9 	.word	0x0000b9a9

00003744 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    3744:	b5f0      	push	{r4, r5, r6, r7, lr}
    3746:	46de      	mov	lr, fp
    3748:	4647      	mov	r7, r8
    374a:	b580      	push	{r7, lr}
    374c:	b089      	sub	sp, #36	; 0x24
    374e:	9004      	str	r0, [sp, #16]
    3750:	468b      	mov	fp, r1
    3752:	9203      	str	r2, [sp, #12]
    3754:	260a      	movs	r6, #10
    3756:	2780      	movs	r7, #128	; 0x80
    3758:	01bf      	lsls	r7, r7, #6
    375a:	466b      	mov	r3, sp
    375c:	82df      	strh	r7, [r3, #22]
    375e:	0035      	movs	r5, r6
    3760:	e02d      	b.n	37be <nm_spi_write_block+0x7a>
		size = 2;
    3762:	3301      	adds	r3, #1
    3764:	9303      	str	r3, [sp, #12]
    3766:	e02d      	b.n	37c4 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    3768:	4a82      	ldr	r2, [pc, #520]	; (3974 <nm_spi_write_block+0x230>)
    376a:	4983      	ldr	r1, [pc, #524]	; (3978 <nm_spi_write_block+0x234>)
    376c:	4883      	ldr	r0, [pc, #524]	; (397c <nm_spi_write_block+0x238>)
    376e:	4c84      	ldr	r4, [pc, #528]	; (3980 <nm_spi_write_block+0x23c>)
    3770:	47a0      	blx	r4
    3772:	0031      	movs	r1, r6
    3774:	4883      	ldr	r0, [pc, #524]	; (3984 <nm_spi_write_block+0x240>)
    3776:	47a0      	blx	r4
    3778:	200d      	movs	r0, #13
    377a:	4b83      	ldr	r3, [pc, #524]	; (3988 <nm_spi_write_block+0x244>)
    377c:	4798      	blx	r3
		nm_bsp_sleep(1);
    377e:	2001      	movs	r0, #1
    3780:	4c82      	ldr	r4, [pc, #520]	; (398c <nm_spi_write_block+0x248>)
    3782:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    3784:	2300      	movs	r3, #0
    3786:	9300      	str	r3, [sp, #0]
    3788:	2200      	movs	r2, #0
    378a:	2100      	movs	r1, #0
    378c:	20cf      	movs	r0, #207	; 0xcf
    378e:	4e80      	ldr	r6, [pc, #512]	; (3990 <nm_spi_write_block+0x24c>)
    3790:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    3792:	20cf      	movs	r0, #207	; 0xcf
    3794:	4b7f      	ldr	r3, [pc, #508]	; (3994 <nm_spi_write_block+0x250>)
    3796:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    3798:	4a7f      	ldr	r2, [pc, #508]	; (3998 <nm_spi_write_block+0x254>)
    379a:	4977      	ldr	r1, [pc, #476]	; (3978 <nm_spi_write_block+0x234>)
    379c:	4877      	ldr	r0, [pc, #476]	; (397c <nm_spi_write_block+0x238>)
    379e:	4e78      	ldr	r6, [pc, #480]	; (3980 <nm_spi_write_block+0x23c>)
    37a0:	47b0      	blx	r6
    37a2:	9b03      	ldr	r3, [sp, #12]
    37a4:	9a04      	ldr	r2, [sp, #16]
    37a6:	0029      	movs	r1, r5
    37a8:	487c      	ldr	r0, [pc, #496]	; (399c <nm_spi_write_block+0x258>)
    37aa:	47b0      	blx	r6
    37ac:	200d      	movs	r0, #13
    37ae:	4b76      	ldr	r3, [pc, #472]	; (3988 <nm_spi_write_block+0x244>)
    37b0:	4798      	blx	r3
		nm_bsp_sleep(1);
    37b2:	2001      	movs	r0, #1
    37b4:	47a0      	blx	r4
    37b6:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    37b8:	2d00      	cmp	r5, #0
    37ba:	d100      	bne.n	37be <nm_spi_write_block+0x7a>
    37bc:	e0d2      	b.n	3964 <nm_spi_write_block+0x220>
	if (size == 1)
    37be:	9b03      	ldr	r3, [sp, #12]
    37c0:	2b01      	cmp	r3, #1
    37c2:	d0ce      	beq.n	3762 <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    37c4:	2300      	movs	r3, #0
    37c6:	9300      	str	r3, [sp, #0]
    37c8:	9b03      	ldr	r3, [sp, #12]
    37ca:	2200      	movs	r2, #0
    37cc:	9e04      	ldr	r6, [sp, #16]
    37ce:	0031      	movs	r1, r6
    37d0:	20c7      	movs	r0, #199	; 0xc7
    37d2:	4c6f      	ldr	r4, [pc, #444]	; (3990 <nm_spi_write_block+0x24c>)
    37d4:	47a0      	blx	r4
	if (result != N_OK) {
    37d6:	2801      	cmp	r0, #1
    37d8:	d1c6      	bne.n	3768 <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    37da:	20c7      	movs	r0, #199	; 0xc7
    37dc:	4b6d      	ldr	r3, [pc, #436]	; (3994 <nm_spi_write_block+0x250>)
    37de:	4798      	blx	r3
	if (result != N_OK) {
    37e0:	2801      	cmp	r0, #1
    37e2:	d00b      	beq.n	37fc <nm_spi_write_block+0xb8>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    37e4:	4a6e      	ldr	r2, [pc, #440]	; (39a0 <nm_spi_write_block+0x25c>)
    37e6:	4964      	ldr	r1, [pc, #400]	; (3978 <nm_spi_write_block+0x234>)
    37e8:	4864      	ldr	r0, [pc, #400]	; (397c <nm_spi_write_block+0x238>)
    37ea:	4c65      	ldr	r4, [pc, #404]	; (3980 <nm_spi_write_block+0x23c>)
    37ec:	47a0      	blx	r4
    37ee:	9904      	ldr	r1, [sp, #16]
    37f0:	486c      	ldr	r0, [pc, #432]	; (39a4 <nm_spi_write_block+0x260>)
    37f2:	47a0      	blx	r4
    37f4:	200d      	movs	r0, #13
    37f6:	4b64      	ldr	r3, [pc, #400]	; (3988 <nm_spi_write_block+0x244>)
    37f8:	4798      	blx	r3
    37fa:	e7c0      	b.n	377e <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    37fc:	2200      	movs	r2, #0
    37fe:	ab07      	add	r3, sp, #28
    3800:	801a      	strh	r2, [r3, #0]
    3802:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    3804:	2600      	movs	r6, #0
				order = 0x1;
    3806:	46a8      	mov	r8, r5
    3808:	0035      	movs	r5, r6
    380a:	0026      	movs	r6, r4
    380c:	e021      	b.n	3852 <nm_spi_write_block+0x10e>
				order = 0x2;
    380e:	2300      	movs	r3, #0
    3810:	42b7      	cmp	r7, r6
    3812:	415b      	adcs	r3, r3
    3814:	3302      	adds	r3, #2
		cmd |= order;
    3816:	200b      	movs	r0, #11
    3818:	aa04      	add	r2, sp, #16
    381a:	4694      	mov	ip, r2
    381c:	4460      	add	r0, ip
    381e:	2210      	movs	r2, #16
    3820:	4252      	negs	r2, r2
    3822:	4313      	orrs	r3, r2
    3824:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    3826:	2101      	movs	r1, #1
    3828:	4b5f      	ldr	r3, [pc, #380]	; (39a8 <nm_spi_write_block+0x264>)
    382a:	4798      	blx	r3
    382c:	2800      	cmp	r0, #0
    382e:	d11d      	bne.n	386c <nm_spi_write_block+0x128>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    3830:	465b      	mov	r3, fp
    3832:	1958      	adds	r0, r3, r5
    3834:	0021      	movs	r1, r4
    3836:	4b5c      	ldr	r3, [pc, #368]	; (39a8 <nm_spi_write_block+0x264>)
    3838:	4798      	blx	r3
    383a:	2800      	cmp	r0, #0
    383c:	d12e      	bne.n	389c <nm_spi_write_block+0x158>
		if (!gu8Crc_off) {
    383e:	4b5b      	ldr	r3, [pc, #364]	; (39ac <nm_spi_write_block+0x268>)
    3840:	781b      	ldrb	r3, [r3, #0]
    3842:	2b00      	cmp	r3, #0
    3844:	d037      	beq.n	38b6 <nm_spi_write_block+0x172>
		ix += nbytes;
    3846:	1965      	adds	r5, r4, r5
    3848:	b22d      	sxth	r5, r5
		sz -= nbytes;
    384a:	1b36      	subs	r6, r6, r4
    384c:	b2b6      	uxth	r6, r6
	} while (sz);
    384e:	2e00      	cmp	r6, #0
    3850:	d052      	beq.n	38f8 <nm_spi_write_block+0x1b4>
    3852:	1c34      	adds	r4, r6, #0
    3854:	42be      	cmp	r6, r7
    3856:	d901      	bls.n	385c <nm_spi_write_block+0x118>
    3858:	466b      	mov	r3, sp
    385a:	8adc      	ldrh	r4, [r3, #22]
    385c:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    385e:	2d00      	cmp	r5, #0
    3860:	d1d5      	bne.n	380e <nm_spi_write_block+0xca>
				order = 0x3;
    3862:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    3864:	42be      	cmp	r6, r7
    3866:	d9d6      	bls.n	3816 <nm_spi_write_block+0xd2>
				order = 0x1;
    3868:	3b02      	subs	r3, #2
    386a:	e7d4      	b.n	3816 <nm_spi_write_block+0xd2>
    386c:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    386e:	4a50      	ldr	r2, [pc, #320]	; (39b0 <nm_spi_write_block+0x26c>)
    3870:	4950      	ldr	r1, [pc, #320]	; (39b4 <nm_spi_write_block+0x270>)
    3872:	4842      	ldr	r0, [pc, #264]	; (397c <nm_spi_write_block+0x238>)
    3874:	4b42      	ldr	r3, [pc, #264]	; (3980 <nm_spi_write_block+0x23c>)
    3876:	4798      	blx	r3
    3878:	484f      	ldr	r0, [pc, #316]	; (39b8 <nm_spi_write_block+0x274>)
    387a:	4b50      	ldr	r3, [pc, #320]	; (39bc <nm_spi_write_block+0x278>)
    387c:	4798      	blx	r3
    387e:	200d      	movs	r0, #13
    3880:	4b41      	ldr	r3, [pc, #260]	; (3988 <nm_spi_write_block+0x244>)
    3882:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    3884:	4a4e      	ldr	r2, [pc, #312]	; (39c0 <nm_spi_write_block+0x27c>)
    3886:	493c      	ldr	r1, [pc, #240]	; (3978 <nm_spi_write_block+0x234>)
    3888:	483c      	ldr	r0, [pc, #240]	; (397c <nm_spi_write_block+0x238>)
    388a:	4b3d      	ldr	r3, [pc, #244]	; (3980 <nm_spi_write_block+0x23c>)
    388c:	4798      	blx	r3
    388e:	484d      	ldr	r0, [pc, #308]	; (39c4 <nm_spi_write_block+0x280>)
    3890:	4b4a      	ldr	r3, [pc, #296]	; (39bc <nm_spi_write_block+0x278>)
    3892:	4798      	blx	r3
    3894:	200d      	movs	r0, #13
    3896:	4b3c      	ldr	r3, [pc, #240]	; (3988 <nm_spi_write_block+0x244>)
    3898:	4798      	blx	r3
    389a:	e770      	b.n	377e <nm_spi_write_block+0x3a>
    389c:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    389e:	4a4a      	ldr	r2, [pc, #296]	; (39c8 <nm_spi_write_block+0x284>)
    38a0:	4944      	ldr	r1, [pc, #272]	; (39b4 <nm_spi_write_block+0x270>)
    38a2:	4836      	ldr	r0, [pc, #216]	; (397c <nm_spi_write_block+0x238>)
    38a4:	4b36      	ldr	r3, [pc, #216]	; (3980 <nm_spi_write_block+0x23c>)
    38a6:	4798      	blx	r3
    38a8:	4848      	ldr	r0, [pc, #288]	; (39cc <nm_spi_write_block+0x288>)
    38aa:	4b44      	ldr	r3, [pc, #272]	; (39bc <nm_spi_write_block+0x278>)
    38ac:	4798      	blx	r3
    38ae:	200d      	movs	r0, #13
    38b0:	4b35      	ldr	r3, [pc, #212]	; (3988 <nm_spi_write_block+0x244>)
    38b2:	4798      	blx	r3
    38b4:	e7e6      	b.n	3884 <nm_spi_write_block+0x140>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    38b6:	2102      	movs	r1, #2
    38b8:	a807      	add	r0, sp, #28
    38ba:	4b3b      	ldr	r3, [pc, #236]	; (39a8 <nm_spi_write_block+0x264>)
    38bc:	4798      	blx	r3
    38be:	2800      	cmp	r0, #0
    38c0:	d0c1      	beq.n	3846 <nm_spi_write_block+0x102>
    38c2:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    38c4:	22d7      	movs	r2, #215	; 0xd7
    38c6:	0092      	lsls	r2, r2, #2
    38c8:	493a      	ldr	r1, [pc, #232]	; (39b4 <nm_spi_write_block+0x270>)
    38ca:	482c      	ldr	r0, [pc, #176]	; (397c <nm_spi_write_block+0x238>)
    38cc:	4b2c      	ldr	r3, [pc, #176]	; (3980 <nm_spi_write_block+0x23c>)
    38ce:	4798      	blx	r3
    38d0:	483f      	ldr	r0, [pc, #252]	; (39d0 <nm_spi_write_block+0x28c>)
    38d2:	4b3a      	ldr	r3, [pc, #232]	; (39bc <nm_spi_write_block+0x278>)
    38d4:	4798      	blx	r3
    38d6:	200d      	movs	r0, #13
    38d8:	4b2b      	ldr	r3, [pc, #172]	; (3988 <nm_spi_write_block+0x244>)
    38da:	4798      	blx	r3
    38dc:	e7d2      	b.n	3884 <nm_spi_write_block+0x140>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    38de:	229a      	movs	r2, #154	; 0x9a
    38e0:	0052      	lsls	r2, r2, #1
    38e2:	493c      	ldr	r1, [pc, #240]	; (39d4 <nm_spi_write_block+0x290>)
    38e4:	4825      	ldr	r0, [pc, #148]	; (397c <nm_spi_write_block+0x238>)
    38e6:	4b26      	ldr	r3, [pc, #152]	; (3980 <nm_spi_write_block+0x23c>)
    38e8:	4798      	blx	r3
    38ea:	483b      	ldr	r0, [pc, #236]	; (39d8 <nm_spi_write_block+0x294>)
    38ec:	4b33      	ldr	r3, [pc, #204]	; (39bc <nm_spi_write_block+0x278>)
    38ee:	4798      	blx	r3
    38f0:	200d      	movs	r0, #13
    38f2:	4b25      	ldr	r3, [pc, #148]	; (3988 <nm_spi_write_block+0x244>)
    38f4:	4798      	blx	r3
    38f6:	e027      	b.n	3948 <nm_spi_write_block+0x204>
    38f8:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    38fa:	4b2c      	ldr	r3, [pc, #176]	; (39ac <nm_spi_write_block+0x268>)
    38fc:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    38fe:	1e63      	subs	r3, r4, #1
    3900:	419c      	sbcs	r4, r3
    3902:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    3904:	b2a1      	uxth	r1, r4
    3906:	a807      	add	r0, sp, #28
    3908:	4b34      	ldr	r3, [pc, #208]	; (39dc <nm_spi_write_block+0x298>)
    390a:	4798      	blx	r3
    390c:	2800      	cmp	r0, #0
    390e:	d1e6      	bne.n	38de <nm_spi_write_block+0x19a>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    3910:	ab08      	add	r3, sp, #32
    3912:	191b      	adds	r3, r3, r4
    3914:	3b05      	subs	r3, #5
    3916:	781b      	ldrb	r3, [r3, #0]
    3918:	2b00      	cmp	r3, #0
    391a:	d106      	bne.n	392a <nm_spi_write_block+0x1e6>
    391c:	ab08      	add	r3, sp, #32
    391e:	469c      	mov	ip, r3
    3920:	4464      	add	r4, ip
    3922:	3c06      	subs	r4, #6
    3924:	7823      	ldrb	r3, [r4, #0]
    3926:	2bc3      	cmp	r3, #195	; 0xc3
    3928:	d01a      	beq.n	3960 <nm_spi_write_block+0x21c>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    392a:	223c      	movs	r2, #60	; 0x3c
    392c:	32ff      	adds	r2, #255	; 0xff
    392e:	4929      	ldr	r1, [pc, #164]	; (39d4 <nm_spi_write_block+0x290>)
    3930:	4812      	ldr	r0, [pc, #72]	; (397c <nm_spi_write_block+0x238>)
    3932:	4c13      	ldr	r4, [pc, #76]	; (3980 <nm_spi_write_block+0x23c>)
    3934:	47a0      	blx	r4
    3936:	a907      	add	r1, sp, #28
    3938:	788b      	ldrb	r3, [r1, #2]
    393a:	784a      	ldrb	r2, [r1, #1]
    393c:	7809      	ldrb	r1, [r1, #0]
    393e:	4828      	ldr	r0, [pc, #160]	; (39e0 <nm_spi_write_block+0x29c>)
    3940:	47a0      	blx	r4
    3942:	200d      	movs	r0, #13
    3944:	4b10      	ldr	r3, [pc, #64]	; (3988 <nm_spi_write_block+0x244>)
    3946:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    3948:	4a26      	ldr	r2, [pc, #152]	; (39e4 <nm_spi_write_block+0x2a0>)
    394a:	490b      	ldr	r1, [pc, #44]	; (3978 <nm_spi_write_block+0x234>)
    394c:	480b      	ldr	r0, [pc, #44]	; (397c <nm_spi_write_block+0x238>)
    394e:	4b0c      	ldr	r3, [pc, #48]	; (3980 <nm_spi_write_block+0x23c>)
    3950:	4798      	blx	r3
    3952:	481c      	ldr	r0, [pc, #112]	; (39c4 <nm_spi_write_block+0x280>)
    3954:	4b19      	ldr	r3, [pc, #100]	; (39bc <nm_spi_write_block+0x278>)
    3956:	4798      	blx	r3
    3958:	200d      	movs	r0, #13
    395a:	4b0b      	ldr	r3, [pc, #44]	; (3988 <nm_spi_write_block+0x244>)
    395c:	4798      	blx	r3
    395e:	e70e      	b.n	377e <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    3960:	2000      	movs	r0, #0
    3962:	e001      	b.n	3968 <nm_spi_write_block+0x224>
	else s8Ret = M2M_ERR_BUS_FAIL;
    3964:	2006      	movs	r0, #6
    3966:	4240      	negs	r0, r0

	return s8Ret;
}
    3968:	b009      	add	sp, #36	; 0x24
    396a:	bc0c      	pop	{r2, r3}
    396c:	4690      	mov	r8, r2
    396e:	469b      	mov	fp, r3
    3970:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3972:	46c0      	nop			; (mov r8, r8)
    3974:	000003c3 	.word	0x000003c3
    3978:	0000d5fc 	.word	0x0000d5fc
    397c:	0000cee4 	.word	0x0000cee4
    3980:	0000b88d 	.word	0x0000b88d
    3984:	0000d8b4 	.word	0x0000d8b4
    3988:	0000b8c1 	.word	0x0000b8c1
    398c:	000012d9 	.word	0x000012d9
    3990:	00002e19 	.word	0x00002e19
    3994:	00002fb9 	.word	0x00002fb9
    3998:	000003eb 	.word	0x000003eb
    399c:	0000d898 	.word	0x0000d898
    39a0:	000003c9 	.word	0x000003c9
    39a4:	0000d8e4 	.word	0x0000d8e4
    39a8:	00002df9 	.word	0x00002df9
    39ac:	200003ac 	.word	0x200003ac
    39b0:	00000349 	.word	0x00000349
    39b4:	0000d5dc 	.word	0x0000d5dc
    39b8:	0000d91c 	.word	0x0000d91c
    39bc:	0000b9a9 	.word	0x0000b9a9
    39c0:	000003d9 	.word	0x000003d9
    39c4:	0000da10 	.word	0x0000da10
    39c8:	00000352 	.word	0x00000352
    39cc:	0000d954 	.word	0x0000d954
    39d0:	0000d988 	.word	0x0000d988
    39d4:	0000d5b0 	.word	0x0000d5b0
    39d8:	0000d9c0 	.word	0x0000d9c0
    39dc:	00002f99 	.word	0x00002f99
    39e0:	0000d9e0 	.word	0x0000d9e0
    39e4:	000003e1 	.word	0x000003e1

000039e8 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    39e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    39ea:	46d6      	mov	lr, sl
    39ec:	4647      	mov	r7, r8
    39ee:	b580      	push	{r7, lr}
    39f0:	b089      	sub	sp, #36	; 0x24
    39f2:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    39f4:	2802      	cmp	r0, #2
    39f6:	d000      	beq.n	39fa <socket+0x12>
    39f8:	e09c      	b.n	3b34 <socket+0x14c>
	{
		if(u8Type == SOCK_STREAM)
    39fa:	2901      	cmp	r1, #1
    39fc:	d00a      	beq.n	3a14 <socket+0x2c>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    39fe:	2902      	cmp	r1, #2
    3a00:	d100      	bne.n	3a04 <socket+0x1c>
    3a02:	e070      	b.n	3ae6 <socket+0xfe>
	SOCKET					sock = -1;
    3a04:	2501      	movs	r5, #1
    3a06:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    3a08:	0028      	movs	r0, r5
    3a0a:	b009      	add	sp, #36	; 0x24
    3a0c:	bc0c      	pop	{r2, r3}
    3a0e:	4690      	mov	r8, r2
    3a10:	469a      	mov	sl, r3
    3a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    3a14:	4c49      	ldr	r4, [pc, #292]	; (3b3c <socket+0x154>)
    3a16:	7827      	ldrb	r7, [r4, #0]
    3a18:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    3a1a:	7826      	ldrb	r6, [r4, #0]
    3a1c:	b2f6      	uxtb	r6, r6
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    3a1e:	7820      	ldrb	r0, [r4, #0]
    3a20:	3001      	adds	r0, #1
    3a22:	3106      	adds	r1, #6
    3a24:	4b46      	ldr	r3, [pc, #280]	; (3b40 <socket+0x158>)
    3a26:	4798      	blx	r3
    3a28:	b2c9      	uxtb	r1, r1
    3a2a:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    3a2c:	0132      	lsls	r2, r6, #4
    3a2e:	4b45      	ldr	r3, [pc, #276]	; (3b44 <socket+0x15c>)
    3a30:	189b      	adds	r3, r3, r2
    3a32:	7a9b      	ldrb	r3, [r3, #10]
    3a34:	2506      	movs	r5, #6
    3a36:	2b00      	cmp	r3, #0
    3a38:	d018      	beq.n	3a6c <socket+0x84>
				u8SockID	= u8NextTcpSock;
    3a3a:	4e40      	ldr	r6, [pc, #256]	; (3b3c <socket+0x154>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    3a3c:	4b40      	ldr	r3, [pc, #256]	; (3b40 <socket+0x158>)
    3a3e:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    3a40:	4b40      	ldr	r3, [pc, #256]	; (3b44 <socket+0x15c>)
    3a42:	4698      	mov	r8, r3
				u8SockID	= u8NextTcpSock;
    3a44:	7837      	ldrb	r7, [r6, #0]
    3a46:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    3a48:	7834      	ldrb	r4, [r6, #0]
    3a4a:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    3a4c:	7830      	ldrb	r0, [r6, #0]
    3a4e:	3001      	adds	r0, #1
    3a50:	2107      	movs	r1, #7
    3a52:	47d0      	blx	sl
    3a54:	b2c9      	uxtb	r1, r1
    3a56:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    3a58:	0123      	lsls	r3, r4, #4
    3a5a:	4443      	add	r3, r8
    3a5c:	7a9b      	ldrb	r3, [r3, #10]
    3a5e:	2b00      	cmp	r3, #0
    3a60:	d007      	beq.n	3a72 <socket+0x8a>
    3a62:	3d01      	subs	r5, #1
    3a64:	b2ed      	uxtb	r5, r5
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    3a66:	2d00      	cmp	r5, #0
    3a68:	d1ec      	bne.n	3a44 <socket+0x5c>
    3a6a:	e7cb      	b.n	3a04 <socket+0x1c>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    3a6c:	4b35      	ldr	r3, [pc, #212]	; (3b44 <socket+0x15c>)
    3a6e:	18d4      	adds	r4, r2, r3
    3a70:	e002      	b.n	3a78 <socket+0x90>
    3a72:	0124      	lsls	r4, r4, #4
    3a74:	4b33      	ldr	r3, [pc, #204]	; (3b44 <socket+0x15c>)
    3a76:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    3a78:	b27d      	sxtb	r5, r7
		if(sock >= 0)
    3a7a:	2d00      	cmp	r5, #0
    3a7c:	dbc4      	blt.n	3a08 <socket+0x20>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    3a7e:	2210      	movs	r2, #16
    3a80:	2100      	movs	r1, #0
    3a82:	0020      	movs	r0, r4
    3a84:	4b30      	ldr	r3, [pc, #192]	; (3b48 <socket+0x160>)
    3a86:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    3a88:	2301      	movs	r3, #1
    3a8a:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    3a8c:	4a2f      	ldr	r2, [pc, #188]	; (3b4c <socket+0x164>)
    3a8e:	8813      	ldrh	r3, [r2, #0]
    3a90:	3301      	adds	r3, #1
    3a92:	b29b      	uxth	r3, r3
    3a94:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    3a96:	8813      	ldrh	r3, [r2, #0]
    3a98:	b29b      	uxth	r3, r3
    3a9a:	2b00      	cmp	r3, #0
    3a9c:	d103      	bne.n	3aa6 <socket+0xbe>
				++gu16SessionID;
    3a9e:	8813      	ldrh	r3, [r2, #0]
    3aa0:	3301      	adds	r3, #1
    3aa2:	b29b      	uxth	r3, r3
    3aa4:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    3aa6:	4e29      	ldr	r6, [pc, #164]	; (3b4c <socket+0x164>)
    3aa8:	8833      	ldrh	r3, [r6, #0]
    3aaa:	b29b      	uxth	r3, r3
    3aac:	80e3      	strh	r3, [r4, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    3aae:	4828      	ldr	r0, [pc, #160]	; (3b50 <socket+0x168>)
    3ab0:	4f28      	ldr	r7, [pc, #160]	; (3b54 <socket+0x16c>)
    3ab2:	47b8      	blx	r7
    3ab4:	8832      	ldrh	r2, [r6, #0]
    3ab6:	b292      	uxth	r2, r2
    3ab8:	0029      	movs	r1, r5
    3aba:	4827      	ldr	r0, [pc, #156]	; (3b58 <socket+0x170>)
    3abc:	47b8      	blx	r7
    3abe:	200d      	movs	r0, #13
    3ac0:	4b26      	ldr	r3, [pc, #152]	; (3b5c <socket+0x174>)
    3ac2:	4798      	blx	r3
			if(u8Flags & SOCKET_FLAGS_SSL)
    3ac4:	9b05      	ldr	r3, [sp, #20]
    3ac6:	07db      	lsls	r3, r3, #31
    3ac8:	d59e      	bpl.n	3a08 <socket+0x20>
				strSSLCreate.sslSock = sock;
    3aca:	aa07      	add	r2, sp, #28
    3acc:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    3ace:	2321      	movs	r3, #33	; 0x21
    3ad0:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    3ad2:	2300      	movs	r3, #0
    3ad4:	9302      	str	r3, [sp, #8]
    3ad6:	9301      	str	r3, [sp, #4]
    3ad8:	9300      	str	r3, [sp, #0]
    3ada:	3304      	adds	r3, #4
    3adc:	2150      	movs	r1, #80	; 0x50
    3ade:	2002      	movs	r0, #2
    3ae0:	4c1f      	ldr	r4, [pc, #124]	; (3b60 <socket+0x178>)
    3ae2:	47a0      	blx	r4
    3ae4:	e790      	b.n	3a08 <socket+0x20>
				u8SockID		= u8NextUdpSock;
    3ae6:	4b1f      	ldr	r3, [pc, #124]	; (3b64 <socket+0x17c>)
    3ae8:	781d      	ldrb	r5, [r3, #0]
    3aea:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    3aec:	781c      	ldrb	r4, [r3, #0]
    3aee:	0124      	lsls	r4, r4, #4
    3af0:	4a1d      	ldr	r2, [pc, #116]	; (3b68 <socket+0x180>)
    3af2:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    3af4:	7819      	ldrb	r1, [r3, #0]
    3af6:	3101      	adds	r1, #1
    3af8:	2203      	movs	r2, #3
    3afa:	400a      	ands	r2, r1
    3afc:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    3afe:	7aa3      	ldrb	r3, [r4, #10]
    3b00:	2b00      	cmp	r3, #0
    3b02:	d014      	beq.n	3b2e <socket+0x146>
    3b04:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    3b06:	4917      	ldr	r1, [pc, #92]	; (3b64 <socket+0x17c>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    3b08:	4f17      	ldr	r7, [pc, #92]	; (3b68 <socket+0x180>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    3b0a:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    3b0c:	780d      	ldrb	r5, [r1, #0]
    3b0e:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    3b10:	780c      	ldrb	r4, [r1, #0]
    3b12:	0124      	lsls	r4, r4, #4
    3b14:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    3b16:	780b      	ldrb	r3, [r1, #0]
    3b18:	3301      	adds	r3, #1
    3b1a:	4003      	ands	r3, r0
    3b1c:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    3b1e:	7aa3      	ldrb	r3, [r4, #10]
    3b20:	2b00      	cmp	r3, #0
    3b22:	d004      	beq.n	3b2e <socket+0x146>
    3b24:	3a01      	subs	r2, #1
    3b26:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    3b28:	2a00      	cmp	r2, #0
    3b2a:	d1ef      	bne.n	3b0c <socket+0x124>
    3b2c:	e76a      	b.n	3a04 <socket+0x1c>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    3b2e:	3507      	adds	r5, #7
    3b30:	b26d      	sxtb	r5, r5
					break;
    3b32:	e7a2      	b.n	3a7a <socket+0x92>
	SOCKET					sock = -1;
    3b34:	2501      	movs	r5, #1
    3b36:	426d      	negs	r5, r5
    3b38:	e766      	b.n	3a08 <socket+0x20>
    3b3a:	46c0      	nop			; (mov r8, r8)
    3b3c:	200003b0 	.word	0x200003b0
    3b40:	0000b619 	.word	0x0000b619
    3b44:	20000f4c 	.word	0x20000f4c
    3b48:	00001665 	.word	0x00001665
    3b4c:	200003ae 	.word	0x200003ae
    3b50:	0000d214 	.word	0x0000d214
    3b54:	0000b88d 	.word	0x0000b88d
    3b58:	0000dca4 	.word	0x0000dca4
    3b5c:	0000b8c1 	.word	0x0000b8c1
    3b60:	00001779 	.word	0x00001779
    3b64:	200003b1 	.word	0x200003b1
    3b68:	20000fbc 	.word	0x20000fbc

00003b6c <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    3b6c:	b570      	push	{r4, r5, r6, lr}
    3b6e:	b088      	sub	sp, #32
    3b70:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    3b72:	db30      	blt.n	3bd6 <connect+0x6a>
    3b74:	2900      	cmp	r1, #0
    3b76:	d031      	beq.n	3bdc <connect+0x70>
    3b78:	0100      	lsls	r0, r0, #4
    3b7a:	4b1d      	ldr	r3, [pc, #116]	; (3bf0 <connect+0x84>)
    3b7c:	181b      	adds	r3, r3, r0
    3b7e:	7a9b      	ldrb	r3, [r3, #10]
    3b80:	2b01      	cmp	r3, #1
    3b82:	d12e      	bne.n	3be2 <connect+0x76>
    3b84:	2a00      	cmp	r2, #0
    3b86:	d02f      	beq.n	3be8 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3b88:	4b19      	ldr	r3, [pc, #100]	; (3bf0 <connect+0x84>)
    3b8a:	181b      	adds	r3, r3, r0
    3b8c:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    3b8e:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    3b90:	07db      	lsls	r3, r3, #31
    3b92:	d505      	bpl.n	3ba0 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    3b94:	4b16      	ldr	r3, [pc, #88]	; (3bf0 <connect+0x84>)
    3b96:	181b      	adds	r3, r3, r0
    3b98:	7ada      	ldrb	r2, [r3, #11]
    3b9a:	ab05      	add	r3, sp, #20
    3b9c:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    3b9e:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    3ba0:	ad05      	add	r5, sp, #20
    3ba2:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    3ba4:	2208      	movs	r2, #8
    3ba6:	0028      	movs	r0, r5
    3ba8:	4b12      	ldr	r3, [pc, #72]	; (3bf4 <connect+0x88>)
    3baa:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    3bac:	0124      	lsls	r4, r4, #4
    3bae:	4b10      	ldr	r3, [pc, #64]	; (3bf0 <connect+0x84>)
    3bb0:	191c      	adds	r4, r3, r4
    3bb2:	88e3      	ldrh	r3, [r4, #6]
    3bb4:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    3bb6:	2300      	movs	r3, #0
    3bb8:	9302      	str	r3, [sp, #8]
    3bba:	9301      	str	r3, [sp, #4]
    3bbc:	9300      	str	r3, [sp, #0]
    3bbe:	330c      	adds	r3, #12
    3bc0:	002a      	movs	r2, r5
    3bc2:	0031      	movs	r1, r6
    3bc4:	2002      	movs	r0, #2
    3bc6:	4c0c      	ldr	r4, [pc, #48]	; (3bf8 <connect+0x8c>)
    3bc8:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    3bca:	2800      	cmp	r0, #0
    3bcc:	d001      	beq.n	3bd2 <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    3bce:	2009      	movs	r0, #9
    3bd0:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    3bd2:	b008      	add	sp, #32
    3bd4:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3bd6:	2006      	movs	r0, #6
    3bd8:	4240      	negs	r0, r0
    3bda:	e7fa      	b.n	3bd2 <connect+0x66>
    3bdc:	2006      	movs	r0, #6
    3bde:	4240      	negs	r0, r0
    3be0:	e7f7      	b.n	3bd2 <connect+0x66>
    3be2:	2006      	movs	r0, #6
    3be4:	4240      	negs	r0, r0
    3be6:	e7f4      	b.n	3bd2 <connect+0x66>
    3be8:	2006      	movs	r0, #6
    3bea:	4240      	negs	r0, r0
    3bec:	e7f1      	b.n	3bd2 <connect+0x66>
    3bee:	46c0      	nop			; (mov r8, r8)
    3bf0:	20000f4c 	.word	0x20000f4c
    3bf4:	00001651 	.word	0x00001651
    3bf8:	00001779 	.word	0x00001779

00003bfc <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    3bfc:	b530      	push	{r4, r5, lr}
    3bfe:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    3c00:	2800      	cmp	r0, #0
    3c02:	db36      	blt.n	3c72 <send+0x76>
    3c04:	2900      	cmp	r1, #0
    3c06:	d037      	beq.n	3c78 <send+0x7c>
    3c08:	23af      	movs	r3, #175	; 0xaf
    3c0a:	00db      	lsls	r3, r3, #3
    3c0c:	429a      	cmp	r2, r3
    3c0e:	d836      	bhi.n	3c7e <send+0x82>
    3c10:	0104      	lsls	r4, r0, #4
    3c12:	4b1e      	ldr	r3, [pc, #120]	; (3c8c <send+0x90>)
    3c14:	191b      	adds	r3, r3, r4
    3c16:	7a9b      	ldrb	r3, [r3, #10]
    3c18:	2b01      	cmp	r3, #1
    3c1a:	d133      	bne.n	3c84 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    3c1c:	ab04      	add	r3, sp, #16
    3c1e:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    3c20:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    3c22:	0025      	movs	r5, r4
    3c24:	4c19      	ldr	r4, [pc, #100]	; (3c8c <send+0x90>)
    3c26:	1964      	adds	r4, r4, r5
    3c28:	88e4      	ldrh	r4, [r4, #6]
    3c2a:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    3c2c:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    3c2e:	2806      	cmp	r0, #6
    3c30:	dd00      	ble.n	3c34 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    3c32:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3c34:	0104      	lsls	r4, r0, #4
    3c36:	4b15      	ldr	r3, [pc, #84]	; (3c8c <send+0x90>)
    3c38:	191b      	adds	r3, r3, r4
    3c3a:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    3c3c:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3c3e:	07e4      	lsls	r4, r4, #31
    3c40:	d505      	bpl.n	3c4e <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    3c42:	0100      	lsls	r0, r0, #4
    3c44:	4b11      	ldr	r3, [pc, #68]	; (3c8c <send+0x90>)
    3c46:	1818      	adds	r0, r3, r0
    3c48:	8905      	ldrh	r5, [r0, #8]
    3c4a:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    3c4c:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    3c4e:	2080      	movs	r0, #128	; 0x80
    3c50:	4318      	orrs	r0, r3
    3c52:	9502      	str	r5, [sp, #8]
    3c54:	9201      	str	r2, [sp, #4]
    3c56:	9100      	str	r1, [sp, #0]
    3c58:	2310      	movs	r3, #16
    3c5a:	aa04      	add	r2, sp, #16
    3c5c:	0001      	movs	r1, r0
    3c5e:	2002      	movs	r0, #2
    3c60:	4c0b      	ldr	r4, [pc, #44]	; (3c90 <send+0x94>)
    3c62:	47a0      	blx	r4
    3c64:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    3c66:	2800      	cmp	r0, #0
    3c68:	d000      	beq.n	3c6c <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    3c6a:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    3c6c:	0018      	movs	r0, r3
    3c6e:	b009      	add	sp, #36	; 0x24
    3c70:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3c72:	2306      	movs	r3, #6
    3c74:	425b      	negs	r3, r3
    3c76:	e7f9      	b.n	3c6c <send+0x70>
    3c78:	2306      	movs	r3, #6
    3c7a:	425b      	negs	r3, r3
    3c7c:	e7f6      	b.n	3c6c <send+0x70>
    3c7e:	2306      	movs	r3, #6
    3c80:	425b      	negs	r3, r3
    3c82:	e7f3      	b.n	3c6c <send+0x70>
    3c84:	2306      	movs	r3, #6
    3c86:	425b      	negs	r3, r3
    3c88:	e7f0      	b.n	3c6c <send+0x70>
    3c8a:	46c0      	nop			; (mov r8, r8)
    3c8c:	20000f4c 	.word	0x20000f4c
    3c90:	00001779 	.word	0x00001779

00003c94 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    3c94:	b530      	push	{r4, r5, lr}
    3c96:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    3c98:	2800      	cmp	r0, #0
    3c9a:	db34      	blt.n	3d06 <recv+0x72>
    3c9c:	2900      	cmp	r1, #0
    3c9e:	d035      	beq.n	3d0c <recv+0x78>
    3ca0:	2a00      	cmp	r2, #0
    3ca2:	d036      	beq.n	3d12 <recv+0x7e>
    3ca4:	0105      	lsls	r5, r0, #4
    3ca6:	4c1e      	ldr	r4, [pc, #120]	; (3d20 <recv+0x8c>)
    3ca8:	1964      	adds	r4, r4, r5
    3caa:	7aa4      	ldrb	r4, [r4, #10]
    3cac:	2c01      	cmp	r4, #1
    3cae:	d133      	bne.n	3d18 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    3cb0:	4c1b      	ldr	r4, [pc, #108]	; (3d20 <recv+0x8c>)
    3cb2:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    3cb4:	1964      	adds	r4, r4, r5
    3cb6:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    3cb8:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    3cba:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    3cbc:	2900      	cmp	r1, #0
    3cbe:	d11d      	bne.n	3cfc <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    3cc0:	2101      	movs	r1, #1
    3cc2:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3cc4:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    3cc6:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3cc8:	07d2      	lsls	r2, r2, #31
    3cca:	d500      	bpl.n	3cce <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    3ccc:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    3cce:	2b00      	cmp	r3, #0
    3cd0:	d117      	bne.n	3d02 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    3cd2:	3b01      	subs	r3, #1
    3cd4:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    3cd6:	aa04      	add	r2, sp, #16
    3cd8:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    3cda:	0100      	lsls	r0, r0, #4
    3cdc:	4b10      	ldr	r3, [pc, #64]	; (3d20 <recv+0x8c>)
    3cde:	1818      	adds	r0, r3, r0
    3ce0:	88c3      	ldrh	r3, [r0, #6]
    3ce2:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    3ce4:	2300      	movs	r3, #0
    3ce6:	9302      	str	r3, [sp, #8]
    3ce8:	9301      	str	r3, [sp, #4]
    3cea:	9300      	str	r3, [sp, #0]
    3cec:	3308      	adds	r3, #8
    3cee:	2002      	movs	r0, #2
    3cf0:	4c0c      	ldr	r4, [pc, #48]	; (3d24 <recv+0x90>)
    3cf2:	47a0      	blx	r4
    3cf4:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    3cf6:	2800      	cmp	r0, #0
    3cf8:	d000      	beq.n	3cfc <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    3cfa:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    3cfc:	0010      	movs	r0, r2
    3cfe:	b007      	add	sp, #28
    3d00:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    3d02:	9304      	str	r3, [sp, #16]
    3d04:	e7e7      	b.n	3cd6 <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3d06:	2206      	movs	r2, #6
    3d08:	4252      	negs	r2, r2
    3d0a:	e7f7      	b.n	3cfc <recv+0x68>
    3d0c:	2206      	movs	r2, #6
    3d0e:	4252      	negs	r2, r2
    3d10:	e7f4      	b.n	3cfc <recv+0x68>
    3d12:	2206      	movs	r2, #6
    3d14:	4252      	negs	r2, r2
    3d16:	e7f1      	b.n	3cfc <recv+0x68>
    3d18:	2206      	movs	r2, #6
    3d1a:	4252      	negs	r2, r2
    3d1c:	e7ee      	b.n	3cfc <recv+0x68>
    3d1e:	46c0      	nop			; (mov r8, r8)
    3d20:	20000f4c 	.word	0x20000f4c
    3d24:	00001779 	.word	0x00001779

00003d28 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    3d28:	b530      	push	{r4, r5, lr}
    3d2a:	b087      	sub	sp, #28
    3d2c:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    3d2e:	481e      	ldr	r0, [pc, #120]	; (3da8 <close+0x80>)
    3d30:	4d1e      	ldr	r5, [pc, #120]	; (3dac <close+0x84>)
    3d32:	47a8      	blx	r5
    3d34:	0021      	movs	r1, r4
    3d36:	481e      	ldr	r0, [pc, #120]	; (3db0 <close+0x88>)
    3d38:	47a8      	blx	r5
    3d3a:	200d      	movs	r0, #13
    3d3c:	4b1d      	ldr	r3, [pc, #116]	; (3db4 <close+0x8c>)
    3d3e:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    3d40:	2c00      	cmp	r4, #0
    3d42:	db2a      	blt.n	3d9a <close+0x72>
    3d44:	0122      	lsls	r2, r4, #4
    3d46:	4b1c      	ldr	r3, [pc, #112]	; (3db8 <close+0x90>)
    3d48:	189b      	adds	r3, r3, r2
    3d4a:	7a9b      	ldrb	r3, [r3, #10]
    3d4c:	2b01      	cmp	r3, #1
    3d4e:	d127      	bne.n	3da0 <close+0x78>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    3d50:	a905      	add	r1, sp, #20
    3d52:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    3d54:	4b18      	ldr	r3, [pc, #96]	; (3db8 <close+0x90>)
    3d56:	189b      	adds	r3, r3, r2
    3d58:	88da      	ldrh	r2, [r3, #6]
    3d5a:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    3d5c:	2200      	movs	r2, #0
    3d5e:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    3d60:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3d62:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    3d64:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3d66:	07db      	lsls	r3, r3, #31
    3d68:	d500      	bpl.n	3d6c <close+0x44>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    3d6a:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    3d6c:	2300      	movs	r3, #0
    3d6e:	9302      	str	r3, [sp, #8]
    3d70:	9301      	str	r3, [sp, #4]
    3d72:	9300      	str	r3, [sp, #0]
    3d74:	3304      	adds	r3, #4
    3d76:	aa05      	add	r2, sp, #20
    3d78:	2002      	movs	r0, #2
    3d7a:	4d10      	ldr	r5, [pc, #64]	; (3dbc <close+0x94>)
    3d7c:	47a8      	blx	r5
    3d7e:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    3d80:	d001      	beq.n	3d86 <close+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    3d82:	2509      	movs	r5, #9
    3d84:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    3d86:	0124      	lsls	r4, r4, #4
    3d88:	480b      	ldr	r0, [pc, #44]	; (3db8 <close+0x90>)
    3d8a:	1820      	adds	r0, r4, r0
    3d8c:	2210      	movs	r2, #16
    3d8e:	2100      	movs	r1, #0
    3d90:	4b0b      	ldr	r3, [pc, #44]	; (3dc0 <close+0x98>)
    3d92:	4798      	blx	r3
	}
	return s8Ret;
}
    3d94:	0028      	movs	r0, r5
    3d96:	b007      	add	sp, #28
    3d98:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3d9a:	2506      	movs	r5, #6
    3d9c:	426d      	negs	r5, r5
    3d9e:	e7f9      	b.n	3d94 <close+0x6c>
    3da0:	2506      	movs	r5, #6
    3da2:	426d      	negs	r5, r5
    3da4:	e7f6      	b.n	3d94 <close+0x6c>
    3da6:	46c0      	nop			; (mov r8, r8)
    3da8:	0000d214 	.word	0x0000d214
    3dac:	0000b88d 	.word	0x0000b88d
    3db0:	0000dc8c 	.word	0x0000dc8c
    3db4:	0000b8c1 	.word	0x0000b8c1
    3db8:	20000f4c 	.word	0x20000f4c
    3dbc:	00001779 	.word	0x00001779
    3dc0:	00001665 	.word	0x00001665

00003dc4 <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    3dc4:	b570      	push	{r4, r5, r6, lr}
    3dc6:	b082      	sub	sp, #8
	uint8	tmp;
	uint32	u32IP = 0;
    3dc8:	2300      	movs	r3, #0
    3dca:	9301      	str	r3, [sp, #4]
    3dcc:	2600      	movs	r6, #0
	for(i = 0; i < 4; ++i)
	{
		j = 0;
		do
		{
			c = *pcIpAddr;
    3dce:	2100      	movs	r1, #0
    3dd0:	7802      	ldrb	r2, [r0, #0]
    3dd2:	1c44      	adds	r4, r0, #1
    3dd4:	3005      	adds	r0, #5
    3dd6:	000b      	movs	r3, r1
    3dd8:	e009      	b.n	3dee <nmi_inet_addr+0x2a>
				au8IP[i] = tmp;
				tmp = 0;
			}
			else if(c >= '0' && c <= '9')
			{
				tmp = (tmp * 10) + (c - '0');
    3dda:	009d      	lsls	r5, r3, #2
    3ddc:	195b      	adds	r3, r3, r5
    3dde:	005b      	lsls	r3, r3, #1
    3de0:	189b      	adds	r3, r3, r2
    3de2:	b2db      	uxtb	r3, r3
			}
			else
			{
				return 0;
			}
			++pcIpAddr;
    3de4:	0022      	movs	r2, r4
    3de6:	3401      	adds	r4, #1
			if(j > 4)
    3de8:	42a0      	cmp	r0, r4
    3dea:	d00a      	beq.n	3e02 <nmi_inet_addr+0x3e>
			c = *pcIpAddr;
    3dec:	7812      	ldrb	r2, [r2, #0]
			if(c == '.' || c == 0)
    3dee:	2a2e      	cmp	r2, #46	; 0x2e
    3df0:	d00a      	beq.n	3e08 <nmi_inet_addr+0x44>
    3df2:	2a00      	cmp	r2, #0
    3df4:	d00c      	beq.n	3e10 <nmi_inet_addr+0x4c>
			else if(c >= '0' && c <= '9')
    3df6:	3a30      	subs	r2, #48	; 0x30
    3df8:	b2d2      	uxtb	r2, r2
    3dfa:	2a09      	cmp	r2, #9
    3dfc:	d9ed      	bls.n	3dda <nmi_inet_addr+0x16>
				return 0;
    3dfe:	2000      	movs	r0, #0
    3e00:	e000      	b.n	3e04 <nmi_inet_addr+0x40>
				return 0;
    3e02:	2000      	movs	r0, #0
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
	return u32IP;
}
    3e04:	b002      	add	sp, #8
    3e06:	bd70      	pop	{r4, r5, r6, pc}
				au8IP[i] = tmp;
    3e08:	466a      	mov	r2, sp
    3e0a:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    3e0c:	0020      	movs	r0, r4
    3e0e:	e002      	b.n	3e16 <nmi_inet_addr+0x52>
				au8IP[i] = tmp;
    3e10:	466a      	mov	r2, sp
    3e12:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    3e14:	0020      	movs	r0, r4
    3e16:	3601      	adds	r6, #1
	for(i = 0; i < 4; ++i)
    3e18:	2e04      	cmp	r6, #4
    3e1a:	d1d9      	bne.n	3dd0 <nmi_inet_addr+0xc>
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    3e1c:	2204      	movs	r2, #4
    3e1e:	4669      	mov	r1, sp
    3e20:	a801      	add	r0, sp, #4
    3e22:	4b02      	ldr	r3, [pc, #8]	; (3e2c <nmi_inet_addr+0x68>)
    3e24:	4798      	blx	r3
	return u32IP;
    3e26:	9801      	ldr	r0, [sp, #4]
    3e28:	e7ec      	b.n	3e04 <nmi_inet_addr+0x40>
    3e2a:	46c0      	nop			; (mov r8, r8)
    3e2c:	00001651 	.word	0x00001651

00003e30 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    3e30:	b510      	push	{r4, lr}
    3e32:	b084      	sub	sp, #16
    3e34:	0004      	movs	r4, r0
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    3e36:	4b0b      	ldr	r3, [pc, #44]	; (3e64 <gethostbyname+0x34>)
    3e38:	4798      	blx	r3
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    3e3a:	b2c3      	uxtb	r3, r0
    3e3c:	2b40      	cmp	r3, #64	; 0x40
    3e3e:	d80d      	bhi.n	3e5c <gethostbyname+0x2c>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    3e40:	23ff      	movs	r3, #255	; 0xff
    3e42:	4003      	ands	r3, r0
    3e44:	3301      	adds	r3, #1
    3e46:	2200      	movs	r2, #0
    3e48:	9202      	str	r2, [sp, #8]
    3e4a:	9201      	str	r2, [sp, #4]
    3e4c:	9200      	str	r2, [sp, #0]
    3e4e:	0022      	movs	r2, r4
    3e50:	214a      	movs	r1, #74	; 0x4a
    3e52:	2002      	movs	r0, #2
    3e54:	4c04      	ldr	r4, [pc, #16]	; (3e68 <gethostbyname+0x38>)
    3e56:	47a0      	blx	r4
	}
	return s8Err;
}
    3e58:	b004      	add	sp, #16
    3e5a:	bd10      	pop	{r4, pc}
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    3e5c:	2006      	movs	r0, #6
    3e5e:	4240      	negs	r0, r0
    3e60:	e7fa      	b.n	3e58 <gethostbyname+0x28>
    3e62:	46c0      	nop			; (mov r8, r8)
    3e64:	00001675 	.word	0x00001675
    3e68:	00001779 	.word	0x00001779

00003e6c <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    3e6c:	b570      	push	{r4, r5, r6, lr}
    3e6e:	b082      	sub	sp, #8
    3e70:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3e72:	4b2a      	ldr	r3, [pc, #168]	; (3f1c <spi_flash_enable+0xb0>)
    3e74:	4798      	blx	r3
    3e76:	0500      	lsls	r0, r0, #20
    3e78:	0d00      	lsrs	r0, r0, #20
    3e7a:	4b29      	ldr	r3, [pc, #164]	; (3f20 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    3e7c:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3e7e:	4298      	cmp	r0, r3
    3e80:	d802      	bhi.n	3e88 <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    3e82:	0028      	movs	r0, r5
    3e84:	b002      	add	sp, #8
    3e86:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    3e88:	a901      	add	r1, sp, #4
    3e8a:	4826      	ldr	r0, [pc, #152]	; (3f24 <spi_flash_enable+0xb8>)
    3e8c:	4b26      	ldr	r3, [pc, #152]	; (3f28 <spi_flash_enable+0xbc>)
    3e8e:	4798      	blx	r3
    3e90:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    3e92:	d1f6      	bne.n	3e82 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    3e94:	4b25      	ldr	r3, [pc, #148]	; (3f2c <spi_flash_enable+0xc0>)
    3e96:	9a01      	ldr	r2, [sp, #4]
    3e98:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    3e9a:	4925      	ldr	r1, [pc, #148]	; (3f30 <spi_flash_enable+0xc4>)
    3e9c:	4319      	orrs	r1, r3
    3e9e:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3ea0:	4820      	ldr	r0, [pc, #128]	; (3f24 <spi_flash_enable+0xb8>)
    3ea2:	4b24      	ldr	r3, [pc, #144]	; (3f34 <spi_flash_enable+0xc8>)
    3ea4:	4798      	blx	r3
		if(enable) {
    3ea6:	2c00      	cmp	r4, #0
    3ea8:	d020      	beq.n	3eec <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    3eaa:	2100      	movs	r1, #0
    3eac:	4822      	ldr	r0, [pc, #136]	; (3f38 <spi_flash_enable+0xcc>)
    3eae:	4c21      	ldr	r4, [pc, #132]	; (3f34 <spi_flash_enable+0xc8>)
    3eb0:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    3eb2:	21ab      	movs	r1, #171	; 0xab
    3eb4:	4821      	ldr	r0, [pc, #132]	; (3f3c <spi_flash_enable+0xd0>)
    3eb6:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    3eb8:	2101      	movs	r1, #1
    3eba:	4821      	ldr	r0, [pc, #132]	; (3f40 <spi_flash_enable+0xd4>)
    3ebc:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3ebe:	2100      	movs	r1, #0
    3ec0:	4820      	ldr	r0, [pc, #128]	; (3f44 <spi_flash_enable+0xd8>)
    3ec2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    3ec4:	2181      	movs	r1, #129	; 0x81
    3ec6:	4820      	ldr	r0, [pc, #128]	; (3f48 <spi_flash_enable+0xdc>)
    3ec8:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    3eca:	4e20      	ldr	r6, [pc, #128]	; (3f4c <spi_flash_enable+0xe0>)
    3ecc:	4c20      	ldr	r4, [pc, #128]	; (3f50 <spi_flash_enable+0xe4>)
    3ece:	0030      	movs	r0, r6
    3ed0:	47a0      	blx	r4
    3ed2:	2801      	cmp	r0, #1
    3ed4:	d1fb      	bne.n	3ece <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    3ed6:	4b15      	ldr	r3, [pc, #84]	; (3f2c <spi_flash_enable+0xc0>)
    3ed8:	9a01      	ldr	r2, [sp, #4]
    3eda:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    3edc:	2180      	movs	r1, #128	; 0x80
    3ede:	0249      	lsls	r1, r1, #9
    3ee0:	4319      	orrs	r1, r3
    3ee2:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3ee4:	480f      	ldr	r0, [pc, #60]	; (3f24 <spi_flash_enable+0xb8>)
    3ee6:	4b13      	ldr	r3, [pc, #76]	; (3f34 <spi_flash_enable+0xc8>)
    3ee8:	4798      	blx	r3
    3eea:	e7ca      	b.n	3e82 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    3eec:	2100      	movs	r1, #0
    3eee:	4812      	ldr	r0, [pc, #72]	; (3f38 <spi_flash_enable+0xcc>)
    3ef0:	4c10      	ldr	r4, [pc, #64]	; (3f34 <spi_flash_enable+0xc8>)
    3ef2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    3ef4:	21b9      	movs	r1, #185	; 0xb9
    3ef6:	4811      	ldr	r0, [pc, #68]	; (3f3c <spi_flash_enable+0xd0>)
    3ef8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    3efa:	2101      	movs	r1, #1
    3efc:	4810      	ldr	r0, [pc, #64]	; (3f40 <spi_flash_enable+0xd4>)
    3efe:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3f00:	2100      	movs	r1, #0
    3f02:	4810      	ldr	r0, [pc, #64]	; (3f44 <spi_flash_enable+0xd8>)
    3f04:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    3f06:	2181      	movs	r1, #129	; 0x81
    3f08:	480f      	ldr	r0, [pc, #60]	; (3f48 <spi_flash_enable+0xdc>)
    3f0a:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    3f0c:	4e0f      	ldr	r6, [pc, #60]	; (3f4c <spi_flash_enable+0xe0>)
    3f0e:	4c10      	ldr	r4, [pc, #64]	; (3f50 <spi_flash_enable+0xe4>)
    3f10:	0030      	movs	r0, r6
    3f12:	47a0      	blx	r4
    3f14:	2801      	cmp	r0, #1
    3f16:	d1fb      	bne.n	3f10 <spi_flash_enable+0xa4>
    3f18:	e7dd      	b.n	3ed6 <spi_flash_enable+0x6a>
    3f1a:	46c0      	nop			; (mov r8, r8)
    3f1c:	00002665 	.word	0x00002665
    3f20:	0000039f 	.word	0x0000039f
    3f24:	00001410 	.word	0x00001410
    3f28:	00002ab5 	.word	0x00002ab5
    3f2c:	f8888fff 	.word	0xf8888fff
    3f30:	01111000 	.word	0x01111000
    3f34:	00002ac1 	.word	0x00002ac1
    3f38:	00010208 	.word	0x00010208
    3f3c:	0001020c 	.word	0x0001020c
    3f40:	00010214 	.word	0x00010214
    3f44:	0001021c 	.word	0x0001021c
    3f48:	00010204 	.word	0x00010204
    3f4c:	00010218 	.word	0x00010218
    3f50:	00002aa9 	.word	0x00002aa9

00003f54 <crc32_recalculate>:
 * first, then this function for the following blocks.
 *
 * \attention This implementation assumes a little-endian architecture.
 */
enum status_code crc32_recalculate(const void *data, size_t length, crc32_t *crc)
{
    3f54:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f56:	46c6      	mov	lr, r8
    3f58:	b500      	push	{lr}
	const word_t *word_ptr =
			(word_t *)((uintptr_t)data & WORD_ALIGNMENT_MASK);
    3f5a:	2303      	movs	r3, #3
    3f5c:	0007      	movs	r7, r0
    3f5e:	439f      	bics	r7, r3
	size_t temp_length;
	crc32_t temp_crc = COMPLEMENT_CRC(*crc);
    3f60:	6813      	ldr	r3, [r2, #0]
    3f62:	43db      	mvns	r3, r3
	word_t word;

	// Calculate for initial bytes to get word-aligned
	if (length < WORD_SIZE) {
		temp_length = length;
    3f64:	000c      	movs	r4, r1
	if (length < WORD_SIZE) {
    3f66:	2903      	cmp	r1, #3
    3f68:	d902      	bls.n	3f70 <crc32_recalculate+0x1c>
	} else {
		temp_length = ~WORD_ALIGNMENT_MASK & (WORD_SIZE - (uintptr_t)data);
    3f6a:	4244      	negs	r4, r0
    3f6c:	2003      	movs	r0, #3
    3f6e:	4004      	ands	r4, r0
	}

	if (temp_length) {
    3f70:	2c00      	cmp	r4, #0
    3f72:	d016      	beq.n	3fa2 <crc32_recalculate+0x4e>
		length -= temp_length;
    3f74:	1b09      	subs	r1, r1, r4

		word = *(word_ptr++);
    3f76:	1d3e      	adds	r6, r7, #4
    3f78:	683d      	ldr	r5, [r7, #0]
		word >>= 8 * (WORD_SIZE - temp_length);
    3f7a:	00e0      	lsls	r0, r4, #3
    3f7c:	4240      	negs	r0, r0
    3f7e:	3020      	adds	r0, #32
    3f80:	40c5      	lsrs	r5, r0
	crc ^= data;
    3f82:	406b      	eors	r3, r5
	for (bit = 8 * bytes; bit > 0; bit--) {
    3f84:	00e0      	lsls	r0, r4, #3
    3f86:	d019      	beq.n	3fbc <crc32_recalculate+0x68>
		if (crc & 1) {
    3f88:	2401      	movs	r4, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    3f8a:	4d27      	ldr	r5, [pc, #156]	; (4028 <crc32_recalculate+0xd4>)
    3f8c:	e003      	b.n	3f96 <crc32_recalculate+0x42>
			crc >>= 1;
    3f8e:	085b      	lsrs	r3, r3, #1
	for (bit = 8 * bytes; bit > 0; bit--) {
    3f90:	3801      	subs	r0, #1
    3f92:	2800      	cmp	r0, #0
    3f94:	d004      	beq.n	3fa0 <crc32_recalculate+0x4c>
		if (crc & 1) {
    3f96:	421c      	tst	r4, r3
    3f98:	d0f9      	beq.n	3f8e <crc32_recalculate+0x3a>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    3f9a:	085b      	lsrs	r3, r3, #1
    3f9c:	406b      	eors	r3, r5
    3f9e:	e7f7      	b.n	3f90 <crc32_recalculate+0x3c>
		word = *(word_ptr++);
    3fa0:	0037      	movs	r7, r6
		temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, temp_length);
	}

	// Calculate for whole words, if any
	temp_length = length & WORD_ALIGNMENT_MASK;
    3fa2:	2003      	movs	r0, #3
    3fa4:	000c      	movs	r4, r1
    3fa6:	4384      	bics	r4, r0

	if (temp_length) {
    3fa8:	d01e      	beq.n	3fe8 <crc32_recalculate+0x94>
		length -= temp_length;
    3faa:	1b08      	subs	r0, r1, r4
    3fac:	4684      	mov	ip, r0
		temp_length /= WORD_SIZE;
    3fae:	0889      	lsrs	r1, r1, #2
    3fb0:	4688      	mov	r8, r1
    3fb2:	003e      	movs	r6, r7
    3fb4:	000d      	movs	r5, r1
		if (crc & 1) {
    3fb6:	2001      	movs	r0, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    3fb8:	4c1b      	ldr	r4, [pc, #108]	; (4028 <crc32_recalculate+0xd4>)

		while (temp_length--) {
    3fba:	e00b      	b.n	3fd4 <crc32_recalculate+0x80>
		word = *(word_ptr++);
    3fbc:	0037      	movs	r7, r6
    3fbe:	e7f0      	b.n	3fa2 <crc32_recalculate+0x4e>
			crc >>= 1;
    3fc0:	085b      	lsrs	r3, r3, #1
    3fc2:	3901      	subs	r1, #1
	for (bit = 8 * bytes; bit > 0; bit--) {
    3fc4:	2900      	cmp	r1, #0
    3fc6:	d004      	beq.n	3fd2 <crc32_recalculate+0x7e>
		if (crc & 1) {
    3fc8:	4218      	tst	r0, r3
    3fca:	d0f9      	beq.n	3fc0 <crc32_recalculate+0x6c>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    3fcc:	085b      	lsrs	r3, r3, #1
    3fce:	4063      	eors	r3, r4
    3fd0:	e7f7      	b.n	3fc2 <crc32_recalculate+0x6e>
    3fd2:	3604      	adds	r6, #4
		while (temp_length--) {
    3fd4:	3d01      	subs	r5, #1
    3fd6:	d303      	bcc.n	3fe0 <crc32_recalculate+0x8c>
	crc ^= data;
    3fd8:	6831      	ldr	r1, [r6, #0]
    3fda:	404b      	eors	r3, r1
    3fdc:	2120      	movs	r1, #32
    3fde:	e7f3      	b.n	3fc8 <crc32_recalculate+0x74>
    3fe0:	4641      	mov	r1, r8
    3fe2:	0089      	lsls	r1, r1, #2
    3fe4:	187f      	adds	r7, r7, r1
		length -= temp_length;
    3fe6:	4661      	mov	r1, ip
			temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, WORD_SIZE);
		}
	}

	// Calculate for tailing bytes
	if (length) {
    3fe8:	2900      	cmp	r1, #0
    3fea:	d017      	beq.n	401c <crc32_recalculate+0xc8>
		word = *word_ptr;
    3fec:	683c      	ldr	r4, [r7, #0]
		word &= 0xffffffffUL >> (8 * (WORD_SIZE - length));
    3fee:	00c8      	lsls	r0, r1, #3
    3ff0:	4240      	negs	r0, r0
    3ff2:	3020      	adds	r0, #32
    3ff4:	2501      	movs	r5, #1
    3ff6:	426d      	negs	r5, r5
    3ff8:	40c5      	lsrs	r5, r0
    3ffa:	0028      	movs	r0, r5
    3ffc:	4020      	ands	r0, r4
	crc ^= data;
    3ffe:	4043      	eors	r3, r0
	for (bit = 8 * bytes; bit > 0; bit--) {
    4000:	00c9      	lsls	r1, r1, #3
    4002:	d00b      	beq.n	401c <crc32_recalculate+0xc8>
		if (crc & 1) {
    4004:	2001      	movs	r0, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    4006:	4c08      	ldr	r4, [pc, #32]	; (4028 <crc32_recalculate+0xd4>)
    4008:	e003      	b.n	4012 <crc32_recalculate+0xbe>
			crc >>= 1;
    400a:	085b      	lsrs	r3, r3, #1
	for (bit = 8 * bytes; bit > 0; bit--) {
    400c:	3901      	subs	r1, #1
    400e:	2900      	cmp	r1, #0
    4010:	d004      	beq.n	401c <crc32_recalculate+0xc8>
		if (crc & 1) {
    4012:	4218      	tst	r0, r3
    4014:	d0f9      	beq.n	400a <crc32_recalculate+0xb6>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    4016:	085b      	lsrs	r3, r3, #1
    4018:	4063      	eors	r3, r4
    401a:	e7f7      	b.n	400c <crc32_recalculate+0xb8>
		temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, length);
	}

	*crc = COMPLEMENT_CRC(temp_crc);
    401c:	43db      	mvns	r3, r3
    401e:	6013      	str	r3, [r2, #0]

	return STATUS_OK;
    4020:	2000      	movs	r0, #0
    4022:	bc04      	pop	{r2}
    4024:	4690      	mov	r8, r2
    4026:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4028:	edb88320 	.word	0xedb88320

0000402c <mem_test_unit_ready>:
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
    402c:	b510      	push	{r4, lr}

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
    402e:	2301      	movs	r3, #1
    4030:	2800      	cmp	r0, #0
    4032:	d001      	beq.n	4038 <mem_test_unit_ready+0xc>
#endif

  Ctrl_access_unlock();

  return status;
}
    4034:	0018      	movs	r0, r3
    4036:	bd10      	pop	{r4, pc}
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
    4038:	4b01      	ldr	r3, [pc, #4]	; (4040 <mem_test_unit_ready+0x14>)
    403a:	4798      	blx	r3
    403c:	0003      	movs	r3, r0
    403e:	e7f9      	b.n	4034 <mem_test_unit_ready+0x8>
    4040:	000009bd 	.word	0x000009bd

00004044 <mem_read_capacity>:


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
    4044:	b510      	push	{r4, lr}

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
    4046:	2301      	movs	r3, #1
    4048:	2800      	cmp	r0, #0
    404a:	d001      	beq.n	4050 <mem_read_capacity+0xc>
#endif

  Ctrl_access_unlock();

  return status;
}
    404c:	0018      	movs	r0, r3
    404e:	bd10      	pop	{r4, pc}
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
    4050:	0008      	movs	r0, r1
    4052:	4b02      	ldr	r3, [pc, #8]	; (405c <mem_read_capacity+0x18>)
    4054:	4798      	blx	r3
    4056:	0003      	movs	r3, r0
    4058:	e7f8      	b.n	404c <mem_read_capacity+0x8>
    405a:	46c0      	nop			; (mov r8, r8)
    405c:	000009ed 	.word	0x000009ed

00004060 <mem_sector_size>:

  if (!Ctrl_access_lock()) return 0;

  sector_size =
#if MAX_LUN
              (lun < MAX_LUN) ? 1 :
    4060:	4243      	negs	r3, r0
    4062:	4158      	adcs	r0, r3
    4064:	b2c0      	uxtb	r0, r0
#endif

  Ctrl_access_unlock();

  return sector_size;
}
    4066:	4770      	bx	lr

00004068 <mem_wr_protect>:

  return unloaded;
}

bool mem_wr_protect(U8 lun)
{
    4068:	b510      	push	{r4, lr}

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
    406a:	2301      	movs	r3, #1
    406c:	2800      	cmp	r0, #0
    406e:	d001      	beq.n	4074 <mem_wr_protect+0xc>
#endif

  Ctrl_access_unlock();

  return wr_protect;
}
    4070:	0018      	movs	r0, r3
    4072:	bd10      	pop	{r4, pc}
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
    4074:	4b01      	ldr	r3, [pc, #4]	; (407c <mem_wr_protect+0x14>)
    4076:	4798      	blx	r3
    4078:	0003      	movs	r3, r0
    407a:	e7f9      	b.n	4070 <mem_wr_protect+0x8>
    407c:	000009fd 	.word	0x000009fd

00004080 <memory_2_ram>:
 */
//! @{


Ctrl_status memory_2_ram(U8 lun, U32 addr, void *ram)
{
    4080:	b510      	push	{r4, lr}
    4082:	000c      	movs	r4, r1
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
    4084:	2301      	movs	r3, #1
    4086:	2800      	cmp	r0, #0
    4088:	d001      	beq.n	408e <memory_2_ram+0xe>
  memory_stop_read_action();

  Ctrl_access_unlock();

  return status;
}
    408a:	0018      	movs	r0, r3
    408c:	bd10      	pop	{r4, pc}
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
    408e:	0011      	movs	r1, r2
    4090:	0020      	movs	r0, r4
    4092:	4b02      	ldr	r3, [pc, #8]	; (409c <memory_2_ram+0x1c>)
    4094:	4798      	blx	r3
    4096:	0003      	movs	r3, r0
    4098:	e7f7      	b.n	408a <memory_2_ram+0xa>
    409a:	46c0      	nop			; (mov r8, r8)
    409c:	00000a51 	.word	0x00000a51

000040a0 <ram_2_memory>:


Ctrl_status ram_2_memory(U8 lun, U32 addr, const void *ram)
{
    40a0:	b510      	push	{r4, lr}
    40a2:	000c      	movs	r4, r1
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
    40a4:	2301      	movs	r3, #1
    40a6:	2800      	cmp	r0, #0
    40a8:	d001      	beq.n	40ae <ram_2_memory+0xe>
  memory_stop_write_action();

  Ctrl_access_unlock();

  return status;
}
    40aa:	0018      	movs	r0, r3
    40ac:	bd10      	pop	{r4, pc}
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
    40ae:	0011      	movs	r1, r2
    40b0:	0020      	movs	r0, r4
    40b2:	4b02      	ldr	r3, [pc, #8]	; (40bc <ram_2_memory+0x1c>)
    40b4:	4798      	blx	r3
    40b6:	0003      	movs	r3, r0
    40b8:	e7f7      	b.n	40aa <ram_2_memory+0xa>
    40ba:	46c0      	nop			; (mov r8, r8)
    40bc:	00000aa9 	.word	0x00000aa9

000040c0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    40c0:	4b0c      	ldr	r3, [pc, #48]	; (40f4 <cpu_irq_enter_critical+0x34>)
    40c2:	681b      	ldr	r3, [r3, #0]
    40c4:	2b00      	cmp	r3, #0
    40c6:	d106      	bne.n	40d6 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    40c8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    40cc:	2b00      	cmp	r3, #0
    40ce:	d007      	beq.n	40e0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    40d0:	2200      	movs	r2, #0
    40d2:	4b09      	ldr	r3, [pc, #36]	; (40f8 <cpu_irq_enter_critical+0x38>)
    40d4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    40d6:	4a07      	ldr	r2, [pc, #28]	; (40f4 <cpu_irq_enter_critical+0x34>)
    40d8:	6813      	ldr	r3, [r2, #0]
    40da:	3301      	adds	r3, #1
    40dc:	6013      	str	r3, [r2, #0]
}
    40de:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    40e0:	b672      	cpsid	i
    40e2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    40e6:	2200      	movs	r2, #0
    40e8:	4b04      	ldr	r3, [pc, #16]	; (40fc <cpu_irq_enter_critical+0x3c>)
    40ea:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    40ec:	3201      	adds	r2, #1
    40ee:	4b02      	ldr	r3, [pc, #8]	; (40f8 <cpu_irq_enter_critical+0x38>)
    40f0:	701a      	strb	r2, [r3, #0]
    40f2:	e7f0      	b.n	40d6 <cpu_irq_enter_critical+0x16>
    40f4:	200003b4 	.word	0x200003b4
    40f8:	200003b8 	.word	0x200003b8
    40fc:	2000000e 	.word	0x2000000e

00004100 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4100:	4b08      	ldr	r3, [pc, #32]	; (4124 <cpu_irq_leave_critical+0x24>)
    4102:	681a      	ldr	r2, [r3, #0]
    4104:	3a01      	subs	r2, #1
    4106:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4108:	681b      	ldr	r3, [r3, #0]
    410a:	2b00      	cmp	r3, #0
    410c:	d109      	bne.n	4122 <cpu_irq_leave_critical+0x22>
    410e:	4b06      	ldr	r3, [pc, #24]	; (4128 <cpu_irq_leave_critical+0x28>)
    4110:	781b      	ldrb	r3, [r3, #0]
    4112:	2b00      	cmp	r3, #0
    4114:	d005      	beq.n	4122 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    4116:	2201      	movs	r2, #1
    4118:	4b04      	ldr	r3, [pc, #16]	; (412c <cpu_irq_leave_critical+0x2c>)
    411a:	701a      	strb	r2, [r3, #0]
    411c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4120:	b662      	cpsie	i
	}
}
    4122:	4770      	bx	lr
    4124:	200003b4 	.word	0x200003b4
    4128:	200003b8 	.word	0x200003b8
    412c:	2000000e 	.word	0x2000000e

00004130 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    4130:	b5f0      	push	{r4, r5, r6, r7, lr}
    4132:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    4134:	ac01      	add	r4, sp, #4
    4136:	2501      	movs	r5, #1
    4138:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    413a:	2700      	movs	r7, #0
    413c:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    413e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    4140:	0021      	movs	r1, r4
    4142:	2017      	movs	r0, #23
    4144:	4e06      	ldr	r6, [pc, #24]	; (4160 <system_board_init+0x30>)
    4146:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    4148:	2280      	movs	r2, #128	; 0x80
    414a:	0412      	lsls	r2, r2, #16
    414c:	4b05      	ldr	r3, [pc, #20]	; (4164 <system_board_init+0x34>)
    414e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    4150:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    4152:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    4154:	0021      	movs	r1, r4
    4156:	2037      	movs	r0, #55	; 0x37
    4158:	47b0      	blx	r6
}
    415a:	b003      	add	sp, #12
    415c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    415e:	46c0      	nop			; (mov r8, r8)
    4160:	000045d1 	.word	0x000045d1
    4164:	41004400 	.word	0x41004400

00004168 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4168:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    416a:	2a00      	cmp	r2, #0
    416c:	d001      	beq.n	4172 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    416e:	0018      	movs	r0, r3
    4170:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    4172:	008b      	lsls	r3, r1, #2
    4174:	4a06      	ldr	r2, [pc, #24]	; (4190 <extint_register_callback+0x28>)
    4176:	589b      	ldr	r3, [r3, r2]
    4178:	2b00      	cmp	r3, #0
    417a:	d003      	beq.n	4184 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    417c:	4283      	cmp	r3, r0
    417e:	d005      	beq.n	418c <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    4180:	231d      	movs	r3, #29
    4182:	e7f4      	b.n	416e <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    4184:	0089      	lsls	r1, r1, #2
    4186:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    4188:	2300      	movs	r3, #0
    418a:	e7f0      	b.n	416e <extint_register_callback+0x6>
		return STATUS_OK;
    418c:	2300      	movs	r3, #0
    418e:	e7ee      	b.n	416e <extint_register_callback+0x6>
    4190:	2000100c 	.word	0x2000100c

00004194 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4194:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    4196:	2900      	cmp	r1, #0
    4198:	d001      	beq.n	419e <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    419a:	0018      	movs	r0, r3
    419c:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    419e:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    41a0:	281f      	cmp	r0, #31
    41a2:	d800      	bhi.n	41a6 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    41a4:	4a02      	ldr	r2, [pc, #8]	; (41b0 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    41a6:	2301      	movs	r3, #1
    41a8:	4083      	lsls	r3, r0
    41aa:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    41ac:	2300      	movs	r3, #0
    41ae:	e7f4      	b.n	419a <extint_chan_enable_callback+0x6>
    41b0:	40001800 	.word	0x40001800

000041b4 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    41b4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    41b6:	2900      	cmp	r1, #0
    41b8:	d001      	beq.n	41be <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    41ba:	0018      	movs	r0, r3
    41bc:	4770      	bx	lr
		return NULL;
    41be:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    41c0:	281f      	cmp	r0, #31
    41c2:	d800      	bhi.n	41c6 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    41c4:	4a02      	ldr	r2, [pc, #8]	; (41d0 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    41c6:	2301      	movs	r3, #1
    41c8:	4083      	lsls	r3, r0
    41ca:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    41cc:	2300      	movs	r3, #0
    41ce:	e7f4      	b.n	41ba <extint_chan_disable_callback+0x6>
    41d0:	40001800 	.word	0x40001800

000041d4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    41d4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    41d6:	2200      	movs	r2, #0
    41d8:	4b10      	ldr	r3, [pc, #64]	; (421c <EIC_Handler+0x48>)
    41da:	701a      	strb	r2, [r3, #0]
    41dc:	2300      	movs	r3, #0
    41de:	4910      	ldr	r1, [pc, #64]	; (4220 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    41e0:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    41e2:	4e10      	ldr	r6, [pc, #64]	; (4224 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    41e4:	4c0d      	ldr	r4, [pc, #52]	; (421c <EIC_Handler+0x48>)
    41e6:	e00a      	b.n	41fe <EIC_Handler+0x2a>
		return eics[eic_index];
    41e8:	490d      	ldr	r1, [pc, #52]	; (4220 <EIC_Handler+0x4c>)
    41ea:	e008      	b.n	41fe <EIC_Handler+0x2a>
    41ec:	7823      	ldrb	r3, [r4, #0]
    41ee:	3301      	adds	r3, #1
    41f0:	b2db      	uxtb	r3, r3
    41f2:	7023      	strb	r3, [r4, #0]
    41f4:	2b0f      	cmp	r3, #15
    41f6:	d810      	bhi.n	421a <EIC_Handler+0x46>
		return NULL;
    41f8:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    41fa:	2b1f      	cmp	r3, #31
    41fc:	d9f4      	bls.n	41e8 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    41fe:	0028      	movs	r0, r5
    4200:	4018      	ands	r0, r3
    4202:	2201      	movs	r2, #1
    4204:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    4206:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    4208:	4210      	tst	r0, r2
    420a:	d0ef      	beq.n	41ec <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    420c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    420e:	009b      	lsls	r3, r3, #2
    4210:	599b      	ldr	r3, [r3, r6]
    4212:	2b00      	cmp	r3, #0
    4214:	d0ea      	beq.n	41ec <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    4216:	4798      	blx	r3
    4218:	e7e8      	b.n	41ec <EIC_Handler+0x18>
			}
		}
	}
}
    421a:	bd70      	pop	{r4, r5, r6, pc}
    421c:	20001008 	.word	0x20001008
    4220:	40001800 	.word	0x40001800
    4224:	2000100c 	.word	0x2000100c

00004228 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    4228:	4a04      	ldr	r2, [pc, #16]	; (423c <_extint_enable+0x14>)
    422a:	7813      	ldrb	r3, [r2, #0]
    422c:	2102      	movs	r1, #2
    422e:	430b      	orrs	r3, r1
    4230:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    4232:	7853      	ldrb	r3, [r2, #1]
    4234:	b25b      	sxtb	r3, r3
    4236:	2b00      	cmp	r3, #0
    4238:	dbfb      	blt.n	4232 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    423a:	4770      	bx	lr
    423c:	40001800 	.word	0x40001800

00004240 <_system_extint_init>:
{
    4240:	b500      	push	{lr}
    4242:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    4244:	4a12      	ldr	r2, [pc, #72]	; (4290 <_system_extint_init+0x50>)
    4246:	6993      	ldr	r3, [r2, #24]
    4248:	2140      	movs	r1, #64	; 0x40
    424a:	430b      	orrs	r3, r1
    424c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    424e:	a901      	add	r1, sp, #4
    4250:	2300      	movs	r3, #0
    4252:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    4254:	2005      	movs	r0, #5
    4256:	4b0f      	ldr	r3, [pc, #60]	; (4294 <_system_extint_init+0x54>)
    4258:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    425a:	2005      	movs	r0, #5
    425c:	4b0e      	ldr	r3, [pc, #56]	; (4298 <_system_extint_init+0x58>)
    425e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    4260:	4a0e      	ldr	r2, [pc, #56]	; (429c <_system_extint_init+0x5c>)
    4262:	7813      	ldrb	r3, [r2, #0]
    4264:	2101      	movs	r1, #1
    4266:	430b      	orrs	r3, r1
    4268:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    426a:	7853      	ldrb	r3, [r2, #1]
    426c:	b25b      	sxtb	r3, r3
    426e:	2b00      	cmp	r3, #0
    4270:	dbfb      	blt.n	426a <_system_extint_init+0x2a>
    4272:	4b0b      	ldr	r3, [pc, #44]	; (42a0 <_system_extint_init+0x60>)
    4274:	0019      	movs	r1, r3
    4276:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    4278:	2200      	movs	r2, #0
    427a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    427c:	4299      	cmp	r1, r3
    427e:	d1fc      	bne.n	427a <_system_extint_init+0x3a>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4280:	2210      	movs	r2, #16
    4282:	4b08      	ldr	r3, [pc, #32]	; (42a4 <_system_extint_init+0x64>)
    4284:	601a      	str	r2, [r3, #0]
	_extint_enable();
    4286:	4b08      	ldr	r3, [pc, #32]	; (42a8 <_system_extint_init+0x68>)
    4288:	4798      	blx	r3
}
    428a:	b003      	add	sp, #12
    428c:	bd00      	pop	{pc}
    428e:	46c0      	nop			; (mov r8, r8)
    4290:	40000400 	.word	0x40000400
    4294:	00005f71 	.word	0x00005f71
    4298:	00005ee5 	.word	0x00005ee5
    429c:	40001800 	.word	0x40001800
    42a0:	2000100c 	.word	0x2000100c
    42a4:	e000e100 	.word	0xe000e100
    42a8:	00004229 	.word	0x00004229

000042ac <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    42ac:	2300      	movs	r3, #0
    42ae:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    42b0:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    42b2:	2201      	movs	r2, #1
    42b4:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    42b6:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    42b8:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    42ba:	3302      	adds	r3, #2
    42bc:	72c3      	strb	r3, [r0, #11]
}
    42be:	4770      	bx	lr

000042c0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    42c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    42c2:	b083      	sub	sp, #12
    42c4:	0005      	movs	r5, r0
    42c6:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    42c8:	a901      	add	r1, sp, #4
    42ca:	2300      	movs	r3, #0
    42cc:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    42ce:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    42d0:	7923      	ldrb	r3, [r4, #4]
    42d2:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    42d4:	7a23      	ldrb	r3, [r4, #8]
    42d6:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    42d8:	7820      	ldrb	r0, [r4, #0]
    42da:	4b15      	ldr	r3, [pc, #84]	; (4330 <extint_chan_set_config+0x70>)
    42dc:	4798      	blx	r3
		return NULL;
    42de:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    42e0:	2d1f      	cmp	r5, #31
    42e2:	d800      	bhi.n	42e6 <extint_chan_set_config+0x26>
		return eics[eic_index];
    42e4:	4813      	ldr	r0, [pc, #76]	; (4334 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    42e6:	2207      	movs	r2, #7
    42e8:	402a      	ands	r2, r5
    42ea:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    42ec:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    42ee:	7aa3      	ldrb	r3, [r4, #10]
    42f0:	2b00      	cmp	r3, #0
    42f2:	d001      	beq.n	42f8 <extint_chan_set_config+0x38>
    42f4:	2308      	movs	r3, #8
    42f6:	431f      	orrs	r7, r3
    42f8:	08eb      	lsrs	r3, r5, #3
    42fa:	009b      	lsls	r3, r3, #2
    42fc:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    42fe:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    4300:	260f      	movs	r6, #15
    4302:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    4304:	43b1      	bics	r1, r6
			(new_config << config_pos);
    4306:	4097      	lsls	r7, r2
    4308:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    430a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    430c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    430e:	7a63      	ldrb	r3, [r4, #9]
    4310:	2b00      	cmp	r3, #0
    4312:	d106      	bne.n	4322 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    4314:	6943      	ldr	r3, [r0, #20]
    4316:	2201      	movs	r2, #1
    4318:	40aa      	lsls	r2, r5
    431a:	4393      	bics	r3, r2
    431c:	6143      	str	r3, [r0, #20]
	}
}
    431e:	b003      	add	sp, #12
    4320:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    4322:	6942      	ldr	r2, [r0, #20]
    4324:	2301      	movs	r3, #1
    4326:	40ab      	lsls	r3, r5
    4328:	4313      	orrs	r3, r2
    432a:	6143      	str	r3, [r0, #20]
    432c:	e7f7      	b.n	431e <extint_chan_set_config+0x5e>
    432e:	46c0      	nop			; (mov r8, r8)
    4330:	00006069 	.word	0x00006069
    4334:	40001800 	.word	0x40001800

00004338 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    4338:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    433a:	4a1e      	ldr	r2, [pc, #120]	; (43b4 <nvm_set_config+0x7c>)
    433c:	69d3      	ldr	r3, [r2, #28]
    433e:	2104      	movs	r1, #4
    4340:	430b      	orrs	r3, r1
    4342:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4344:	4b1c      	ldr	r3, [pc, #112]	; (43b8 <nvm_set_config+0x80>)
    4346:	2220      	movs	r2, #32
    4348:	32ff      	adds	r2, #255	; 0xff
    434a:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    434c:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    434e:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
    4350:	07d2      	lsls	r2, r2, #31
    4352:	d401      	bmi.n	4358 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
    4354:	0018      	movs	r0, r3
    4356:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    4358:	7803      	ldrb	r3, [r0, #0]
    435a:	021b      	lsls	r3, r3, #8
    435c:	22c0      	movs	r2, #192	; 0xc0
    435e:	0092      	lsls	r2, r2, #2
    4360:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    4362:	7841      	ldrb	r1, [r0, #1]
    4364:	01c9      	lsls	r1, r1, #7
    4366:	22ff      	movs	r2, #255	; 0xff
    4368:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    436a:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    436c:	7881      	ldrb	r1, [r0, #2]
    436e:	0049      	lsls	r1, r1, #1
    4370:	221e      	movs	r2, #30
    4372:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    4374:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    4376:	78c2      	ldrb	r2, [r0, #3]
    4378:	0492      	lsls	r2, r2, #18
    437a:	2180      	movs	r1, #128	; 0x80
    437c:	02c9      	lsls	r1, r1, #11
    437e:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    4380:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    4382:	7902      	ldrb	r2, [r0, #4]
    4384:	0412      	lsls	r2, r2, #16
    4386:	21c0      	movs	r1, #192	; 0xc0
    4388:	0289      	lsls	r1, r1, #10
    438a:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    438c:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
    438e:	4a0a      	ldr	r2, [pc, #40]	; (43b8 <nvm_set_config+0x80>)
    4390:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    4392:	6893      	ldr	r3, [r2, #8]
    4394:	035b      	lsls	r3, r3, #13
    4396:	0f5b      	lsrs	r3, r3, #29
    4398:	4908      	ldr	r1, [pc, #32]	; (43bc <nvm_set_config+0x84>)
    439a:	2408      	movs	r4, #8
    439c:	409c      	lsls	r4, r3
    439e:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    43a0:	6893      	ldr	r3, [r2, #8]
    43a2:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    43a4:	7843      	ldrb	r3, [r0, #1]
    43a6:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    43a8:	8b13      	ldrh	r3, [r2, #24]
    43aa:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
    43ac:	0fdb      	lsrs	r3, r3, #31
    43ae:	011b      	lsls	r3, r3, #4
    43b0:	e7d0      	b.n	4354 <nvm_set_config+0x1c>
    43b2:	46c0      	nop			; (mov r8, r8)
    43b4:	40000400 	.word	0x40000400
    43b8:	41004000 	.word	0x41004000
    43bc:	200003bc 	.word	0x200003bc

000043c0 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    43c0:	b530      	push	{r4, r5, lr}
    43c2:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    43c4:	4a22      	ldr	r2, [pc, #136]	; (4450 <nvm_execute_command+0x90>)
    43c6:	8810      	ldrh	r0, [r2, #0]
    43c8:	8853      	ldrh	r3, [r2, #2]
    43ca:	4343      	muls	r3, r0
    43cc:	428b      	cmp	r3, r1
    43ce:	d206      	bcs.n	43de <nvm_execute_command+0x1e>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    43d0:	2280      	movs	r2, #128	; 0x80
    43d2:	0192      	lsls	r2, r2, #6
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    43d4:	2018      	movs	r0, #24
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    43d6:	4b1f      	ldr	r3, [pc, #124]	; (4454 <nvm_execute_command+0x94>)
    43d8:	18cb      	adds	r3, r1, r3
    43da:	4293      	cmp	r3, r2
    43dc:	d80e      	bhi.n	43fc <nvm_execute_command+0x3c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    43de:	4b1e      	ldr	r3, [pc, #120]	; (4458 <nvm_execute_command+0x98>)
    43e0:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    43e2:	2280      	movs	r2, #128	; 0x80
    43e4:	02d2      	lsls	r2, r2, #11
    43e6:	432a      	orrs	r2, r5
    43e8:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    43ea:	2220      	movs	r2, #32
    43ec:	32ff      	adds	r2, #255	; 0xff
    43ee:	831a      	strh	r2, [r3, #24]
    43f0:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    43f2:	07db      	lsls	r3, r3, #31
    43f4:	d403      	bmi.n	43fe <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    43f6:	4b18      	ldr	r3, [pc, #96]	; (4458 <nvm_execute_command+0x98>)
    43f8:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
    43fa:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
    43fc:	bd30      	pop	{r4, r5, pc}
	switch (command) {
    43fe:	2c45      	cmp	r4, #69	; 0x45
    4400:	d822      	bhi.n	4448 <nvm_execute_command+0x88>
    4402:	00a3      	lsls	r3, r4, #2
    4404:	4a15      	ldr	r2, [pc, #84]	; (445c <nvm_execute_command+0x9c>)
    4406:	58d3      	ldr	r3, [r2, r3]
    4408:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    440a:	4b13      	ldr	r3, [pc, #76]	; (4458 <nvm_execute_command+0x98>)
    440c:	8b1b      	ldrh	r3, [r3, #24]
    440e:	05db      	lsls	r3, r3, #23
    4410:	d503      	bpl.n	441a <nvm_execute_command+0x5a>
				nvm_module->CTRLB.reg = ctrlb_bak;
    4412:	4b11      	ldr	r3, [pc, #68]	; (4458 <nvm_execute_command+0x98>)
    4414:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    4416:	2010      	movs	r0, #16
    4418:	e7f0      	b.n	43fc <nvm_execute_command+0x3c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    441a:	0889      	lsrs	r1, r1, #2
    441c:	0049      	lsls	r1, r1, #1
    441e:	4b0e      	ldr	r3, [pc, #56]	; (4458 <nvm_execute_command+0x98>)
    4420:	61d9      	str	r1, [r3, #28]
			break;
    4422:	e003      	b.n	442c <nvm_execute_command+0x6c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    4424:	0889      	lsrs	r1, r1, #2
    4426:	0049      	lsls	r1, r1, #1
    4428:	4b0b      	ldr	r3, [pc, #44]	; (4458 <nvm_execute_command+0x98>)
    442a:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    442c:	20a5      	movs	r0, #165	; 0xa5
    442e:	0200      	lsls	r0, r0, #8
    4430:	4304      	orrs	r4, r0
    4432:	4b09      	ldr	r3, [pc, #36]	; (4458 <nvm_execute_command+0x98>)
    4434:	801c      	strh	r4, [r3, #0]
    4436:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    4438:	2201      	movs	r2, #1
    443a:	7d0b      	ldrb	r3, [r1, #20]
    443c:	4213      	tst	r3, r2
    443e:	d0fc      	beq.n	443a <nvm_execute_command+0x7a>
	nvm_module->CTRLB.reg = ctrlb_bak;
    4440:	4b05      	ldr	r3, [pc, #20]	; (4458 <nvm_execute_command+0x98>)
    4442:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
    4444:	2000      	movs	r0, #0
    4446:	e7d9      	b.n	43fc <nvm_execute_command+0x3c>
			nvm_module->CTRLB.reg = ctrlb_bak;
    4448:	4b03      	ldr	r3, [pc, #12]	; (4458 <nvm_execute_command+0x98>)
    444a:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    444c:	2017      	movs	r0, #23
    444e:	e7d5      	b.n	43fc <nvm_execute_command+0x3c>
    4450:	200003bc 	.word	0x200003bc
    4454:	ff7fc000 	.word	0xff7fc000
    4458:	41004000 	.word	0x41004000
    445c:	0000dcc0 	.word	0x0000dcc0

00004460 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    4460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    4462:	4b25      	ldr	r3, [pc, #148]	; (44f8 <nvm_write_buffer+0x98>)
    4464:	881d      	ldrh	r5, [r3, #0]
    4466:	885b      	ldrh	r3, [r3, #2]
    4468:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    446a:	2418      	movs	r4, #24
	if (destination_address >
    446c:	4283      	cmp	r3, r0
    446e:	d201      	bcs.n	4474 <nvm_write_buffer+0x14>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    4470:	0020      	movs	r0, r4
    4472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (destination_address & (_nvm_dev.page_size - 1)) {
    4474:	1e6b      	subs	r3, r5, #1
    4476:	4218      	tst	r0, r3
    4478:	d1fa      	bne.n	4470 <nvm_write_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
    447a:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
    447c:	4295      	cmp	r5, r2
    447e:	d3f7      	bcc.n	4470 <nvm_write_buffer+0x10>
    4480:	4b1e      	ldr	r3, [pc, #120]	; (44fc <nvm_write_buffer+0x9c>)
    4482:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    4484:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
    4486:	07db      	lsls	r3, r3, #31
    4488:	d5f2      	bpl.n	4470 <nvm_write_buffer+0x10>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    448a:	4c1d      	ldr	r4, [pc, #116]	; (4500 <nvm_write_buffer+0xa0>)
    448c:	4b1b      	ldr	r3, [pc, #108]	; (44fc <nvm_write_buffer+0x9c>)
    448e:	801c      	strh	r4, [r3, #0]
    4490:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
    4492:	2401      	movs	r4, #1
    4494:	7d2b      	ldrb	r3, [r5, #20]
    4496:	4223      	tst	r3, r4
    4498:	d0fc      	beq.n	4494 <nvm_write_buffer+0x34>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    449a:	2420      	movs	r4, #32
    449c:	34ff      	adds	r4, #255	; 0xff
    449e:	4b17      	ldr	r3, [pc, #92]	; (44fc <nvm_write_buffer+0x9c>)
    44a0:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    44a2:	2a00      	cmp	r2, #0
    44a4:	d022      	beq.n	44ec <nvm_write_buffer+0x8c>
    44a6:	2301      	movs	r3, #1
    44a8:	0005      	movs	r5, r0
    44aa:	439d      	bics	r5, r3
    44ac:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    44ae:	1e57      	subs	r7, r2, #1
    44b0:	e009      	b.n	44c6 <nvm_write_buffer+0x66>
			data |= (buffer[i + 1] << 8);
    44b2:	18ce      	adds	r6, r1, r3
    44b4:	7876      	ldrb	r6, [r6, #1]
    44b6:	0236      	lsls	r6, r6, #8
    44b8:	4334      	orrs	r4, r6
		NVM_MEMORY[nvm_address++] = data;
    44ba:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    44bc:	3302      	adds	r3, #2
    44be:	b29b      	uxth	r3, r3
    44c0:	3502      	adds	r5, #2
    44c2:	429a      	cmp	r2, r3
    44c4:	d904      	bls.n	44d0 <nvm_write_buffer+0x70>
		data = buffer[i];
    44c6:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
    44c8:	42bb      	cmp	r3, r7
    44ca:	dbf2      	blt.n	44b2 <nvm_write_buffer+0x52>
		data = buffer[i];
    44cc:	b2a4      	uxth	r4, r4
    44ce:	e7f4      	b.n	44ba <nvm_write_buffer+0x5a>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    44d0:	4b09      	ldr	r3, [pc, #36]	; (44f8 <nvm_write_buffer+0x98>)
    44d2:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    44d4:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    44d6:	2b00      	cmp	r3, #0
    44d8:	d1ca      	bne.n	4470 <nvm_write_buffer+0x10>
    44da:	2a3f      	cmp	r2, #63	; 0x3f
    44dc:	d8c8      	bhi.n	4470 <nvm_write_buffer+0x10>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    44de:	2200      	movs	r2, #0
    44e0:	0001      	movs	r1, r0
    44e2:	2004      	movs	r0, #4
    44e4:	4b07      	ldr	r3, [pc, #28]	; (4504 <nvm_write_buffer+0xa4>)
    44e6:	4798      	blx	r3
    44e8:	0004      	movs	r4, r0
    44ea:	e7c1      	b.n	4470 <nvm_write_buffer+0x10>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    44ec:	4b02      	ldr	r3, [pc, #8]	; (44f8 <nvm_write_buffer+0x98>)
    44ee:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    44f0:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    44f2:	2b00      	cmp	r3, #0
    44f4:	d0f3      	beq.n	44de <nvm_write_buffer+0x7e>
    44f6:	e7bb      	b.n	4470 <nvm_write_buffer+0x10>
    44f8:	200003bc 	.word	0x200003bc
    44fc:	41004000 	.word	0x41004000
    4500:	ffffa544 	.word	0xffffa544
    4504:	000043c1 	.word	0x000043c1

00004508 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    4508:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    450a:	4b18      	ldr	r3, [pc, #96]	; (456c <nvm_read_buffer+0x64>)
    450c:	881d      	ldrh	r5, [r3, #0]
    450e:	885b      	ldrh	r3, [r3, #2]
    4510:	436b      	muls	r3, r5
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    4512:	2418      	movs	r4, #24
	if (source_address >
    4514:	4283      	cmp	r3, r0
    4516:	d201      	bcs.n	451c <nvm_read_buffer+0x14>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
    4518:	0020      	movs	r0, r4
    451a:	bd70      	pop	{r4, r5, r6, pc}
	if (source_address & (_nvm_dev.page_size - 1)) {
    451c:	1e6b      	subs	r3, r5, #1
    451e:	4218      	tst	r0, r3
    4520:	d1fa      	bne.n	4518 <nvm_read_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
    4522:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
    4524:	4295      	cmp	r5, r2
    4526:	d3f7      	bcc.n	4518 <nvm_read_buffer+0x10>
    4528:	4b11      	ldr	r3, [pc, #68]	; (4570 <nvm_read_buffer+0x68>)
    452a:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    452c:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
    452e:	07db      	lsls	r3, r3, #31
    4530:	d5f2      	bpl.n	4518 <nvm_read_buffer+0x10>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4532:	2420      	movs	r4, #32
    4534:	34ff      	adds	r4, #255	; 0xff
    4536:	4b0e      	ldr	r3, [pc, #56]	; (4570 <nvm_read_buffer+0x68>)
    4538:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    453a:	2a00      	cmp	r2, #0
    453c:	d014      	beq.n	4568 <nvm_read_buffer+0x60>
    453e:	2301      	movs	r3, #1
    4540:	4398      	bics	r0, r3
    4542:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    4544:	1e56      	subs	r6, r2, #1
    4546:	e004      	b.n	4552 <nvm_read_buffer+0x4a>
	for (uint16_t i = 0; i < length; i += 2) {
    4548:	3302      	adds	r3, #2
    454a:	b29b      	uxth	r3, r3
    454c:	3002      	adds	r0, #2
    454e:	429a      	cmp	r2, r3
    4550:	d908      	bls.n	4564 <nvm_read_buffer+0x5c>
		uint16_t data = NVM_MEMORY[page_address++];
    4552:	8804      	ldrh	r4, [r0, #0]
    4554:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
    4556:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
    4558:	42b3      	cmp	r3, r6
    455a:	daf5      	bge.n	4548 <nvm_read_buffer+0x40>
			buffer[i + 1] = (data >> 8);
    455c:	18cd      	adds	r5, r1, r3
    455e:	0a24      	lsrs	r4, r4, #8
    4560:	706c      	strb	r4, [r5, #1]
    4562:	e7f1      	b.n	4548 <nvm_read_buffer+0x40>
	return STATUS_OK;
    4564:	2400      	movs	r4, #0
    4566:	e7d7      	b.n	4518 <nvm_read_buffer+0x10>
    4568:	2400      	movs	r4, #0
    456a:	e7d5      	b.n	4518 <nvm_read_buffer+0x10>
    456c:	200003bc 	.word	0x200003bc
    4570:	41004000 	.word	0x41004000

00004574 <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    4574:	4b13      	ldr	r3, [pc, #76]	; (45c4 <nvm_erase_row+0x50>)
    4576:	881a      	ldrh	r2, [r3, #0]
    4578:	885b      	ldrh	r3, [r3, #2]
    457a:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    457c:	2118      	movs	r1, #24
	if (row_address >
    457e:	4283      	cmp	r3, r0
    4580:	d201      	bcs.n	4586 <nvm_erase_row+0x12>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
    4582:	0008      	movs	r0, r1
    4584:	4770      	bx	lr
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    4586:	0092      	lsls	r2, r2, #2
    4588:	3a01      	subs	r2, #1
    458a:	4210      	tst	r0, r2
    458c:	d1f9      	bne.n	4582 <nvm_erase_row+0xe>
    458e:	4b0e      	ldr	r3, [pc, #56]	; (45c8 <nvm_erase_row+0x54>)
    4590:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    4592:	3913      	subs	r1, #19
	if (!nvm_is_ready()) {
    4594:	07db      	lsls	r3, r3, #31
    4596:	d5f4      	bpl.n	4582 <nvm_erase_row+0xe>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4598:	4b0b      	ldr	r3, [pc, #44]	; (45c8 <nvm_erase_row+0x54>)
    459a:	2220      	movs	r2, #32
    459c:	32ff      	adds	r2, #255	; 0xff
    459e:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    45a0:	0880      	lsrs	r0, r0, #2
    45a2:	0040      	lsls	r0, r0, #1
    45a4:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    45a6:	4a09      	ldr	r2, [pc, #36]	; (45cc <nvm_erase_row+0x58>)
    45a8:	801a      	strh	r2, [r3, #0]
    45aa:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    45ac:	2201      	movs	r2, #1
    45ae:	7d0b      	ldrb	r3, [r1, #20]
    45b0:	4213      	tst	r3, r2
    45b2:	d0fc      	beq.n	45ae <nvm_erase_row+0x3a>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    45b4:	4b04      	ldr	r3, [pc, #16]	; (45c8 <nvm_erase_row+0x54>)
    45b6:	8b19      	ldrh	r1, [r3, #24]
    45b8:	201c      	movs	r0, #28
    45ba:	4001      	ands	r1, r0
	return STATUS_OK;
    45bc:	1e48      	subs	r0, r1, #1
    45be:	4181      	sbcs	r1, r0
    45c0:	0089      	lsls	r1, r1, #2
    45c2:	e7de      	b.n	4582 <nvm_erase_row+0xe>
    45c4:	200003bc 	.word	0x200003bc
    45c8:	41004000 	.word	0x41004000
    45cc:	ffffa502 	.word	0xffffa502

000045d0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    45d0:	b500      	push	{lr}
    45d2:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    45d4:	ab01      	add	r3, sp, #4
    45d6:	2280      	movs	r2, #128	; 0x80
    45d8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    45da:	780a      	ldrb	r2, [r1, #0]
    45dc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    45de:	784a      	ldrb	r2, [r1, #1]
    45e0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    45e2:	788a      	ldrb	r2, [r1, #2]
    45e4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    45e6:	0019      	movs	r1, r3
    45e8:	4b01      	ldr	r3, [pc, #4]	; (45f0 <port_pin_set_config+0x20>)
    45ea:	4798      	blx	r3
}
    45ec:	b003      	add	sp, #12
    45ee:	bd00      	pop	{pc}
    45f0:	00006069 	.word	0x00006069

000045f4 <rtc_calendar_enable>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    45f4:	6801      	ldr	r1, [r0, #0]
    45f6:	2208      	movs	r2, #8
    45f8:	4b05      	ldr	r3, [pc, #20]	; (4610 <rtc_calendar_enable+0x1c>)
    45fa:	601a      	str	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
    45fc:	6802      	ldr	r2, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    45fe:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    4600:	b25b      	sxtb	r3, r3
    4602:	2b00      	cmp	r3, #0
    4604:	dbfb      	blt.n	45fe <rtc_calendar_enable+0xa>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    4606:	880b      	ldrh	r3, [r1, #0]
    4608:	2202      	movs	r2, #2
    460a:	4313      	orrs	r3, r2
    460c:	800b      	strh	r3, [r1, #0]
}
    460e:	4770      	bx	lr
    4610:	e000e100 	.word	0xe000e100

00004614 <rtc_calendar_disable>:
 * Disables the RTC module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_disable(struct rtc_module *const module)
{
    4614:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    4616:	6802      	ldr	r2, [r0, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4618:	2408      	movs	r4, #8
    461a:	2380      	movs	r3, #128	; 0x80
    461c:	4907      	ldr	r1, [pc, #28]	; (463c <rtc_calendar_disable+0x28>)
    461e:	50cc      	str	r4, [r1, r3]
	Rtc *const rtc_module = module->hw;
    4620:	6801      	ldr	r1, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    4622:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    4624:	b25b      	sxtb	r3, r3
    4626:	2b00      	cmp	r3, #0
    4628:	dbfb      	blt.n	4622 <rtc_calendar_disable+0xe>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE2.INTENCLR.reg = RTC_MODE2_INTENCLR_MASK;
    462a:	23c1      	movs	r3, #193	; 0xc1
    462c:	7193      	strb	r3, [r2, #6]
	/* Clear interrupt flag */
	rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_MASK;
    462e:	7213      	strb	r3, [r2, #8]

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
    4630:	8813      	ldrh	r3, [r2, #0]
    4632:	2102      	movs	r1, #2
    4634:	438b      	bics	r3, r1
    4636:	8013      	strh	r3, [r2, #0]
}
    4638:	bd10      	pop	{r4, pc}
    463a:	46c0      	nop			; (mov r8, r8)
    463c:	e000e100 	.word	0xe000e100

00004640 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
    4640:	b570      	push	{r4, r5, r6, lr}
    4642:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    4644:	6805      	ldr	r5, [r0, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);
    4646:	4b07      	ldr	r3, [pc, #28]	; (4664 <rtc_calendar_reset+0x24>)
    4648:	4798      	blx	r3

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
    464a:	2300      	movs	r3, #0
    464c:	8223      	strh	r3, [r4, #16]
	module->enabled_callback    = 0;
    464e:	8263      	strh	r3, [r4, #18]
	Rtc *const rtc_module = module->hw;
    4650:	6822      	ldr	r2, [r4, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    4652:	7a93      	ldrb	r3, [r2, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
    4654:	b25b      	sxtb	r3, r3
    4656:	2b00      	cmp	r3, #0
    4658:	dbfb      	blt.n	4652 <rtc_calendar_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
    465a:	882b      	ldrh	r3, [r5, #0]
    465c:	2201      	movs	r2, #1
    465e:	4313      	orrs	r3, r2
    4660:	802b      	strh	r3, [r5, #0]
}
    4662:	bd70      	pop	{r4, r5, r6, pc}
    4664:	00004615 	.word	0x00004615

00004668 <rtc_calendar_time_to_register_value>:
 * \return 32-bit value.
 */
uint32_t rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    4668:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
    466a:	88cb      	ldrh	r3, [r1, #6]
    466c:	88c2      	ldrh	r2, [r0, #6]
    466e:	1a9a      	subs	r2, r3, r2
    4670:	0692      	lsls	r2, r2, #26
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
    4672:	794b      	ldrb	r3, [r1, #5]
    4674:	059b      	lsls	r3, r3, #22

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    4676:	790c      	ldrb	r4, [r1, #4]
    4678:	0464      	lsls	r4, r4, #17

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    467a:	4323      	orrs	r3, r4
    467c:	788c      	ldrb	r4, [r1, #2]
    467e:	0324      	lsls	r4, r4, #12
    4680:	4323      	orrs	r3, r4
    4682:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
    4684:	7902      	ldrb	r2, [r0, #4]
    4686:	2a00      	cmp	r2, #0
    4688:	d105      	bne.n	4696 <rtc_calendar_time_to_register_value+0x2e>
    468a:	78ca      	ldrb	r2, [r1, #3]
    468c:	2a00      	cmp	r2, #0
    468e:	d002      	beq.n	4696 <rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
    4690:	2280      	movs	r2, #128	; 0x80
    4692:	0252      	lsls	r2, r2, #9
    4694:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    4696:	7848      	ldrb	r0, [r1, #1]
    4698:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    469a:	780a      	ldrb	r2, [r1, #0]
    469c:	4310      	orrs	r0, r2
    469e:	4318      	orrs	r0, r3

	return register_value;
}
    46a0:	bd10      	pop	{r4, pc}

000046a2 <rtc_calendar_register_value_to_time>:
 */
void rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
    46a2:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    46a4:	0e8b      	lsrs	r3, r1, #26
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;
    46a6:	88c4      	ldrh	r4, [r0, #6]
    46a8:	191b      	adds	r3, r3, r4
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    46aa:	80d3      	strh	r3, [r2, #6]

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
    46ac:	018b      	lsls	r3, r1, #6
    46ae:	0f1b      	lsrs	r3, r3, #28
    46b0:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
    46b2:	028b      	lsls	r3, r1, #10
    46b4:	0edb      	lsrs	r3, r3, #27
    46b6:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
    46b8:	7903      	ldrb	r3, [r0, #4]
    46ba:	2b00      	cmp	r3, #0
    46bc:	d10c      	bne.n	46d8 <rtc_calendar_register_value_to_time+0x36>
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
    46be:	040b      	lsls	r3, r1, #16
    46c0:	0f1b      	lsrs	r3, r3, #28
		time->hour = ((register_value &
    46c2:	7093      	strb	r3, [r2, #2]
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
    46c4:	03cb      	lsls	r3, r1, #15
    46c6:	0fdb      	lsrs	r3, r3, #31
    46c8:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
    46ca:	0988      	lsrs	r0, r1, #6
    46cc:	233f      	movs	r3, #63	; 0x3f
    46ce:	4018      	ands	r0, r3
    46d0:	7050      	strb	r0, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
    46d2:	4019      	ands	r1, r3
    46d4:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
    46d6:	bd10      	pop	{r4, pc}
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
    46d8:	03cb      	lsls	r3, r1, #15
    46da:	0edb      	lsrs	r3, r3, #27
    46dc:	7093      	strb	r3, [r2, #2]
    46de:	e7f4      	b.n	46ca <rtc_calendar_register_value_to_time+0x28>

000046e0 <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
    46e0:	b510      	push	{r4, lr}
    46e2:	000a      	movs	r2, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    46e4:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
    46e6:	7941      	ldrb	r1, [r0, #5]
    46e8:	2900      	cmp	r1, #0
    46ea:	d006      	beq.n	46fa <rtc_calendar_get_time+0x1a>
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;

		while (rtc_calendar_is_syncing(module)) {
			/* Wait for synchronization */
		}
	} else if (!(rtc_module->MODE2.READREQ.reg & RTC_READREQ_RCONT)){
    46ec:	8859      	ldrh	r1, [r3, #2]
    46ee:	0449      	lsls	r1, r1, #17
    46f0:	d50b      	bpl.n	470a <rtc_calendar_get_time+0x2a>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
    46f2:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	rtc_calendar_register_value_to_time(module, register_value, time);
    46f4:	4b0a      	ldr	r3, [pc, #40]	; (4720 <rtc_calendar_get_time+0x40>)
    46f6:	4798      	blx	r3
}
    46f8:	bd10      	pop	{r4, pc}
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
    46fa:	490a      	ldr	r1, [pc, #40]	; (4724 <rtc_calendar_get_time+0x44>)
    46fc:	8059      	strh	r1, [r3, #2]
	Rtc *const rtc_module = module->hw;
    46fe:	6804      	ldr	r4, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    4700:	7aa1      	ldrb	r1, [r4, #10]
		while (rtc_calendar_is_syncing(module)) {
    4702:	b249      	sxtb	r1, r1
    4704:	2900      	cmp	r1, #0
    4706:	dbfb      	blt.n	4700 <rtc_calendar_get_time+0x20>
    4708:	e7f3      	b.n	46f2 <rtc_calendar_get_time+0x12>
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT | RTC_READREQ_RREQ;
    470a:	8859      	ldrh	r1, [r3, #2]
    470c:	24c0      	movs	r4, #192	; 0xc0
    470e:	0224      	lsls	r4, r4, #8
    4710:	4321      	orrs	r1, r4
    4712:	8059      	strh	r1, [r3, #2]
	Rtc *const rtc_module = module->hw;
    4714:	6804      	ldr	r4, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    4716:	7aa1      	ldrb	r1, [r4, #10]
		while (rtc_calendar_is_syncing(module)) {
    4718:	b249      	sxtb	r1, r1
    471a:	2900      	cmp	r1, #0
    471c:	dbfb      	blt.n	4716 <rtc_calendar_get_time+0x36>
    471e:	e7e8      	b.n	46f2 <rtc_calendar_get_time+0x12>
    4720:	000046a3 	.word	0x000046a3
    4724:	ffff8000 	.word	0xffff8000

00004728 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    4728:	b570      	push	{r4, r5, r6, lr}
    472a:	000d      	movs	r5, r1
    472c:	0014      	movs	r4, r2

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    472e:	2317      	movs	r3, #23
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    4730:	2a01      	cmp	r2, #1
    4732:	d901      	bls.n	4738 <rtc_calendar_set_alarm+0x10>

	/* Set alarm mask */
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;

	return STATUS_OK;
}
    4734:	0018      	movs	r0, r3
    4736:	bd70      	pop	{r4, r5, r6, pc}
	Rtc *const rtc_module = module->hw;
    4738:	6806      	ldr	r6, [r0, #0]
	uint32_t register_value = rtc_calendar_time_to_register_value(module, &(alarm->time));
    473a:	4b06      	ldr	r3, [pc, #24]	; (4754 <rtc_calendar_set_alarm+0x2c>)
    473c:	4798      	blx	r3
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    473e:	7ab3      	ldrb	r3, [r6, #10]
	while (rtc_calendar_is_syncing(module)) {
    4740:	b25b      	sxtb	r3, r3
    4742:	2b00      	cmp	r3, #0
    4744:	dbfb      	blt.n	473e <rtc_calendar_set_alarm+0x16>
    4746:	00e4      	lsls	r4, r4, #3
    4748:	1934      	adds	r4, r6, r4
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
    474a:	61a0      	str	r0, [r4, #24]
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
    474c:	7a2b      	ldrb	r3, [r5, #8]
    474e:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
    4750:	2300      	movs	r3, #0
    4752:	e7ef      	b.n	4734 <rtc_calendar_set_alarm+0xc>
    4754:	00004669 	.word	0x00004669

00004758 <rtc_calendar_init>:
{
    4758:	b530      	push	{r4, r5, lr}
    475a:	b083      	sub	sp, #12
    475c:	0005      	movs	r5, r0
    475e:	0014      	movs	r4, r2
	module->hw = hw;
    4760:	6001      	str	r1, [r0, #0]
			PM->APBAMASK.reg |= mask;
    4762:	4a1c      	ldr	r2, [pc, #112]	; (47d4 <rtc_calendar_init+0x7c>)
    4764:	6993      	ldr	r3, [r2, #24]
    4766:	2120      	movs	r1, #32
    4768:	430b      	orrs	r3, r1
    476a:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    476c:	a901      	add	r1, sp, #4
    476e:	2302      	movs	r3, #2
    4770:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    4772:	2004      	movs	r0, #4
    4774:	4b18      	ldr	r3, [pc, #96]	; (47d8 <rtc_calendar_init+0x80>)
    4776:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    4778:	2004      	movs	r0, #4
    477a:	4b18      	ldr	r3, [pc, #96]	; (47dc <rtc_calendar_init+0x84>)
    477c:	4798      	blx	r3
	rtc_calendar_reset(module);
    477e:	0028      	movs	r0, r5
    4780:	4b17      	ldr	r3, [pc, #92]	; (47e0 <rtc_calendar_init+0x88>)
    4782:	4798      	blx	r3
	module->clock_24h           = config->clock_24h;
    4784:	7923      	ldrb	r3, [r4, #4]
    4786:	712b      	strb	r3, [r5, #4]
	module->continuously_update = config->continuously_update;
    4788:	78e3      	ldrb	r3, [r4, #3]
    478a:	716b      	strb	r3, [r5, #5]
	module->year_init_value     = config->year_init_value;
    478c:	88e3      	ldrh	r3, [r4, #6]
    478e:	80eb      	strh	r3, [r5, #6]
	_rtc_instance[0] = module;
    4790:	4b14      	ldr	r3, [pc, #80]	; (47e4 <rtc_calendar_init+0x8c>)
    4792:	601d      	str	r5, [r3, #0]
	Rtc *const rtc_module = module->hw;
    4794:	682a      	ldr	r2, [r5, #0]
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    4796:	8823      	ldrh	r3, [r4, #0]
	if (!(config->clock_24h)) {
    4798:	7921      	ldrb	r1, [r4, #4]
    479a:	2900      	cmp	r1, #0
    479c:	d017      	beq.n	47ce <rtc_calendar_init+0x76>
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    479e:	2108      	movs	r1, #8
    47a0:	430b      	orrs	r3, r1
	if (config->clear_on_match) {
    47a2:	78a1      	ldrb	r1, [r4, #2]
    47a4:	2900      	cmp	r1, #0
    47a6:	d001      	beq.n	47ac <rtc_calendar_init+0x54>
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
    47a8:	2180      	movs	r1, #128	; 0x80
    47aa:	430b      	orrs	r3, r1
	rtc_module->MODE2.CTRL.reg = tmp_reg;
    47ac:	8013      	strh	r3, [r2, #0]
	if (config->continuously_update) {
    47ae:	78e3      	ldrb	r3, [r4, #3]
    47b0:	2b00      	cmp	r3, #0
    47b2:	d004      	beq.n	47be <rtc_calendar_init+0x66>
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
    47b4:	8853      	ldrh	r3, [r2, #2]
    47b6:	2180      	movs	r1, #128	; 0x80
    47b8:	01c9      	lsls	r1, r1, #7
    47ba:	430b      	orrs	r3, r1
    47bc:	8053      	strh	r3, [r2, #2]
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
    47be:	0021      	movs	r1, r4
    47c0:	3108      	adds	r1, #8
    47c2:	2200      	movs	r2, #0
    47c4:	0028      	movs	r0, r5
    47c6:	4b08      	ldr	r3, [pc, #32]	; (47e8 <rtc_calendar_init+0x90>)
    47c8:	4798      	blx	r3
}
    47ca:	b003      	add	sp, #12
    47cc:	bd30      	pop	{r4, r5, pc}
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
    47ce:	2148      	movs	r1, #72	; 0x48
    47d0:	430b      	orrs	r3, r1
    47d2:	e7e6      	b.n	47a2 <rtc_calendar_init+0x4a>
    47d4:	40000400 	.word	0x40000400
    47d8:	00005f71 	.word	0x00005f71
    47dc:	00005ee5 	.word	0x00005ee5
    47e0:	00004641 	.word	0x00004641
    47e4:	2000104c 	.word	0x2000104c
    47e8:	00004729 	.word	0x00004729

000047ec <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    47ec:	b510      	push	{r4, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    47ee:	4b0f      	ldr	r3, [pc, #60]	; (482c <RTC_Handler+0x40>)
    47f0:	681a      	ldr	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
    47f2:	6814      	ldr	r4, [r2, #0]
	uint16_t callback_mask = module->enabled_callback;
    47f4:	8a51      	ldrh	r1, [r2, #18]
	callback_mask &= module->registered_callback;
    47f6:	8a13      	ldrh	r3, [r2, #16]
    47f8:	4019      	ands	r1, r3
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    47fa:	7a20      	ldrb	r0, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    47fc:	79e3      	ldrb	r3, [r4, #7]
    47fe:	4003      	ands	r3, r0
	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    4800:	b258      	sxtb	r0, r3
    4802:	2800      	cmp	r0, #0
    4804:	db06      	blt.n	4814 <RTC_Handler+0x28>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    4806:	07db      	lsls	r3, r3, #31
    4808:	d503      	bpl.n	4812 <RTC_Handler+0x26>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    480a:	07cb      	lsls	r3, r1, #31
    480c:	d40a      	bmi.n	4824 <RTC_Handler+0x38>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    480e:	2301      	movs	r3, #1
    4810:	7223      	strb	r3, [r4, #8]
	_rtc_interrupt_handler(0);
}
    4812:	bd10      	pop	{r4, pc}
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    4814:	078b      	lsls	r3, r1, #30
    4816:	d402      	bmi.n	481e <RTC_Handler+0x32>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    4818:	2380      	movs	r3, #128	; 0x80
    481a:	7223      	strb	r3, [r4, #8]
    481c:	e7f9      	b.n	4812 <RTC_Handler+0x26>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    481e:	68d3      	ldr	r3, [r2, #12]
    4820:	4798      	blx	r3
    4822:	e7f9      	b.n	4818 <RTC_Handler+0x2c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    4824:	6893      	ldr	r3, [r2, #8]
    4826:	4798      	blx	r3
    4828:	e7f1      	b.n	480e <RTC_Handler+0x22>
    482a:	46c0      	nop			; (mov r8, r8)
    482c:	2000104c 	.word	0x2000104c

00004830 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    4830:	b5f0      	push	{r4, r5, r6, r7, lr}
    4832:	46de      	mov	lr, fp
    4834:	4657      	mov	r7, sl
    4836:	464e      	mov	r6, r9
    4838:	4645      	mov	r5, r8
    483a:	b5e0      	push	{r5, r6, r7, lr}
    483c:	b087      	sub	sp, #28
    483e:	4680      	mov	r8, r0
    4840:	9104      	str	r1, [sp, #16]
    4842:	0016      	movs	r6, r2
    4844:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    4846:	2200      	movs	r2, #0
    4848:	2300      	movs	r3, #0
    484a:	2100      	movs	r1, #0
    484c:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    484e:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    4850:	2001      	movs	r0, #1
    4852:	0021      	movs	r1, r4
    4854:	9600      	str	r6, [sp, #0]
    4856:	9701      	str	r7, [sp, #4]
    4858:	465c      	mov	r4, fp
    485a:	9403      	str	r4, [sp, #12]
    485c:	4644      	mov	r4, r8
    485e:	9405      	str	r4, [sp, #20]
    4860:	e013      	b.n	488a <long_division+0x5a>
    4862:	2420      	movs	r4, #32
    4864:	1a64      	subs	r4, r4, r1
    4866:	0005      	movs	r5, r0
    4868:	40e5      	lsrs	r5, r4
    486a:	46a8      	mov	r8, r5
    486c:	e014      	b.n	4898 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    486e:	9c00      	ldr	r4, [sp, #0]
    4870:	9d01      	ldr	r5, [sp, #4]
    4872:	1b12      	subs	r2, r2, r4
    4874:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    4876:	465c      	mov	r4, fp
    4878:	464d      	mov	r5, r9
    487a:	432c      	orrs	r4, r5
    487c:	46a3      	mov	fp, r4
    487e:	9c03      	ldr	r4, [sp, #12]
    4880:	4645      	mov	r5, r8
    4882:	432c      	orrs	r4, r5
    4884:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    4886:	3901      	subs	r1, #1
    4888:	d325      	bcc.n	48d6 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    488a:	2420      	movs	r4, #32
    488c:	4264      	negs	r4, r4
    488e:	190c      	adds	r4, r1, r4
    4890:	d4e7      	bmi.n	4862 <long_division+0x32>
    4892:	0005      	movs	r5, r0
    4894:	40a5      	lsls	r5, r4
    4896:	46a8      	mov	r8, r5
    4898:	0004      	movs	r4, r0
    489a:	408c      	lsls	r4, r1
    489c:	46a1      	mov	r9, r4
		r = r << 1;
    489e:	1892      	adds	r2, r2, r2
    48a0:	415b      	adcs	r3, r3
    48a2:	0014      	movs	r4, r2
    48a4:	001d      	movs	r5, r3
		if (n & bit_shift) {
    48a6:	9e05      	ldr	r6, [sp, #20]
    48a8:	464f      	mov	r7, r9
    48aa:	403e      	ands	r6, r7
    48ac:	46b4      	mov	ip, r6
    48ae:	9e04      	ldr	r6, [sp, #16]
    48b0:	4647      	mov	r7, r8
    48b2:	403e      	ands	r6, r7
    48b4:	46b2      	mov	sl, r6
    48b6:	4666      	mov	r6, ip
    48b8:	4657      	mov	r7, sl
    48ba:	433e      	orrs	r6, r7
    48bc:	d003      	beq.n	48c6 <long_division+0x96>
			r |= 0x01;
    48be:	0006      	movs	r6, r0
    48c0:	4326      	orrs	r6, r4
    48c2:	0032      	movs	r2, r6
    48c4:	002b      	movs	r3, r5
		if (r >= d) {
    48c6:	9c00      	ldr	r4, [sp, #0]
    48c8:	9d01      	ldr	r5, [sp, #4]
    48ca:	429d      	cmp	r5, r3
    48cc:	d8db      	bhi.n	4886 <long_division+0x56>
    48ce:	d1ce      	bne.n	486e <long_division+0x3e>
    48d0:	4294      	cmp	r4, r2
    48d2:	d8d8      	bhi.n	4886 <long_division+0x56>
    48d4:	e7cb      	b.n	486e <long_division+0x3e>
    48d6:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    48d8:	4658      	mov	r0, fp
    48da:	0019      	movs	r1, r3
    48dc:	b007      	add	sp, #28
    48de:	bc3c      	pop	{r2, r3, r4, r5}
    48e0:	4690      	mov	r8, r2
    48e2:	4699      	mov	r9, r3
    48e4:	46a2      	mov	sl, r4
    48e6:	46ab      	mov	fp, r5
    48e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

000048ea <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    48ea:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    48ec:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    48ee:	2340      	movs	r3, #64	; 0x40
    48f0:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    48f2:	4281      	cmp	r1, r0
    48f4:	d202      	bcs.n	48fc <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    48f6:	0018      	movs	r0, r3
    48f8:	bd10      	pop	{r4, pc}
		baud_calculated++;
    48fa:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    48fc:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    48fe:	1c63      	adds	r3, r4, #1
    4900:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    4902:	4288      	cmp	r0, r1
    4904:	d9f9      	bls.n	48fa <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4906:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    4908:	2cff      	cmp	r4, #255	; 0xff
    490a:	d8f4      	bhi.n	48f6 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    490c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    490e:	2300      	movs	r3, #0
    4910:	e7f1      	b.n	48f6 <_sercom_get_sync_baud_val+0xc>
	...

00004914 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    4914:	b5f0      	push	{r4, r5, r6, r7, lr}
    4916:	b083      	sub	sp, #12
    4918:	000f      	movs	r7, r1
    491a:	0016      	movs	r6, r2
    491c:	aa08      	add	r2, sp, #32
    491e:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    4920:	0004      	movs	r4, r0
    4922:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4924:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    4926:	42bc      	cmp	r4, r7
    4928:	d902      	bls.n	4930 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    492a:	0010      	movs	r0, r2
    492c:	b003      	add	sp, #12
    492e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    4930:	2b00      	cmp	r3, #0
    4932:	d114      	bne.n	495e <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    4934:	0002      	movs	r2, r0
    4936:	0008      	movs	r0, r1
    4938:	2100      	movs	r1, #0
    493a:	4c19      	ldr	r4, [pc, #100]	; (49a0 <_sercom_get_async_baud_val+0x8c>)
    493c:	47a0      	blx	r4
    493e:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    4940:	003a      	movs	r2, r7
    4942:	2300      	movs	r3, #0
    4944:	2000      	movs	r0, #0
    4946:	4c17      	ldr	r4, [pc, #92]	; (49a4 <_sercom_get_async_baud_val+0x90>)
    4948:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    494a:	2200      	movs	r2, #0
    494c:	2301      	movs	r3, #1
    494e:	1a12      	subs	r2, r2, r0
    4950:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    4952:	0c12      	lsrs	r2, r2, #16
    4954:	041b      	lsls	r3, r3, #16
    4956:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    4958:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    495a:	2200      	movs	r2, #0
    495c:	e7e5      	b.n	492a <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    495e:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    4960:	2b01      	cmp	r3, #1
    4962:	d1f9      	bne.n	4958 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    4964:	000a      	movs	r2, r1
    4966:	2300      	movs	r3, #0
    4968:	2100      	movs	r1, #0
    496a:	4c0d      	ldr	r4, [pc, #52]	; (49a0 <_sercom_get_async_baud_val+0x8c>)
    496c:	47a0      	blx	r4
    496e:	0002      	movs	r2, r0
    4970:	000b      	movs	r3, r1
    4972:	9200      	str	r2, [sp, #0]
    4974:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    4976:	0038      	movs	r0, r7
    4978:	2100      	movs	r1, #0
    497a:	4c0a      	ldr	r4, [pc, #40]	; (49a4 <_sercom_get_async_baud_val+0x90>)
    497c:	47a0      	blx	r4
    497e:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    4980:	2380      	movs	r3, #128	; 0x80
    4982:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4984:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    4986:	4298      	cmp	r0, r3
    4988:	d8cf      	bhi.n	492a <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    498a:	0f79      	lsrs	r1, r7, #29
    498c:	00f8      	lsls	r0, r7, #3
    498e:	9a00      	ldr	r2, [sp, #0]
    4990:	9b01      	ldr	r3, [sp, #4]
    4992:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    4994:	00ea      	lsls	r2, r5, #3
    4996:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    4998:	b2d2      	uxtb	r2, r2
    499a:	0352      	lsls	r2, r2, #13
    499c:	432a      	orrs	r2, r5
    499e:	e7db      	b.n	4958 <_sercom_get_async_baud_val+0x44>
    49a0:	0000b625 	.word	0x0000b625
    49a4:	00004831 	.word	0x00004831

000049a8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    49a8:	b510      	push	{r4, lr}
    49aa:	b082      	sub	sp, #8
    49ac:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    49ae:	4b0e      	ldr	r3, [pc, #56]	; (49e8 <sercom_set_gclk_generator+0x40>)
    49b0:	781b      	ldrb	r3, [r3, #0]
    49b2:	2b00      	cmp	r3, #0
    49b4:	d007      	beq.n	49c6 <sercom_set_gclk_generator+0x1e>
    49b6:	2900      	cmp	r1, #0
    49b8:	d105      	bne.n	49c6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    49ba:	4b0b      	ldr	r3, [pc, #44]	; (49e8 <sercom_set_gclk_generator+0x40>)
    49bc:	785b      	ldrb	r3, [r3, #1]
    49be:	4283      	cmp	r3, r0
    49c0:	d010      	beq.n	49e4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    49c2:	201d      	movs	r0, #29
    49c4:	e00c      	b.n	49e0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    49c6:	a901      	add	r1, sp, #4
    49c8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    49ca:	2013      	movs	r0, #19
    49cc:	4b07      	ldr	r3, [pc, #28]	; (49ec <sercom_set_gclk_generator+0x44>)
    49ce:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    49d0:	2013      	movs	r0, #19
    49d2:	4b07      	ldr	r3, [pc, #28]	; (49f0 <sercom_set_gclk_generator+0x48>)
    49d4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    49d6:	4b04      	ldr	r3, [pc, #16]	; (49e8 <sercom_set_gclk_generator+0x40>)
    49d8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    49da:	2201      	movs	r2, #1
    49dc:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    49de:	2000      	movs	r0, #0
}
    49e0:	b002      	add	sp, #8
    49e2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    49e4:	2000      	movs	r0, #0
    49e6:	e7fb      	b.n	49e0 <sercom_set_gclk_generator+0x38>
    49e8:	200003c4 	.word	0x200003c4
    49ec:	00005f71 	.word	0x00005f71
    49f0:	00005ee5 	.word	0x00005ee5

000049f4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    49f4:	4b40      	ldr	r3, [pc, #256]	; (4af8 <_sercom_get_default_pad+0x104>)
    49f6:	4298      	cmp	r0, r3
    49f8:	d031      	beq.n	4a5e <_sercom_get_default_pad+0x6a>
    49fa:	d90a      	bls.n	4a12 <_sercom_get_default_pad+0x1e>
    49fc:	4b3f      	ldr	r3, [pc, #252]	; (4afc <_sercom_get_default_pad+0x108>)
    49fe:	4298      	cmp	r0, r3
    4a00:	d04d      	beq.n	4a9e <_sercom_get_default_pad+0xaa>
    4a02:	4b3f      	ldr	r3, [pc, #252]	; (4b00 <_sercom_get_default_pad+0x10c>)
    4a04:	4298      	cmp	r0, r3
    4a06:	d05a      	beq.n	4abe <_sercom_get_default_pad+0xca>
    4a08:	4b3e      	ldr	r3, [pc, #248]	; (4b04 <_sercom_get_default_pad+0x110>)
    4a0a:	4298      	cmp	r0, r3
    4a0c:	d037      	beq.n	4a7e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    4a0e:	2000      	movs	r0, #0
}
    4a10:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    4a12:	4b3d      	ldr	r3, [pc, #244]	; (4b08 <_sercom_get_default_pad+0x114>)
    4a14:	4298      	cmp	r0, r3
    4a16:	d00c      	beq.n	4a32 <_sercom_get_default_pad+0x3e>
    4a18:	4b3c      	ldr	r3, [pc, #240]	; (4b0c <_sercom_get_default_pad+0x118>)
    4a1a:	4298      	cmp	r0, r3
    4a1c:	d1f7      	bne.n	4a0e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4a1e:	2901      	cmp	r1, #1
    4a20:	d017      	beq.n	4a52 <_sercom_get_default_pad+0x5e>
    4a22:	2900      	cmp	r1, #0
    4a24:	d05d      	beq.n	4ae2 <_sercom_get_default_pad+0xee>
    4a26:	2902      	cmp	r1, #2
    4a28:	d015      	beq.n	4a56 <_sercom_get_default_pad+0x62>
    4a2a:	2903      	cmp	r1, #3
    4a2c:	d015      	beq.n	4a5a <_sercom_get_default_pad+0x66>
	return 0;
    4a2e:	2000      	movs	r0, #0
    4a30:	e7ee      	b.n	4a10 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4a32:	2901      	cmp	r1, #1
    4a34:	d007      	beq.n	4a46 <_sercom_get_default_pad+0x52>
    4a36:	2900      	cmp	r1, #0
    4a38:	d051      	beq.n	4ade <_sercom_get_default_pad+0xea>
    4a3a:	2902      	cmp	r1, #2
    4a3c:	d005      	beq.n	4a4a <_sercom_get_default_pad+0x56>
    4a3e:	2903      	cmp	r1, #3
    4a40:	d005      	beq.n	4a4e <_sercom_get_default_pad+0x5a>
	return 0;
    4a42:	2000      	movs	r0, #0
    4a44:	e7e4      	b.n	4a10 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4a46:	4832      	ldr	r0, [pc, #200]	; (4b10 <_sercom_get_default_pad+0x11c>)
    4a48:	e7e2      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a4a:	4832      	ldr	r0, [pc, #200]	; (4b14 <_sercom_get_default_pad+0x120>)
    4a4c:	e7e0      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a4e:	4832      	ldr	r0, [pc, #200]	; (4b18 <_sercom_get_default_pad+0x124>)
    4a50:	e7de      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a52:	4832      	ldr	r0, [pc, #200]	; (4b1c <_sercom_get_default_pad+0x128>)
    4a54:	e7dc      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a56:	4832      	ldr	r0, [pc, #200]	; (4b20 <_sercom_get_default_pad+0x12c>)
    4a58:	e7da      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a5a:	4832      	ldr	r0, [pc, #200]	; (4b24 <_sercom_get_default_pad+0x130>)
    4a5c:	e7d8      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a5e:	2901      	cmp	r1, #1
    4a60:	d007      	beq.n	4a72 <_sercom_get_default_pad+0x7e>
    4a62:	2900      	cmp	r1, #0
    4a64:	d03f      	beq.n	4ae6 <_sercom_get_default_pad+0xf2>
    4a66:	2902      	cmp	r1, #2
    4a68:	d005      	beq.n	4a76 <_sercom_get_default_pad+0x82>
    4a6a:	2903      	cmp	r1, #3
    4a6c:	d005      	beq.n	4a7a <_sercom_get_default_pad+0x86>
	return 0;
    4a6e:	2000      	movs	r0, #0
    4a70:	e7ce      	b.n	4a10 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4a72:	482d      	ldr	r0, [pc, #180]	; (4b28 <_sercom_get_default_pad+0x134>)
    4a74:	e7cc      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a76:	482d      	ldr	r0, [pc, #180]	; (4b2c <_sercom_get_default_pad+0x138>)
    4a78:	e7ca      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a7a:	482d      	ldr	r0, [pc, #180]	; (4b30 <_sercom_get_default_pad+0x13c>)
    4a7c:	e7c8      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a7e:	2901      	cmp	r1, #1
    4a80:	d007      	beq.n	4a92 <_sercom_get_default_pad+0x9e>
    4a82:	2900      	cmp	r1, #0
    4a84:	d031      	beq.n	4aea <_sercom_get_default_pad+0xf6>
    4a86:	2902      	cmp	r1, #2
    4a88:	d005      	beq.n	4a96 <_sercom_get_default_pad+0xa2>
    4a8a:	2903      	cmp	r1, #3
    4a8c:	d005      	beq.n	4a9a <_sercom_get_default_pad+0xa6>
	return 0;
    4a8e:	2000      	movs	r0, #0
    4a90:	e7be      	b.n	4a10 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4a92:	4828      	ldr	r0, [pc, #160]	; (4b34 <_sercom_get_default_pad+0x140>)
    4a94:	e7bc      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a96:	4828      	ldr	r0, [pc, #160]	; (4b38 <_sercom_get_default_pad+0x144>)
    4a98:	e7ba      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a9a:	4828      	ldr	r0, [pc, #160]	; (4b3c <_sercom_get_default_pad+0x148>)
    4a9c:	e7b8      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4a9e:	2901      	cmp	r1, #1
    4aa0:	d007      	beq.n	4ab2 <_sercom_get_default_pad+0xbe>
    4aa2:	2900      	cmp	r1, #0
    4aa4:	d023      	beq.n	4aee <_sercom_get_default_pad+0xfa>
    4aa6:	2902      	cmp	r1, #2
    4aa8:	d005      	beq.n	4ab6 <_sercom_get_default_pad+0xc2>
    4aaa:	2903      	cmp	r1, #3
    4aac:	d005      	beq.n	4aba <_sercom_get_default_pad+0xc6>
	return 0;
    4aae:	2000      	movs	r0, #0
    4ab0:	e7ae      	b.n	4a10 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4ab2:	4823      	ldr	r0, [pc, #140]	; (4b40 <_sercom_get_default_pad+0x14c>)
    4ab4:	e7ac      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4ab6:	4823      	ldr	r0, [pc, #140]	; (4b44 <_sercom_get_default_pad+0x150>)
    4ab8:	e7aa      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4aba:	4823      	ldr	r0, [pc, #140]	; (4b48 <_sercom_get_default_pad+0x154>)
    4abc:	e7a8      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4abe:	2901      	cmp	r1, #1
    4ac0:	d007      	beq.n	4ad2 <_sercom_get_default_pad+0xde>
    4ac2:	2900      	cmp	r1, #0
    4ac4:	d015      	beq.n	4af2 <_sercom_get_default_pad+0xfe>
    4ac6:	2902      	cmp	r1, #2
    4ac8:	d005      	beq.n	4ad6 <_sercom_get_default_pad+0xe2>
    4aca:	2903      	cmp	r1, #3
    4acc:	d005      	beq.n	4ada <_sercom_get_default_pad+0xe6>
	return 0;
    4ace:	2000      	movs	r0, #0
    4ad0:	e79e      	b.n	4a10 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4ad2:	481e      	ldr	r0, [pc, #120]	; (4b4c <_sercom_get_default_pad+0x158>)
    4ad4:	e79c      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4ad6:	481e      	ldr	r0, [pc, #120]	; (4b50 <_sercom_get_default_pad+0x15c>)
    4ad8:	e79a      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4ada:	481e      	ldr	r0, [pc, #120]	; (4b54 <_sercom_get_default_pad+0x160>)
    4adc:	e798      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4ade:	481e      	ldr	r0, [pc, #120]	; (4b58 <_sercom_get_default_pad+0x164>)
    4ae0:	e796      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4ae2:	2003      	movs	r0, #3
    4ae4:	e794      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4ae6:	481d      	ldr	r0, [pc, #116]	; (4b5c <_sercom_get_default_pad+0x168>)
    4ae8:	e792      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4aea:	481d      	ldr	r0, [pc, #116]	; (4b60 <_sercom_get_default_pad+0x16c>)
    4aec:	e790      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4aee:	481d      	ldr	r0, [pc, #116]	; (4b64 <_sercom_get_default_pad+0x170>)
    4af0:	e78e      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4af2:	481d      	ldr	r0, [pc, #116]	; (4b68 <_sercom_get_default_pad+0x174>)
    4af4:	e78c      	b.n	4a10 <_sercom_get_default_pad+0x1c>
    4af6:	46c0      	nop			; (mov r8, r8)
    4af8:	42001000 	.word	0x42001000
    4afc:	42001800 	.word	0x42001800
    4b00:	42001c00 	.word	0x42001c00
    4b04:	42001400 	.word	0x42001400
    4b08:	42000800 	.word	0x42000800
    4b0c:	42000c00 	.word	0x42000c00
    4b10:	00050003 	.word	0x00050003
    4b14:	00060003 	.word	0x00060003
    4b18:	00070003 	.word	0x00070003
    4b1c:	00010003 	.word	0x00010003
    4b20:	001e0003 	.word	0x001e0003
    4b24:	001f0003 	.word	0x001f0003
    4b28:	00090003 	.word	0x00090003
    4b2c:	000a0003 	.word	0x000a0003
    4b30:	000b0003 	.word	0x000b0003
    4b34:	00110003 	.word	0x00110003
    4b38:	00120003 	.word	0x00120003
    4b3c:	00130003 	.word	0x00130003
    4b40:	000d0003 	.word	0x000d0003
    4b44:	000e0003 	.word	0x000e0003
    4b48:	000f0003 	.word	0x000f0003
    4b4c:	00170003 	.word	0x00170003
    4b50:	00180003 	.word	0x00180003
    4b54:	00190003 	.word	0x00190003
    4b58:	00040003 	.word	0x00040003
    4b5c:	00080003 	.word	0x00080003
    4b60:	00100003 	.word	0x00100003
    4b64:	000c0003 	.word	0x000c0003
    4b68:	00160003 	.word	0x00160003

00004b6c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    4b6c:	b530      	push	{r4, r5, lr}
    4b6e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    4b70:	4b0b      	ldr	r3, [pc, #44]	; (4ba0 <_sercom_get_sercom_inst_index+0x34>)
    4b72:	466a      	mov	r2, sp
    4b74:	cb32      	ldmia	r3!, {r1, r4, r5}
    4b76:	c232      	stmia	r2!, {r1, r4, r5}
    4b78:	cb32      	ldmia	r3!, {r1, r4, r5}
    4b7a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    4b7c:	9b00      	ldr	r3, [sp, #0]
    4b7e:	4283      	cmp	r3, r0
    4b80:	d00b      	beq.n	4b9a <_sercom_get_sercom_inst_index+0x2e>
    4b82:	2301      	movs	r3, #1
    4b84:	009a      	lsls	r2, r3, #2
    4b86:	4669      	mov	r1, sp
    4b88:	5852      	ldr	r2, [r2, r1]
    4b8a:	4282      	cmp	r2, r0
    4b8c:	d006      	beq.n	4b9c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4b8e:	3301      	adds	r3, #1
    4b90:	2b06      	cmp	r3, #6
    4b92:	d1f7      	bne.n	4b84 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    4b94:	2000      	movs	r0, #0
}
    4b96:	b007      	add	sp, #28
    4b98:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4b9a:	2300      	movs	r3, #0
			return i;
    4b9c:	b2d8      	uxtb	r0, r3
    4b9e:	e7fa      	b.n	4b96 <_sercom_get_sercom_inst_index+0x2a>
    4ba0:	0000ddd8 	.word	0x0000ddd8

00004ba4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4ba4:	4770      	bx	lr
	...

00004ba8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    4baa:	4b0a      	ldr	r3, [pc, #40]	; (4bd4 <_sercom_set_handler+0x2c>)
    4bac:	781b      	ldrb	r3, [r3, #0]
    4bae:	2b00      	cmp	r3, #0
    4bb0:	d10c      	bne.n	4bcc <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4bb2:	4f09      	ldr	r7, [pc, #36]	; (4bd8 <_sercom_set_handler+0x30>)
    4bb4:	4e09      	ldr	r6, [pc, #36]	; (4bdc <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    4bb6:	4d0a      	ldr	r5, [pc, #40]	; (4be0 <_sercom_set_handler+0x38>)
    4bb8:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4bba:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    4bbc:	195a      	adds	r2, r3, r5
    4bbe:	6014      	str	r4, [r2, #0]
    4bc0:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4bc2:	2b18      	cmp	r3, #24
    4bc4:	d1f9      	bne.n	4bba <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    4bc6:	2201      	movs	r2, #1
    4bc8:	4b02      	ldr	r3, [pc, #8]	; (4bd4 <_sercom_set_handler+0x2c>)
    4bca:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4bcc:	0080      	lsls	r0, r0, #2
    4bce:	4b02      	ldr	r3, [pc, #8]	; (4bd8 <_sercom_set_handler+0x30>)
    4bd0:	50c1      	str	r1, [r0, r3]
}
    4bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bd4:	200003c6 	.word	0x200003c6
    4bd8:	200003c8 	.word	0x200003c8
    4bdc:	00004ba5 	.word	0x00004ba5
    4be0:	20001050 	.word	0x20001050

00004be4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4be4:	b500      	push	{lr}
    4be6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    4be8:	2309      	movs	r3, #9
    4bea:	466a      	mov	r2, sp
    4bec:	7013      	strb	r3, [r2, #0]
    4bee:	3301      	adds	r3, #1
    4bf0:	7053      	strb	r3, [r2, #1]
    4bf2:	3301      	adds	r3, #1
    4bf4:	7093      	strb	r3, [r2, #2]
    4bf6:	3301      	adds	r3, #1
    4bf8:	70d3      	strb	r3, [r2, #3]
    4bfa:	3301      	adds	r3, #1
    4bfc:	7113      	strb	r3, [r2, #4]
    4bfe:	3301      	adds	r3, #1
    4c00:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    4c02:	4b03      	ldr	r3, [pc, #12]	; (4c10 <_sercom_get_interrupt_vector+0x2c>)
    4c04:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    4c06:	466b      	mov	r3, sp
    4c08:	5618      	ldrsb	r0, [r3, r0]
}
    4c0a:	b003      	add	sp, #12
    4c0c:	bd00      	pop	{pc}
    4c0e:	46c0      	nop			; (mov r8, r8)
    4c10:	00004b6d 	.word	0x00004b6d

00004c14 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    4c14:	b510      	push	{r4, lr}
    4c16:	4b02      	ldr	r3, [pc, #8]	; (4c20 <SERCOM0_Handler+0xc>)
    4c18:	681b      	ldr	r3, [r3, #0]
    4c1a:	2000      	movs	r0, #0
    4c1c:	4798      	blx	r3
    4c1e:	bd10      	pop	{r4, pc}
    4c20:	200003c8 	.word	0x200003c8

00004c24 <SERCOM1_Handler>:
    4c24:	b510      	push	{r4, lr}
    4c26:	4b02      	ldr	r3, [pc, #8]	; (4c30 <SERCOM1_Handler+0xc>)
    4c28:	685b      	ldr	r3, [r3, #4]
    4c2a:	2001      	movs	r0, #1
    4c2c:	4798      	blx	r3
    4c2e:	bd10      	pop	{r4, pc}
    4c30:	200003c8 	.word	0x200003c8

00004c34 <SERCOM2_Handler>:
    4c34:	b510      	push	{r4, lr}
    4c36:	4b02      	ldr	r3, [pc, #8]	; (4c40 <SERCOM2_Handler+0xc>)
    4c38:	689b      	ldr	r3, [r3, #8]
    4c3a:	2002      	movs	r0, #2
    4c3c:	4798      	blx	r3
    4c3e:	bd10      	pop	{r4, pc}
    4c40:	200003c8 	.word	0x200003c8

00004c44 <SERCOM3_Handler>:
    4c44:	b510      	push	{r4, lr}
    4c46:	4b02      	ldr	r3, [pc, #8]	; (4c50 <SERCOM3_Handler+0xc>)
    4c48:	68db      	ldr	r3, [r3, #12]
    4c4a:	2003      	movs	r0, #3
    4c4c:	4798      	blx	r3
    4c4e:	bd10      	pop	{r4, pc}
    4c50:	200003c8 	.word	0x200003c8

00004c54 <SERCOM4_Handler>:
    4c54:	b510      	push	{r4, lr}
    4c56:	4b02      	ldr	r3, [pc, #8]	; (4c60 <SERCOM4_Handler+0xc>)
    4c58:	691b      	ldr	r3, [r3, #16]
    4c5a:	2004      	movs	r0, #4
    4c5c:	4798      	blx	r3
    4c5e:	bd10      	pop	{r4, pc}
    4c60:	200003c8 	.word	0x200003c8

00004c64 <SERCOM5_Handler>:
    4c64:	b510      	push	{r4, lr}
    4c66:	4b02      	ldr	r3, [pc, #8]	; (4c70 <SERCOM5_Handler+0xc>)
    4c68:	695b      	ldr	r3, [r3, #20]
    4c6a:	2005      	movs	r0, #5
    4c6c:	4798      	blx	r3
    4c6e:	bd10      	pop	{r4, pc}
    4c70:	200003c8 	.word	0x200003c8

00004c74 <spi_reset>:
 *
 * \param[in,out] module Pointer to the software instance struct
 */
void spi_reset(
		struct spi_module *const module)
{
    4c74:	b570      	push	{r4, r5, r6, lr}
    4c76:	0005      	movs	r5, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4c78:	6804      	ldr	r4, [r0, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    4c7a:	0020      	movs	r0, r4
    4c7c:	4b0e      	ldr	r3, [pc, #56]	; (4cb8 <spi_reset+0x44>)
    4c7e:	4798      	blx	r3
    4c80:	231f      	movs	r3, #31
    4c82:	4018      	ands	r0, r3
    4c84:	3b1e      	subs	r3, #30
    4c86:	4083      	lsls	r3, r0
    4c88:	2280      	movs	r2, #128	; 0x80
    4c8a:	490c      	ldr	r1, [pc, #48]	; (4cbc <spi_reset+0x48>)
    4c8c:	508b      	str	r3, [r1, r2]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4c8e:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4c90:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4c92:	2b00      	cmp	r3, #0
    4c94:	d1fc      	bne.n	4c90 <spi_reset+0x1c>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    4c96:	338f      	adds	r3, #143	; 0x8f
    4c98:	7523      	strb	r3, [r4, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    4c9a:	7623      	strb	r3, [r4, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    4c9c:	6823      	ldr	r3, [r4, #0]
    4c9e:	2202      	movs	r2, #2
    4ca0:	4393      	bics	r3, r2
    4ca2:	6023      	str	r3, [r4, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4ca4:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4ca6:	69d3      	ldr	r3, [r2, #28]

	/* Disable the module */
	spi_disable(module);

	while (spi_is_syncing(module)) {
    4ca8:	2b00      	cmp	r3, #0
    4caa:	d1fc      	bne.n	4ca6 <spi_reset+0x32>
		/* Wait until the synchronization is complete */
	}

	/* Software reset the module */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_SWRST;
    4cac:	6823      	ldr	r3, [r4, #0]
    4cae:	2201      	movs	r2, #1
    4cb0:	4313      	orrs	r3, r2
    4cb2:	6023      	str	r3, [r4, #0]
}
    4cb4:	bd70      	pop	{r4, r5, r6, pc}
    4cb6:	46c0      	nop			; (mov r8, r8)
    4cb8:	00004be5 	.word	0x00004be5
    4cbc:	e000e100 	.word	0xe000e100

00004cc0 <spi_set_baudrate>:
 * \retval STATUS_OK               If the configuration was written
 */
enum status_code spi_set_baudrate(
		struct spi_module *const module,
		uint32_t baudrate)
{
    4cc0:	b570      	push	{r4, r5, r6, lr}
    4cc2:	b082      	sub	sp, #8
    4cc4:	0005      	movs	r5, r0
    4cc6:	000c      	movs	r4, r1
	Assert(module);
	Assert(baudrate);
	Assert(module->hw);

	/* Value to write to BAUD register */
	uint16_t baud = 0;
    4cc8:	2200      	movs	r2, #0
    4cca:	466b      	mov	r3, sp
    4ccc:	80da      	strh	r2, [r3, #6]

	SercomSpi *const spi_module = &(module->hw->SPI);
    4cce:	6806      	ldr	r6, [r0, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    4cd0:	0030      	movs	r0, r6
    4cd2:	4b24      	ldr	r3, [pc, #144]	; (4d64 <spi_set_baudrate+0xa4>)
    4cd4:	4798      	blx	r3
    4cd6:	231f      	movs	r3, #31
    4cd8:	4018      	ands	r0, r3
    4cda:	3b1e      	subs	r3, #30
    4cdc:	4083      	lsls	r3, r0
    4cde:	2280      	movs	r2, #128	; 0x80
    4ce0:	4921      	ldr	r1, [pc, #132]	; (4d68 <spi_set_baudrate+0xa8>)
    4ce2:	508b      	str	r3, [r1, r2]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4ce4:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4ce6:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4ce8:	2b00      	cmp	r3, #0
    4cea:	d1fc      	bne.n	4ce6 <spi_set_baudrate+0x26>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    4cec:	338f      	adds	r3, #143	; 0x8f
    4cee:	7533      	strb	r3, [r6, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    4cf0:	7633      	strb	r3, [r6, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    4cf2:	6833      	ldr	r3, [r6, #0]
    4cf4:	2202      	movs	r2, #2
    4cf6:	4393      	bics	r3, r2
    4cf8:	6033      	str	r3, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4cfa:	6828      	ldr	r0, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4cfc:	69c3      	ldr	r3, [r0, #28]

	/* Disable the module */
	spi_disable(module);

	while (spi_is_syncing(module)) {
    4cfe:	2b00      	cmp	r3, #0
    4d00:	d1fc      	bne.n	4cfc <spi_set_baudrate+0x3c>
		/* Wait until the synchronization is complete */
	}

	/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4d02:	4b1a      	ldr	r3, [pc, #104]	; (4d6c <spi_set_baudrate+0xac>)
    4d04:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4d06:	3014      	adds	r0, #20
	uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    4d08:	b2c0      	uxtb	r0, r0
    4d0a:	4b19      	ldr	r3, [pc, #100]	; (4d70 <spi_set_baudrate+0xb0>)
    4d0c:	4798      	blx	r3
    4d0e:	0001      	movs	r1, r0

	/* Get baud value, based on baudrate and the internal clock frequency */
	enum status_code error_code = _sercom_get_sync_baud_val(
    4d10:	466b      	mov	r3, sp
    4d12:	1d9a      	adds	r2, r3, #6
    4d14:	0020      	movs	r0, r4
    4d16:	4b17      	ldr	r3, [pc, #92]	; (4d74 <spi_set_baudrate+0xb4>)
    4d18:	4798      	blx	r3
    4d1a:	1e04      	subs	r4, r0, #0
			baudrate, internal_clock, &baud);

	if (error_code != STATUS_OK) {
    4d1c:	d003      	beq.n	4d26 <spi_set_baudrate+0x66>
		/* Baud rate calculation error, return status code */
		return STATUS_ERR_INVALID_ARG;
    4d1e:	2417      	movs	r4, #23
	while (spi_is_syncing(module)) {
		/* Wait until the synchronization is complete */
	}

	return STATUS_OK;
}
    4d20:	0020      	movs	r0, r4
    4d22:	b002      	add	sp, #8
    4d24:	bd70      	pop	{r4, r5, r6, pc}
	spi_module->BAUD.reg = (uint8_t)baud;
    4d26:	466b      	mov	r3, sp
    4d28:	3306      	adds	r3, #6
    4d2a:	781b      	ldrb	r3, [r3, #0]
    4d2c:	7333      	strb	r3, [r6, #12]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4d2e:	682e      	ldr	r6, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4d30:	69f3      	ldr	r3, [r6, #28]
	while (spi_is_syncing(module)) {
    4d32:	2b00      	cmp	r3, #0
    4d34:	d1fc      	bne.n	4d30 <spi_set_baudrate+0x70>
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4d36:	0030      	movs	r0, r6
    4d38:	4b0a      	ldr	r3, [pc, #40]	; (4d64 <spi_set_baudrate+0xa4>)
    4d3a:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4d3c:	231f      	movs	r3, #31
    4d3e:	4018      	ands	r0, r3
    4d40:	3b1e      	subs	r3, #30
    4d42:	4083      	lsls	r3, r0
    4d44:	4a08      	ldr	r2, [pc, #32]	; (4d68 <spi_set_baudrate+0xa8>)
    4d46:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4d48:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4d4a:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4d4c:	2b00      	cmp	r3, #0
    4d4e:	d1fc      	bne.n	4d4a <spi_set_baudrate+0x8a>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4d50:	6833      	ldr	r3, [r6, #0]
    4d52:	2202      	movs	r2, #2
    4d54:	4313      	orrs	r3, r2
    4d56:	6033      	str	r3, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4d58:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4d5a:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4d5c:	2b00      	cmp	r3, #0
    4d5e:	d1fc      	bne.n	4d5a <spi_set_baudrate+0x9a>
    4d60:	e7de      	b.n	4d20 <spi_set_baudrate+0x60>
    4d62:	46c0      	nop			; (mov r8, r8)
    4d64:	00004be5 	.word	0x00004be5
    4d68:	e000e100 	.word	0xe000e100
    4d6c:	00004b6d 	.word	0x00004b6d
    4d70:	00005f8d 	.word	0x00005f8d
    4d74:	000048eb 	.word	0x000048eb

00004d78 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    4d78:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d7a:	b08b      	sub	sp, #44	; 0x2c
    4d7c:	0005      	movs	r5, r0
    4d7e:	000c      	movs	r4, r1
    4d80:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    4d82:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4d84:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    4d86:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4d88:	079b      	lsls	r3, r3, #30
    4d8a:	d501      	bpl.n	4d90 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    4d8c:	b00b      	add	sp, #44	; 0x2c
    4d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4d90:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    4d92:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4d94:	07db      	lsls	r3, r3, #31
    4d96:	d4f9      	bmi.n	4d8c <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4d98:	0008      	movs	r0, r1
    4d9a:	4b60      	ldr	r3, [pc, #384]	; (4f1c <spi_init+0x1a4>)
    4d9c:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    4d9e:	4a60      	ldr	r2, [pc, #384]	; (4f20 <spi_init+0x1a8>)
    4da0:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4da2:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4da4:	2301      	movs	r3, #1
    4da6:	40bb      	lsls	r3, r7
    4da8:	430b      	orrs	r3, r1
    4daa:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    4dac:	a909      	add	r1, sp, #36	; 0x24
    4dae:	2724      	movs	r7, #36	; 0x24
    4db0:	5df3      	ldrb	r3, [r6, r7]
    4db2:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4db4:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4db6:	b2c3      	uxtb	r3, r0
    4db8:	9301      	str	r3, [sp, #4]
    4dba:	0018      	movs	r0, r3
    4dbc:	4b59      	ldr	r3, [pc, #356]	; (4f24 <spi_init+0x1ac>)
    4dbe:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4dc0:	9801      	ldr	r0, [sp, #4]
    4dc2:	4b59      	ldr	r3, [pc, #356]	; (4f28 <spi_init+0x1b0>)
    4dc4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4dc6:	5df0      	ldrb	r0, [r6, r7]
    4dc8:	2100      	movs	r1, #0
    4dca:	4b58      	ldr	r3, [pc, #352]	; (4f2c <spi_init+0x1b4>)
    4dcc:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    4dce:	7833      	ldrb	r3, [r6, #0]
    4dd0:	2b01      	cmp	r3, #1
    4dd2:	d038      	beq.n	4e46 <spi_init+0xce>
    4dd4:	002b      	movs	r3, r5
    4dd6:	330c      	adds	r3, #12
    4dd8:	0029      	movs	r1, r5
    4dda:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    4ddc:	2200      	movs	r2, #0
    4dde:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    4de0:	428b      	cmp	r3, r1
    4de2:	d1fc      	bne.n	4dde <spi_init+0x66>
	module->tx_buffer_ptr              = NULL;
    4de4:	2300      	movs	r3, #0
    4de6:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    4de8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    4dea:	2400      	movs	r4, #0
    4dec:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    4dee:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    4df0:	3336      	adds	r3, #54	; 0x36
    4df2:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    4df4:	3301      	adds	r3, #1
    4df6:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    4df8:	3301      	adds	r3, #1
    4dfa:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    4dfc:	3b35      	subs	r3, #53	; 0x35
    4dfe:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    4e00:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    4e02:	6828      	ldr	r0, [r5, #0]
    4e04:	4b45      	ldr	r3, [pc, #276]	; (4f1c <spi_init+0x1a4>)
    4e06:	4798      	blx	r3
    4e08:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    4e0a:	4949      	ldr	r1, [pc, #292]	; (4f30 <spi_init+0x1b8>)
    4e0c:	4b49      	ldr	r3, [pc, #292]	; (4f34 <spi_init+0x1bc>)
    4e0e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4e10:	00bf      	lsls	r7, r7, #2
    4e12:	4b49      	ldr	r3, [pc, #292]	; (4f38 <spi_init+0x1c0>)
    4e14:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4e16:	682f      	ldr	r7, [r5, #0]
    4e18:	ab04      	add	r3, sp, #16
    4e1a:	2280      	movs	r2, #128	; 0x80
    4e1c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4e1e:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4e20:	3a7f      	subs	r2, #127	; 0x7f
    4e22:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4e24:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    4e26:	7833      	ldrb	r3, [r6, #0]
    4e28:	2b00      	cmp	r3, #0
    4e2a:	d102      	bne.n	4e32 <spi_init+0xba>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4e2c:	2200      	movs	r2, #0
    4e2e:	ab04      	add	r3, sp, #16
    4e30:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    4e32:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    4e34:	9305      	str	r3, [sp, #20]
    4e36:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    4e38:	9306      	str	r3, [sp, #24]
    4e3a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    4e3c:	9307      	str	r3, [sp, #28]
    4e3e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4e40:	9308      	str	r3, [sp, #32]
    4e42:	2400      	movs	r4, #0
    4e44:	e00b      	b.n	4e5e <spi_init+0xe6>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    4e46:	6823      	ldr	r3, [r4, #0]
    4e48:	220c      	movs	r2, #12
    4e4a:	4313      	orrs	r3, r2
    4e4c:	6023      	str	r3, [r4, #0]
    4e4e:	e7c1      	b.n	4dd4 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4e50:	0038      	movs	r0, r7
    4e52:	4b3a      	ldr	r3, [pc, #232]	; (4f3c <spi_init+0x1c4>)
    4e54:	4798      	blx	r3
    4e56:	e00a      	b.n	4e6e <spi_init+0xf6>
    4e58:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    4e5a:	2c04      	cmp	r4, #4
    4e5c:	d010      	beq.n	4e80 <spi_init+0x108>
    4e5e:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4e60:	00a3      	lsls	r3, r4, #2
    4e62:	aa02      	add	r2, sp, #8
    4e64:	200c      	movs	r0, #12
    4e66:	1812      	adds	r2, r2, r0
    4e68:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    4e6a:	2800      	cmp	r0, #0
    4e6c:	d0f0      	beq.n	4e50 <spi_init+0xd8>
		if (current_pinmux != PINMUX_UNUSED) {
    4e6e:	1c43      	adds	r3, r0, #1
    4e70:	d0f2      	beq.n	4e58 <spi_init+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4e72:	a904      	add	r1, sp, #16
    4e74:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4e76:	0c00      	lsrs	r0, r0, #16
    4e78:	b2c0      	uxtb	r0, r0
    4e7a:	4b31      	ldr	r3, [pc, #196]	; (4f40 <spi_init+0x1c8>)
    4e7c:	4798      	blx	r3
    4e7e:	e7eb      	b.n	4e58 <spi_init+0xe0>
	module->mode             = config->mode;
    4e80:	7833      	ldrb	r3, [r6, #0]
    4e82:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    4e84:	7c33      	ldrb	r3, [r6, #16]
    4e86:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    4e88:	7cb3      	ldrb	r3, [r6, #18]
    4e8a:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    4e8c:	7d33      	ldrb	r3, [r6, #20]
    4e8e:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    4e90:	2200      	movs	r2, #0
    4e92:	ab02      	add	r3, sp, #8
    4e94:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    4e96:	7833      	ldrb	r3, [r6, #0]
    4e98:	2b01      	cmp	r3, #1
    4e9a:	d028      	beq.n	4eee <spi_init+0x176>
	ctrla |= config->transfer_mode;
    4e9c:	6873      	ldr	r3, [r6, #4]
    4e9e:	68b2      	ldr	r2, [r6, #8]
    4ea0:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    4ea2:	68f2      	ldr	r2, [r6, #12]
    4ea4:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    4ea6:	7c31      	ldrb	r1, [r6, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    4ea8:	7c72      	ldrb	r2, [r6, #17]
    4eaa:	2a00      	cmp	r2, #0
    4eac:	d103      	bne.n	4eb6 <spi_init+0x13e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4eae:	4a25      	ldr	r2, [pc, #148]	; (4f44 <spi_init+0x1cc>)
    4eb0:	7892      	ldrb	r2, [r2, #2]
    4eb2:	0792      	lsls	r2, r2, #30
    4eb4:	d501      	bpl.n	4eba <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    4eb6:	2280      	movs	r2, #128	; 0x80
    4eb8:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    4eba:	7cb2      	ldrb	r2, [r6, #18]
    4ebc:	2a00      	cmp	r2, #0
    4ebe:	d002      	beq.n	4ec6 <spi_init+0x14e>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    4ec0:	2280      	movs	r2, #128	; 0x80
    4ec2:	0292      	lsls	r2, r2, #10
    4ec4:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    4ec6:	7cf2      	ldrb	r2, [r6, #19]
    4ec8:	2a00      	cmp	r2, #0
    4eca:	d002      	beq.n	4ed2 <spi_init+0x15a>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    4ecc:	2280      	movs	r2, #128	; 0x80
    4ece:	0092      	lsls	r2, r2, #2
    4ed0:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    4ed2:	7d32      	ldrb	r2, [r6, #20]
    4ed4:	2a00      	cmp	r2, #0
    4ed6:	d002      	beq.n	4ede <spi_init+0x166>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    4ed8:	2280      	movs	r2, #128	; 0x80
    4eda:	0192      	lsls	r2, r2, #6
    4edc:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    4ede:	683a      	ldr	r2, [r7, #0]
    4ee0:	4313      	orrs	r3, r2
    4ee2:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    4ee4:	687b      	ldr	r3, [r7, #4]
    4ee6:	430b      	orrs	r3, r1
    4ee8:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
    4eea:	2000      	movs	r0, #0
    4eec:	e74e      	b.n	4d8c <spi_init+0x14>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4eee:	6828      	ldr	r0, [r5, #0]
    4ef0:	4b0a      	ldr	r3, [pc, #40]	; (4f1c <spi_init+0x1a4>)
    4ef2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4ef4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    4ef6:	b2c0      	uxtb	r0, r0
    4ef8:	4b13      	ldr	r3, [pc, #76]	; (4f48 <spi_init+0x1d0>)
    4efa:	4798      	blx	r3
    4efc:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    4efe:	ab02      	add	r3, sp, #8
    4f00:	1d9a      	adds	r2, r3, #6
    4f02:	69b0      	ldr	r0, [r6, #24]
    4f04:	4b11      	ldr	r3, [pc, #68]	; (4f4c <spi_init+0x1d4>)
    4f06:	4798      	blx	r3
    4f08:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    4f0a:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    4f0c:	2b00      	cmp	r3, #0
    4f0e:	d000      	beq.n	4f12 <spi_init+0x19a>
    4f10:	e73c      	b.n	4d8c <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    4f12:	ab02      	add	r3, sp, #8
    4f14:	3306      	adds	r3, #6
    4f16:	781b      	ldrb	r3, [r3, #0]
    4f18:	733b      	strb	r3, [r7, #12]
    4f1a:	e7bf      	b.n	4e9c <spi_init+0x124>
    4f1c:	00004b6d 	.word	0x00004b6d
    4f20:	40000400 	.word	0x40000400
    4f24:	00005f71 	.word	0x00005f71
    4f28:	00005ee5 	.word	0x00005ee5
    4f2c:	000049a9 	.word	0x000049a9
    4f30:	000051e5 	.word	0x000051e5
    4f34:	00004ba9 	.word	0x00004ba9
    4f38:	20001050 	.word	0x20001050
    4f3c:	000049f5 	.word	0x000049f5
    4f40:	00006069 	.word	0x00006069
    4f44:	41002000 	.word	0x41002000
    4f48:	00005f8d 	.word	0x00005f8d
    4f4c:	000048eb 	.word	0x000048eb

00004f50 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    4f50:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f52:	46d6      	mov	lr, sl
    4f54:	4647      	mov	r7, r8
    4f56:	b580      	push	{r7, lr}
    4f58:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    4f5a:	2438      	movs	r4, #56	; 0x38
    4f5c:	5d05      	ldrb	r5, [r0, r4]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    4f5e:	3c33      	subs	r4, #51	; 0x33
	if (module->status == STATUS_BUSY) {
    4f60:	2d05      	cmp	r5, #5
    4f62:	d002      	beq.n	4f6a <spi_read_buffer_wait+0x1a>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4f64:	3412      	adds	r4, #18
	if (length == 0) {
    4f66:	2a00      	cmp	r2, #0
    4f68:	d105      	bne.n	4f76 <spi_read_buffer_wait+0x26>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    4f6a:	0020      	movs	r0, r4
    4f6c:	b003      	add	sp, #12
    4f6e:	bc0c      	pop	{r2, r3}
    4f70:	4690      	mov	r8, r2
    4f72:	469a      	mov	sl, r3
    4f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    4f76:	79c4      	ldrb	r4, [r0, #7]
    4f78:	2c00      	cmp	r4, #0
    4f7a:	d144      	bne.n	5006 <spi_read_buffer_wait+0xb6>
		return STATUS_ERR_DENIED;
    4f7c:	341c      	adds	r4, #28
    4f7e:	e7f4      	b.n	4f6a <spi_read_buffer_wait+0x1a>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f80:	6805      	ldr	r5, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f82:	7e2c      	ldrb	r4, [r5, #24]
			while (!spi_is_ready_to_write(module)) {
    4f84:	423c      	tst	r4, r7
    4f86:	d0fc      	beq.n	4f82 <spi_read_buffer_wait+0x32>
    4f88:	7e2c      	ldrb	r4, [r5, #24]
	if (!spi_is_ready_to_write(module)) {
    4f8a:	423c      	tst	r4, r7
    4f8c:	d01a      	beq.n	4fc4 <spi_read_buffer_wait+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f8e:	4644      	mov	r4, r8
    4f90:	62ac      	str	r4, [r5, #40]	; 0x28
    4f92:	e017      	b.n	4fc4 <spi_read_buffer_wait+0x74>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f94:	7984      	ldrb	r4, [r0, #6]
    4f96:	2c01      	cmp	r4, #1
    4f98:	d026      	beq.n	4fe8 <spi_read_buffer_wait+0x98>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f9a:	6aad      	ldr	r5, [r5, #40]	; 0x28
    4f9c:	b2ec      	uxtb	r4, r5
    4f9e:	46a4      	mov	ip, r4
		if (retval != STATUS_OK) {
    4fa0:	9c01      	ldr	r4, [sp, #4]
    4fa2:	2c00      	cmp	r4, #0
    4fa4:	d13a      	bne.n	501c <spi_read_buffer_wait+0xcc>
		rx_data[rx_pos++] = received_data;
    4fa6:	1c75      	adds	r5, r6, #1
    4fa8:	b2ad      	uxth	r5, r5
    4faa:	4664      	mov	r4, ip
    4fac:	558c      	strb	r4, [r1, r6]
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4fae:	7984      	ldrb	r4, [r0, #6]
    4fb0:	2c01      	cmp	r4, #1
    4fb2:	d01e      	beq.n	4ff2 <spi_read_buffer_wait+0xa2>
		rx_data[rx_pos++] = received_data;
    4fb4:	002e      	movs	r6, r5
	while (length--) {
    4fb6:	3a01      	subs	r2, #1
    4fb8:	b292      	uxth	r2, r2
    4fba:	4552      	cmp	r2, sl
    4fbc:	d01f      	beq.n	4ffe <spi_read_buffer_wait+0xae>
		if (module->mode == SPI_MODE_MASTER) {
    4fbe:	7944      	ldrb	r4, [r0, #5]
    4fc0:	2c01      	cmp	r4, #1
    4fc2:	d0dd      	beq.n	4f80 <spi_read_buffer_wait+0x30>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4fc4:	6805      	ldr	r5, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4fc6:	7e2c      	ldrb	r4, [r5, #24]
		while (!spi_is_ready_to_read(module)) {
    4fc8:	421c      	tst	r4, r3
    4fca:	d0fc      	beq.n	4fc6 <spi_read_buffer_wait+0x76>
    4fcc:	7e2c      	ldrb	r4, [r5, #24]
	if (!spi_is_ready_to_read(module)) {
    4fce:	421c      	tst	r4, r3
    4fd0:	d017      	beq.n	5002 <spi_read_buffer_wait+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fd2:	8b6c      	ldrh	r4, [r5, #26]
    4fd4:	46a4      	mov	ip, r4
	enum status_code retval = STATUS_OK;
    4fd6:	2400      	movs	r4, #0
    4fd8:	9401      	str	r4, [sp, #4]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fda:	4664      	mov	r4, ip
    4fdc:	421c      	tst	r4, r3
    4fde:	d0d9      	beq.n	4f94 <spi_read_buffer_wait+0x44>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4fe0:	836b      	strh	r3, [r5, #26]
		retval = STATUS_ERR_OVERFLOW;
    4fe2:	241e      	movs	r4, #30
    4fe4:	9401      	str	r4, [sp, #4]
    4fe6:	e7d5      	b.n	4f94 <spi_read_buffer_wait+0x44>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4fe8:	6aac      	ldr	r4, [r5, #40]	; 0x28
    4fea:	05e4      	lsls	r4, r4, #23
    4fec:	0de4      	lsrs	r4, r4, #23
    4fee:	46a4      	mov	ip, r4
    4ff0:	e7d6      	b.n	4fa0 <spi_read_buffer_wait+0x50>
			rx_data[rx_pos++] = (received_data >> 8);
    4ff2:	3602      	adds	r6, #2
    4ff4:	b2b6      	uxth	r6, r6
    4ff6:	4664      	mov	r4, ip
    4ff8:	0a24      	lsrs	r4, r4, #8
    4ffa:	554c      	strb	r4, [r1, r5]
    4ffc:	e7db      	b.n	4fb6 <spi_read_buffer_wait+0x66>
    4ffe:	9c01      	ldr	r4, [sp, #4]
    5000:	e7b3      	b.n	4f6a <spi_read_buffer_wait+0x1a>
		return STATUS_ERR_IO;
    5002:	2410      	movs	r4, #16
    5004:	e7b1      	b.n	4f6a <spi_read_buffer_wait+0x1a>
	while (length--) {
    5006:	3a01      	subs	r2, #1
    5008:	b292      	uxth	r2, r2
    500a:	2600      	movs	r6, #0
			while (!spi_is_ready_to_write(module)) {
    500c:	2701      	movs	r7, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    500e:	05db      	lsls	r3, r3, #23
    5010:	0ddb      	lsrs	r3, r3, #23
    5012:	4698      	mov	r8, r3
		while (!spi_is_ready_to_read(module)) {
    5014:	2304      	movs	r3, #4
	while (length--) {
    5016:	4c02      	ldr	r4, [pc, #8]	; (5020 <spi_read_buffer_wait+0xd0>)
    5018:	46a2      	mov	sl, r4
    501a:	e7d0      	b.n	4fbe <spi_read_buffer_wait+0x6e>
    501c:	9c01      	ldr	r4, [sp, #4]
    501e:	e7a4      	b.n	4f6a <spi_read_buffer_wait+0x1a>
    5020:	0000ffff 	.word	0x0000ffff

00005024 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    5024:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    5026:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    5028:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    502a:	2c01      	cmp	r4, #1
    502c:	d001      	beq.n	5032 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    502e:	0018      	movs	r0, r3
    5030:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    5032:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    5034:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    5036:	2c00      	cmp	r4, #0
    5038:	d1f9      	bne.n	502e <spi_select_slave+0xa>
		if (select) {
    503a:	2a00      	cmp	r2, #0
    503c:	d058      	beq.n	50f0 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    503e:	784b      	ldrb	r3, [r1, #1]
    5040:	2b00      	cmp	r3, #0
    5042:	d044      	beq.n	50ce <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5044:	6803      	ldr	r3, [r0, #0]
    5046:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    5048:	07db      	lsls	r3, r3, #31
    504a:	d410      	bmi.n	506e <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    504c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    504e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    5050:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    5052:	2900      	cmp	r1, #0
    5054:	d104      	bne.n	5060 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    5056:	0953      	lsrs	r3, r2, #5
    5058:	01db      	lsls	r3, r3, #7
    505a:	492e      	ldr	r1, [pc, #184]	; (5114 <spi_select_slave+0xf0>)
    505c:	468c      	mov	ip, r1
    505e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5060:	211f      	movs	r1, #31
    5062:	4011      	ands	r1, r2
    5064:	2201      	movs	r2, #1
    5066:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    5068:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    506a:	2305      	movs	r3, #5
    506c:	e7df      	b.n	502e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    506e:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    5070:	09d4      	lsrs	r4, r2, #7
		return NULL;
    5072:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    5074:	2c00      	cmp	r4, #0
    5076:	d104      	bne.n	5082 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    5078:	0953      	lsrs	r3, r2, #5
    507a:	01db      	lsls	r3, r3, #7
    507c:	4c25      	ldr	r4, [pc, #148]	; (5114 <spi_select_slave+0xf0>)
    507e:	46a4      	mov	ip, r4
    5080:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5082:	241f      	movs	r4, #31
    5084:	4014      	ands	r4, r2
    5086:	2201      	movs	r2, #1
    5088:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    508a:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    508c:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    508e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5090:	07d2      	lsls	r2, r2, #31
    5092:	d501      	bpl.n	5098 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5094:	788a      	ldrb	r2, [r1, #2]
    5096:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    5098:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    509a:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    509c:	2a00      	cmp	r2, #0
    509e:	d1c6      	bne.n	502e <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    50a0:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    50a2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    50a4:	7e13      	ldrb	r3, [r2, #24]
    50a6:	420b      	tst	r3, r1
    50a8:	d0fc      	beq.n	50a4 <spi_select_slave+0x80>
    50aa:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    50ac:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    50ae:	0749      	lsls	r1, r1, #29
    50b0:	d5bd      	bpl.n	502e <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50b2:	8b53      	ldrh	r3, [r2, #26]
    50b4:	075b      	lsls	r3, r3, #29
    50b6:	d501      	bpl.n	50bc <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50b8:	2304      	movs	r3, #4
    50ba:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50bc:	7983      	ldrb	r3, [r0, #6]
    50be:	2b01      	cmp	r3, #1
    50c0:	d002      	beq.n	50c8 <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50c2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    50c4:	2300      	movs	r3, #0
    50c6:	e7b2      	b.n	502e <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    50c8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    50ca:	2300      	movs	r3, #0
    50cc:	e7af      	b.n	502e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    50ce:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    50d0:	09d1      	lsrs	r1, r2, #7
		return NULL;
    50d2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    50d4:	2900      	cmp	r1, #0
    50d6:	d104      	bne.n	50e2 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    50d8:	0953      	lsrs	r3, r2, #5
    50da:	01db      	lsls	r3, r3, #7
    50dc:	490d      	ldr	r1, [pc, #52]	; (5114 <spi_select_slave+0xf0>)
    50de:	468c      	mov	ip, r1
    50e0:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    50e2:	211f      	movs	r1, #31
    50e4:	4011      	ands	r1, r2
    50e6:	2201      	movs	r2, #1
    50e8:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    50ea:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    50ec:	2300      	movs	r3, #0
    50ee:	e79e      	b.n	502e <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    50f0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    50f2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    50f4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    50f6:	2900      	cmp	r1, #0
    50f8:	d104      	bne.n	5104 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    50fa:	0953      	lsrs	r3, r2, #5
    50fc:	01db      	lsls	r3, r3, #7
    50fe:	4905      	ldr	r1, [pc, #20]	; (5114 <spi_select_slave+0xf0>)
    5100:	468c      	mov	ip, r1
    5102:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5104:	211f      	movs	r1, #31
    5106:	4011      	ands	r1, r2
    5108:	2201      	movs	r2, #1
    510a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    510c:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    510e:	2300      	movs	r3, #0
    5110:	e78d      	b.n	502e <spi_select_slave+0xa>
    5112:	46c0      	nop			; (mov r8, r8)
    5114:	41004400 	.word	0x41004400

00005118 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    5118:	b5f0      	push	{r4, r5, r6, r7, lr}
    511a:	46de      	mov	lr, fp
    511c:	4657      	mov	r7, sl
    511e:	464e      	mov	r6, r9
    5120:	4645      	mov	r5, r8
    5122:	b5e0      	push	{r5, r6, r7, lr}
    5124:	b083      	sub	sp, #12
    5126:	468a      	mov	sl, r1
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    5128:	2338      	movs	r3, #56	; 0x38
    512a:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    512c:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
    512e:	2c05      	cmp	r4, #5
    5130:	d002      	beq.n	5138 <spi_write_buffer_wait+0x20>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    5132:	3312      	adds	r3, #18
	if (length == 0) {
    5134:	2a00      	cmp	r2, #0
    5136:	d14b      	bne.n	51d0 <spi_write_buffer_wait+0xb8>
			}
		}
	}
#  endif
	return STATUS_OK;
}
    5138:	0018      	movs	r0, r3
    513a:	b003      	add	sp, #12
    513c:	bc3c      	pop	{r2, r3, r4, r5}
    513e:	4690      	mov	r8, r2
    5140:	4699      	mov	r9, r3
    5142:	46a2      	mov	sl, r4
    5144:	46ab      	mov	fp, r5
    5146:	bdf0      	pop	{r4, r5, r6, r7, pc}
			data_to_send |= (tx_data[tx_pos++] << 8);
    5148:	3702      	adds	r7, #2
    514a:	b2bf      	uxth	r7, r7
    514c:	4641      	mov	r1, r8
    514e:	4653      	mov	r3, sl
    5150:	5c59      	ldrb	r1, [r3, r1]
    5152:	0209      	lsls	r1, r1, #8
    5154:	465b      	mov	r3, fp
    5156:	430b      	orrs	r3, r1
    5158:	e018      	b.n	518c <spi_write_buffer_wait+0x74>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    515a:	7983      	ldrb	r3, [r0, #6]
    515c:	2b01      	cmp	r3, #1
    515e:	d02a      	beq.n	51b6 <spi_write_buffer_wait+0x9e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5160:	6a93      	ldr	r3, [r2, #40]	; 0x28
	while (length--) {
    5162:	3e01      	subs	r6, #1
    5164:	b2b6      	uxth	r6, r6
    5166:	4566      	cmp	r6, ip
    5168:	d027      	beq.n	51ba <spi_write_buffer_wait+0xa2>
	SercomSpi *const spi_module = &(module->hw->SPI);
    516a:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    516c:	7e13      	ldrb	r3, [r2, #24]
		while (!spi_is_ready_to_write(module)) {
    516e:	4223      	tst	r3, r4
    5170:	d0fc      	beq.n	516c <spi_write_buffer_wait+0x54>
		uint16_t data_to_send = tx_data[tx_pos++];
    5172:	1c7b      	adds	r3, r7, #1
    5174:	b29b      	uxth	r3, r3
    5176:	4698      	mov	r8, r3
    5178:	4653      	mov	r3, sl
    517a:	5ddb      	ldrb	r3, [r3, r7]
    517c:	469b      	mov	fp, r3
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    517e:	7981      	ldrb	r1, [r0, #6]
    5180:	2901      	cmp	r1, #1
    5182:	d0e1      	beq.n	5148 <spi_write_buffer_wait+0x30>
		uint16_t data_to_send = tx_data[tx_pos++];
    5184:	4669      	mov	r1, sp
    5186:	80cb      	strh	r3, [r1, #6]
    5188:	88cb      	ldrh	r3, [r1, #6]
    518a:	4647      	mov	r7, r8
    518c:	7e11      	ldrb	r1, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
    518e:	4221      	tst	r1, r4
    5190:	d002      	beq.n	5198 <spi_write_buffer_wait+0x80>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5192:	05db      	lsls	r3, r3, #23
    5194:	0ddb      	lsrs	r3, r3, #23
    5196:	6293      	str	r3, [r2, #40]	; 0x28
		if (module->receiver_enabled) {
    5198:	79c3      	ldrb	r3, [r0, #7]
    519a:	2b00      	cmp	r3, #0
    519c:	d0e1      	beq.n	5162 <spi_write_buffer_wait+0x4a>
	SercomSpi *const spi_module = &(module->hw->SPI);
    519e:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    51a0:	7e13      	ldrb	r3, [r2, #24]
			while (!spi_is_ready_to_read(module)) {
    51a2:	422b      	tst	r3, r5
    51a4:	d0fc      	beq.n	51a0 <spi_write_buffer_wait+0x88>
    51a6:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_read(module)) {
    51a8:	422b      	tst	r3, r5
    51aa:	d0da      	beq.n	5162 <spi_write_buffer_wait+0x4a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    51ac:	8b53      	ldrh	r3, [r2, #26]
    51ae:	422b      	tst	r3, r5
    51b0:	d0d3      	beq.n	515a <spi_write_buffer_wait+0x42>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    51b2:	8355      	strh	r5, [r2, #26]
    51b4:	e7d1      	b.n	515a <spi_write_buffer_wait+0x42>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    51b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    51b8:	e7d3      	b.n	5162 <spi_write_buffer_wait+0x4a>
	if (module->mode == SPI_MODE_MASTER) {
    51ba:	7942      	ldrb	r2, [r0, #5]
	return STATUS_OK;
    51bc:	2300      	movs	r3, #0
	if (module->mode == SPI_MODE_MASTER) {
    51be:	2a01      	cmp	r2, #1
    51c0:	d1ba      	bne.n	5138 <spi_write_buffer_wait+0x20>
	SercomSpi *const spi_module = &(module->hw->SPI);
    51c2:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
    51c4:	3201      	adds	r2, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    51c6:	7e0b      	ldrb	r3, [r1, #24]
    51c8:	4213      	tst	r3, r2
    51ca:	d0fc      	beq.n	51c6 <spi_write_buffer_wait+0xae>
	return STATUS_OK;
    51cc:	2300      	movs	r3, #0
    51ce:	e7b3      	b.n	5138 <spi_write_buffer_wait+0x20>
	while (length--) {
    51d0:	3a01      	subs	r2, #1
    51d2:	b296      	uxth	r6, r2
    51d4:	2700      	movs	r7, #0
		while (!spi_is_ready_to_write(module)) {
    51d6:	2401      	movs	r4, #1
			while (!spi_is_ready_to_read(module)) {
    51d8:	2504      	movs	r5, #4
	while (length--) {
    51da:	4b01      	ldr	r3, [pc, #4]	; (51e0 <spi_write_buffer_wait+0xc8>)
    51dc:	469c      	mov	ip, r3
    51de:	e7c4      	b.n	516a <spi_write_buffer_wait+0x52>
    51e0:	0000ffff 	.word	0x0000ffff

000051e4 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    51e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    51e6:	0080      	lsls	r0, r0, #2
    51e8:	4b70      	ldr	r3, [pc, #448]	; (53ac <_spi_interrupt_handler+0x1c8>)
    51ea:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    51ec:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    51ee:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    51f0:	5ce7      	ldrb	r7, [r4, r3]
    51f2:	2236      	movs	r2, #54	; 0x36
    51f4:	5ca2      	ldrb	r2, [r4, r2]
    51f6:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    51f8:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    51fa:	7db5      	ldrb	r5, [r6, #22]
    51fc:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    51fe:	07eb      	lsls	r3, r5, #31
    5200:	d502      	bpl.n	5208 <_spi_interrupt_handler+0x24>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    5202:	7963      	ldrb	r3, [r4, #5]
    5204:	2b01      	cmp	r3, #1
    5206:	d01e      	beq.n	5246 <_spi_interrupt_handler+0x62>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    5208:	076b      	lsls	r3, r5, #29
    520a:	d511      	bpl.n	5230 <_spi_interrupt_handler+0x4c>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    520c:	8b73      	ldrh	r3, [r6, #26]
    520e:	075b      	lsls	r3, r3, #29
    5210:	d55a      	bpl.n	52c8 <_spi_interrupt_handler+0xe4>
			if (module->dir != SPI_DIRECTION_WRITE) {
    5212:	7a63      	ldrb	r3, [r4, #9]
    5214:	2b01      	cmp	r3, #1
    5216:	d008      	beq.n	522a <_spi_interrupt_handler+0x46>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    5218:	221e      	movs	r2, #30
    521a:	2338      	movs	r3, #56	; 0x38
    521c:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    521e:	3b35      	subs	r3, #53	; 0x35
    5220:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    5222:	3302      	adds	r3, #2
    5224:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    5226:	073b      	lsls	r3, r7, #28
    5228:	d44a      	bmi.n	52c0 <_spi_interrupt_handler+0xdc>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    522a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    522c:	2304      	movs	r3, #4
    522e:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    5230:	07ab      	lsls	r3, r5, #30
    5232:	d503      	bpl.n	523c <_spi_interrupt_handler+0x58>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    5234:	7963      	ldrb	r3, [r4, #5]
    5236:	2b01      	cmp	r3, #1
    5238:	d100      	bne.n	523c <_spi_interrupt_handler+0x58>
    523a:	e097      	b.n	536c <_spi_interrupt_handler+0x188>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    523c:	b26d      	sxtb	r5, r5
    523e:	2d00      	cmp	r5, #0
    5240:	da00      	bge.n	5244 <_spi_interrupt_handler+0x60>
    5242:	e0a9      	b.n	5398 <_spi_interrupt_handler+0x1b4>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    5244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
    5246:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    5248:	2b00      	cmp	r3, #0
    524a:	d022      	beq.n	5292 <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
    524c:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    524e:	2b00      	cmp	r3, #0
    5250:	d0da      	beq.n	5208 <_spi_interrupt_handler+0x24>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    5252:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    5254:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5256:	7813      	ldrb	r3, [r2, #0]
    5258:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    525a:	1c50      	adds	r0, r2, #1
    525c:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    525e:	79a0      	ldrb	r0, [r4, #6]
    5260:	2801      	cmp	r0, #1
    5262:	d027      	beq.n	52b4 <_spi_interrupt_handler+0xd0>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    5264:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    5266:	05db      	lsls	r3, r3, #23
    5268:	0ddb      	lsrs	r3, r3, #23
    526a:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    526c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    526e:	3b01      	subs	r3, #1
    5270:	b29b      	uxth	r3, r3
    5272:	86a3      	strh	r3, [r4, #52]	; 0x34
			if (module->remaining_tx_buffer_length == 0) {
    5274:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    5276:	b29b      	uxth	r3, r3
    5278:	2b00      	cmp	r3, #0
    527a:	d1c5      	bne.n	5208 <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    527c:	3301      	adds	r3, #1
    527e:	7533      	strb	r3, [r6, #20]
				if (module->dir == SPI_DIRECTION_WRITE &&
    5280:	7a63      	ldrb	r3, [r4, #9]
    5282:	2b01      	cmp	r3, #1
    5284:	d1c0      	bne.n	5208 <_spi_interrupt_handler+0x24>
    5286:	79e3      	ldrb	r3, [r4, #7]
    5288:	2b00      	cmp	r3, #0
    528a:	d1bd      	bne.n	5208 <_spi_interrupt_handler+0x24>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    528c:	3302      	adds	r3, #2
    528e:	75b3      	strb	r3, [r6, #22]
    5290:	e7ba      	b.n	5208 <_spi_interrupt_handler+0x24>
	spi_hw->DATA.reg = dummy_write;
    5292:	4b47      	ldr	r3, [pc, #284]	; (53b0 <_spi_interrupt_handler+0x1cc>)
    5294:	881b      	ldrh	r3, [r3, #0]
    5296:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    5298:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    529a:	3b01      	subs	r3, #1
    529c:	b29b      	uxth	r3, r3
    529e:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    52a0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    52a2:	b29b      	uxth	r3, r3
    52a4:	2b00      	cmp	r3, #0
    52a6:	d101      	bne.n	52ac <_spi_interrupt_handler+0xc8>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    52a8:	3301      	adds	r3, #1
    52aa:	7533      	strb	r3, [r6, #20]
		if (0
    52ac:	7963      	ldrb	r3, [r4, #5]
    52ae:	2b01      	cmp	r3, #1
    52b0:	d0cc      	beq.n	524c <_spi_interrupt_handler+0x68>
    52b2:	e7a9      	b.n	5208 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    52b4:	7850      	ldrb	r0, [r2, #1]
    52b6:	0200      	lsls	r0, r0, #8
    52b8:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    52ba:	3202      	adds	r2, #2
    52bc:	62e2      	str	r2, [r4, #44]	; 0x2c
    52be:	e7d2      	b.n	5266 <_spi_interrupt_handler+0x82>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    52c0:	0020      	movs	r0, r4
    52c2:	69a3      	ldr	r3, [r4, #24]
    52c4:	4798      	blx	r3
    52c6:	e7b0      	b.n	522a <_spi_interrupt_handler+0x46>
			if (module->dir == SPI_DIRECTION_WRITE) {
    52c8:	7a63      	ldrb	r3, [r4, #9]
    52ca:	2b01      	cmp	r3, #1
    52cc:	d028      	beq.n	5320 <_spi_interrupt_handler+0x13c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    52ce:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    52d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    52d2:	05db      	lsls	r3, r3, #23
    52d4:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    52d6:	b2da      	uxtb	r2, r3
    52d8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    52da:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    52dc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    52de:	1c51      	adds	r1, r2, #1
    52e0:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    52e2:	79a1      	ldrb	r1, [r4, #6]
    52e4:	2901      	cmp	r1, #1
    52e6:	d034      	beq.n	5352 <_spi_interrupt_handler+0x16e>
	module->remaining_rx_buffer_length--;
    52e8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    52ea:	3b01      	subs	r3, #1
    52ec:	b29b      	uxth	r3, r3
    52ee:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    52f0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    52f2:	b29b      	uxth	r3, r3
    52f4:	2b00      	cmp	r3, #0
    52f6:	d000      	beq.n	52fa <_spi_interrupt_handler+0x116>
    52f8:	e79a      	b.n	5230 <_spi_interrupt_handler+0x4c>
					module->status = STATUS_OK;
    52fa:	2200      	movs	r2, #0
    52fc:	3338      	adds	r3, #56	; 0x38
    52fe:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    5300:	3b34      	subs	r3, #52	; 0x34
    5302:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    5304:	7a63      	ldrb	r3, [r4, #9]
    5306:	2b02      	cmp	r3, #2
    5308:	d029      	beq.n	535e <_spi_interrupt_handler+0x17a>
					} else if (module->dir == SPI_DIRECTION_READ) {
    530a:	7a63      	ldrb	r3, [r4, #9]
    530c:	2b00      	cmp	r3, #0
    530e:	d000      	beq.n	5312 <_spi_interrupt_handler+0x12e>
    5310:	e78e      	b.n	5230 <_spi_interrupt_handler+0x4c>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    5312:	07bb      	lsls	r3, r7, #30
    5314:	d400      	bmi.n	5318 <_spi_interrupt_handler+0x134>
    5316:	e78b      	b.n	5230 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    5318:	0020      	movs	r0, r4
    531a:	6923      	ldr	r3, [r4, #16]
    531c:	4798      	blx	r3
    531e:	e787      	b.n	5230 <_spi_interrupt_handler+0x4c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    5320:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    5322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    5324:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    5326:	3b01      	subs	r3, #1
    5328:	b29b      	uxth	r3, r3
    532a:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    532c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    532e:	b29b      	uxth	r3, r3
    5330:	2b00      	cmp	r3, #0
    5332:	d000      	beq.n	5336 <_spi_interrupt_handler+0x152>
    5334:	e77c      	b.n	5230 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    5336:	3304      	adds	r3, #4
    5338:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    533a:	2200      	movs	r2, #0
    533c:	3334      	adds	r3, #52	; 0x34
    533e:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    5340:	3b35      	subs	r3, #53	; 0x35
    5342:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    5344:	07fb      	lsls	r3, r7, #31
    5346:	d400      	bmi.n	534a <_spi_interrupt_handler+0x166>
    5348:	e772      	b.n	5230 <_spi_interrupt_handler+0x4c>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    534a:	0020      	movs	r0, r4
    534c:	68e3      	ldr	r3, [r4, #12]
    534e:	4798      	blx	r3
    5350:	e76e      	b.n	5230 <_spi_interrupt_handler+0x4c>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    5352:	0a1b      	lsrs	r3, r3, #8
    5354:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    5356:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    5358:	3301      	adds	r3, #1
    535a:	62a3      	str	r3, [r4, #40]	; 0x28
    535c:	e7c4      	b.n	52e8 <_spi_interrupt_handler+0x104>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    535e:	077b      	lsls	r3, r7, #29
    5360:	d400      	bmi.n	5364 <_spi_interrupt_handler+0x180>
    5362:	e765      	b.n	5230 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    5364:	0020      	movs	r0, r4
    5366:	6963      	ldr	r3, [r4, #20]
    5368:	4798      	blx	r3
    536a:	e761      	b.n	5230 <_spi_interrupt_handler+0x4c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    536c:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    536e:	2b01      	cmp	r3, #1
    5370:	d000      	beq.n	5374 <_spi_interrupt_handler+0x190>
    5372:	e763      	b.n	523c <_spi_interrupt_handler+0x58>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    5374:	79e3      	ldrb	r3, [r4, #7]
    5376:	2b00      	cmp	r3, #0
    5378:	d000      	beq.n	537c <_spi_interrupt_handler+0x198>
    537a:	e75f      	b.n	523c <_spi_interrupt_handler+0x58>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    537c:	3302      	adds	r3, #2
    537e:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    5380:	3301      	adds	r3, #1
    5382:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    5384:	2200      	movs	r2, #0
    5386:	3335      	adds	r3, #53	; 0x35
    5388:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    538a:	07fb      	lsls	r3, r7, #31
    538c:	d400      	bmi.n	5390 <_spi_interrupt_handler+0x1ac>
    538e:	e755      	b.n	523c <_spi_interrupt_handler+0x58>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    5390:	0020      	movs	r0, r4
    5392:	68e3      	ldr	r3, [r4, #12]
    5394:	4798      	blx	r3
    5396:	e751      	b.n	523c <_spi_interrupt_handler+0x58>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    5398:	2380      	movs	r3, #128	; 0x80
    539a:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    539c:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    539e:	067b      	lsls	r3, r7, #25
    53a0:	d400      	bmi.n	53a4 <_spi_interrupt_handler+0x1c0>
    53a2:	e74f      	b.n	5244 <_spi_interrupt_handler+0x60>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    53a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    53a6:	0020      	movs	r0, r4
    53a8:	4798      	blx	r3
}
    53aa:	e74b      	b.n	5244 <_spi_interrupt_handler+0x60>
    53ac:	20001050 	.word	0x20001050
    53b0:	20001068 	.word	0x20001068

000053b4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    53b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    53b6:	46de      	mov	lr, fp
    53b8:	4657      	mov	r7, sl
    53ba:	464e      	mov	r6, r9
    53bc:	4645      	mov	r5, r8
    53be:	b5e0      	push	{r5, r6, r7, lr}
    53c0:	b091      	sub	sp, #68	; 0x44
    53c2:	0005      	movs	r5, r0
    53c4:	000c      	movs	r4, r1
    53c6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    53c8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    53ca:	0008      	movs	r0, r1
    53cc:	4bbc      	ldr	r3, [pc, #752]	; (56c0 <usart_init+0x30c>)
    53ce:	4798      	blx	r3
    53d0:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    53d2:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    53d4:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    53d6:	07db      	lsls	r3, r3, #31
    53d8:	d506      	bpl.n	53e8 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    53da:	b011      	add	sp, #68	; 0x44
    53dc:	bc3c      	pop	{r2, r3, r4, r5}
    53de:	4690      	mov	r8, r2
    53e0:	4699      	mov	r9, r3
    53e2:	46a2      	mov	sl, r4
    53e4:	46ab      	mov	fp, r5
    53e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    53e8:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    53ea:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    53ec:	079b      	lsls	r3, r3, #30
    53ee:	d4f4      	bmi.n	53da <usart_init+0x26>
    53f0:	49b4      	ldr	r1, [pc, #720]	; (56c4 <usart_init+0x310>)
    53f2:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    53f4:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    53f6:	2301      	movs	r3, #1
    53f8:	40bb      	lsls	r3, r7
    53fa:	4303      	orrs	r3, r0
    53fc:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    53fe:	a90f      	add	r1, sp, #60	; 0x3c
    5400:	272d      	movs	r7, #45	; 0x2d
    5402:	5df3      	ldrb	r3, [r6, r7]
    5404:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5406:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    5408:	b2d3      	uxtb	r3, r2
    540a:	9302      	str	r3, [sp, #8]
    540c:	0018      	movs	r0, r3
    540e:	4bae      	ldr	r3, [pc, #696]	; (56c8 <usart_init+0x314>)
    5410:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    5412:	9802      	ldr	r0, [sp, #8]
    5414:	4bad      	ldr	r3, [pc, #692]	; (56cc <usart_init+0x318>)
    5416:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    5418:	5df0      	ldrb	r0, [r6, r7]
    541a:	2100      	movs	r1, #0
    541c:	4bac      	ldr	r3, [pc, #688]	; (56d0 <usart_init+0x31c>)
    541e:	4798      	blx	r3
	module->character_size = config->character_size;
    5420:	7af3      	ldrb	r3, [r6, #11]
    5422:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    5424:	2324      	movs	r3, #36	; 0x24
    5426:	5cf3      	ldrb	r3, [r6, r3]
    5428:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    542a:	2325      	movs	r3, #37	; 0x25
    542c:	5cf3      	ldrb	r3, [r6, r3]
    542e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    5430:	7ef3      	ldrb	r3, [r6, #27]
    5432:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    5434:	7f33      	ldrb	r3, [r6, #28]
    5436:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    5438:	682b      	ldr	r3, [r5, #0]
    543a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    543c:	0018      	movs	r0, r3
    543e:	4ba0      	ldr	r3, [pc, #640]	; (56c0 <usart_init+0x30c>)
    5440:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5442:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    5444:	2200      	movs	r2, #0
    5446:	230e      	movs	r3, #14
    5448:	a906      	add	r1, sp, #24
    544a:	468c      	mov	ip, r1
    544c:	4463      	add	r3, ip
    544e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    5450:	8a32      	ldrh	r2, [r6, #16]
    5452:	9202      	str	r2, [sp, #8]
    5454:	2380      	movs	r3, #128	; 0x80
    5456:	01db      	lsls	r3, r3, #7
    5458:	429a      	cmp	r2, r3
    545a:	d100      	bne.n	545e <usart_init+0xaa>
    545c:	e09e      	b.n	559c <usart_init+0x1e8>
    545e:	d90f      	bls.n	5480 <usart_init+0xcc>
    5460:	23c0      	movs	r3, #192	; 0xc0
    5462:	01db      	lsls	r3, r3, #7
    5464:	9a02      	ldr	r2, [sp, #8]
    5466:	429a      	cmp	r2, r3
    5468:	d100      	bne.n	546c <usart_init+0xb8>
    546a:	e092      	b.n	5592 <usart_init+0x1de>
    546c:	2380      	movs	r3, #128	; 0x80
    546e:	021b      	lsls	r3, r3, #8
    5470:	429a      	cmp	r2, r3
    5472:	d000      	beq.n	5476 <usart_init+0xc2>
    5474:	e11f      	b.n	56b6 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    5476:	2303      	movs	r3, #3
    5478:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    547a:	2300      	movs	r3, #0
    547c:	9307      	str	r3, [sp, #28]
    547e:	e008      	b.n	5492 <usart_init+0xde>
	switch (config->sample_rate) {
    5480:	2380      	movs	r3, #128	; 0x80
    5482:	019b      	lsls	r3, r3, #6
    5484:	429a      	cmp	r2, r3
    5486:	d000      	beq.n	548a <usart_init+0xd6>
    5488:	e115      	b.n	56b6 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    548a:	2310      	movs	r3, #16
    548c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    548e:	3b0f      	subs	r3, #15
    5490:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    5492:	6833      	ldr	r3, [r6, #0]
    5494:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    5496:	68f3      	ldr	r3, [r6, #12]
    5498:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    549a:	6973      	ldr	r3, [r6, #20]
    549c:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    549e:	7e33      	ldrb	r3, [r6, #24]
    54a0:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    54a2:	2326      	movs	r3, #38	; 0x26
    54a4:	5cf3      	ldrb	r3, [r6, r3]
    54a6:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    54a8:	6873      	ldr	r3, [r6, #4]
    54aa:	4699      	mov	r9, r3
	switch (transfer_mode)
    54ac:	2b00      	cmp	r3, #0
    54ae:	d100      	bne.n	54b2 <usart_init+0xfe>
    54b0:	e0a0      	b.n	55f4 <usart_init+0x240>
    54b2:	2380      	movs	r3, #128	; 0x80
    54b4:	055b      	lsls	r3, r3, #21
    54b6:	4599      	cmp	r9, r3
    54b8:	d100      	bne.n	54bc <usart_init+0x108>
    54ba:	e084      	b.n	55c6 <usart_init+0x212>
	if(config->encoding_format_enable) {
    54bc:	7e73      	ldrb	r3, [r6, #25]
    54be:	2b00      	cmp	r3, #0
    54c0:	d002      	beq.n	54c8 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    54c2:	7eb3      	ldrb	r3, [r6, #26]
    54c4:	4642      	mov	r2, r8
    54c6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    54c8:	682a      	ldr	r2, [r5, #0]
    54ca:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    54cc:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    54ce:	2b00      	cmp	r3, #0
    54d0:	d1fc      	bne.n	54cc <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    54d2:	330e      	adds	r3, #14
    54d4:	aa06      	add	r2, sp, #24
    54d6:	4694      	mov	ip, r2
    54d8:	4463      	add	r3, ip
    54da:	881b      	ldrh	r3, [r3, #0]
    54dc:	4642      	mov	r2, r8
    54de:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    54e0:	9b05      	ldr	r3, [sp, #20]
    54e2:	9a03      	ldr	r2, [sp, #12]
    54e4:	4313      	orrs	r3, r2
    54e6:	9a04      	ldr	r2, [sp, #16]
    54e8:	4313      	orrs	r3, r2
    54ea:	464a      	mov	r2, r9
    54ec:	4313      	orrs	r3, r2
    54ee:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    54f0:	465b      	mov	r3, fp
    54f2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    54f4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    54f6:	4653      	mov	r3, sl
    54f8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    54fa:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    54fc:	2327      	movs	r3, #39	; 0x27
    54fe:	5cf3      	ldrb	r3, [r6, r3]
    5500:	2b00      	cmp	r3, #0
    5502:	d101      	bne.n	5508 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    5504:	3304      	adds	r3, #4
    5506:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    5508:	7e73      	ldrb	r3, [r6, #25]
    550a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    550c:	7f32      	ldrb	r2, [r6, #28]
    550e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    5510:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    5512:	7f72      	ldrb	r2, [r6, #29]
    5514:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    5516:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    5518:	2224      	movs	r2, #36	; 0x24
    551a:	5cb2      	ldrb	r2, [r6, r2]
    551c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    551e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    5520:	2225      	movs	r2, #37	; 0x25
    5522:	5cb2      	ldrb	r2, [r6, r2]
    5524:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    5526:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    5528:	7ab1      	ldrb	r1, [r6, #10]
    552a:	7af2      	ldrb	r2, [r6, #11]
    552c:	4311      	orrs	r1, r2
    552e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    5530:	8933      	ldrh	r3, [r6, #8]
    5532:	2bff      	cmp	r3, #255	; 0xff
    5534:	d100      	bne.n	5538 <usart_init+0x184>
    5536:	e081      	b.n	563c <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    5538:	2280      	movs	r2, #128	; 0x80
    553a:	0452      	lsls	r2, r2, #17
    553c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    553e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    5540:	232c      	movs	r3, #44	; 0x2c
    5542:	5cf3      	ldrb	r3, [r6, r3]
    5544:	2b00      	cmp	r3, #0
    5546:	d103      	bne.n	5550 <usart_init+0x19c>
    5548:	4b62      	ldr	r3, [pc, #392]	; (56d4 <usart_init+0x320>)
    554a:	789b      	ldrb	r3, [r3, #2]
    554c:	079b      	lsls	r3, r3, #30
    554e:	d501      	bpl.n	5554 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    5550:	2380      	movs	r3, #128	; 0x80
    5552:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    5554:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    5556:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    5558:	2b00      	cmp	r3, #0
    555a:	d1fc      	bne.n	5556 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    555c:	4643      	mov	r3, r8
    555e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    5560:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    5562:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    5564:	2b00      	cmp	r3, #0
    5566:	d1fc      	bne.n	5562 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    5568:	4643      	mov	r3, r8
    556a:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    556c:	ab0e      	add	r3, sp, #56	; 0x38
    556e:	2280      	movs	r2, #128	; 0x80
    5570:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5572:	2200      	movs	r2, #0
    5574:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    5576:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    5578:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    557a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    557c:	930a      	str	r3, [sp, #40]	; 0x28
    557e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    5580:	930b      	str	r3, [sp, #44]	; 0x2c
    5582:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    5584:	930c      	str	r3, [sp, #48]	; 0x30
    5586:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    5588:	9302      	str	r3, [sp, #8]
    558a:	930d      	str	r3, [sp, #52]	; 0x34
    558c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    558e:	ae0a      	add	r6, sp, #40	; 0x28
    5590:	e063      	b.n	565a <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5592:	2308      	movs	r3, #8
    5594:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5596:	3b07      	subs	r3, #7
    5598:	9307      	str	r3, [sp, #28]
    559a:	e77a      	b.n	5492 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    559c:	6833      	ldr	r3, [r6, #0]
    559e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    55a0:	68f3      	ldr	r3, [r6, #12]
    55a2:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    55a4:	6973      	ldr	r3, [r6, #20]
    55a6:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    55a8:	7e33      	ldrb	r3, [r6, #24]
    55aa:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    55ac:	2326      	movs	r3, #38	; 0x26
    55ae:	5cf3      	ldrb	r3, [r6, r3]
    55b0:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    55b2:	6873      	ldr	r3, [r6, #4]
    55b4:	4699      	mov	r9, r3
	switch (transfer_mode)
    55b6:	2b00      	cmp	r3, #0
    55b8:	d018      	beq.n	55ec <usart_init+0x238>
    55ba:	2380      	movs	r3, #128	; 0x80
    55bc:	055b      	lsls	r3, r3, #21
    55be:	4599      	cmp	r9, r3
    55c0:	d001      	beq.n	55c6 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    55c2:	2000      	movs	r0, #0
    55c4:	e025      	b.n	5612 <usart_init+0x25e>
			if (!config->use_external_clock) {
    55c6:	2327      	movs	r3, #39	; 0x27
    55c8:	5cf3      	ldrb	r3, [r6, r3]
    55ca:	2b00      	cmp	r3, #0
    55cc:	d000      	beq.n	55d0 <usart_init+0x21c>
    55ce:	e775      	b.n	54bc <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    55d0:	6a33      	ldr	r3, [r6, #32]
    55d2:	001f      	movs	r7, r3
    55d4:	b2c0      	uxtb	r0, r0
    55d6:	4b40      	ldr	r3, [pc, #256]	; (56d8 <usart_init+0x324>)
    55d8:	4798      	blx	r3
    55da:	0001      	movs	r1, r0
    55dc:	220e      	movs	r2, #14
    55de:	ab06      	add	r3, sp, #24
    55e0:	469c      	mov	ip, r3
    55e2:	4462      	add	r2, ip
    55e4:	0038      	movs	r0, r7
    55e6:	4b3d      	ldr	r3, [pc, #244]	; (56dc <usart_init+0x328>)
    55e8:	4798      	blx	r3
    55ea:	e012      	b.n	5612 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    55ec:	2308      	movs	r3, #8
    55ee:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    55f0:	2300      	movs	r3, #0
    55f2:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    55f4:	2327      	movs	r3, #39	; 0x27
    55f6:	5cf3      	ldrb	r3, [r6, r3]
    55f8:	2b00      	cmp	r3, #0
    55fa:	d00e      	beq.n	561a <usart_init+0x266>
				status_code =
    55fc:	9b06      	ldr	r3, [sp, #24]
    55fe:	9300      	str	r3, [sp, #0]
    5600:	9b07      	ldr	r3, [sp, #28]
    5602:	220e      	movs	r2, #14
    5604:	a906      	add	r1, sp, #24
    5606:	468c      	mov	ip, r1
    5608:	4462      	add	r2, ip
    560a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    560c:	6a30      	ldr	r0, [r6, #32]
    560e:	4f34      	ldr	r7, [pc, #208]	; (56e0 <usart_init+0x32c>)
    5610:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    5612:	2800      	cmp	r0, #0
    5614:	d000      	beq.n	5618 <usart_init+0x264>
    5616:	e6e0      	b.n	53da <usart_init+0x26>
    5618:	e750      	b.n	54bc <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    561a:	6a33      	ldr	r3, [r6, #32]
    561c:	001f      	movs	r7, r3
    561e:	b2c0      	uxtb	r0, r0
    5620:	4b2d      	ldr	r3, [pc, #180]	; (56d8 <usart_init+0x324>)
    5622:	4798      	blx	r3
    5624:	0001      	movs	r1, r0
				status_code =
    5626:	9b06      	ldr	r3, [sp, #24]
    5628:	9300      	str	r3, [sp, #0]
    562a:	9b07      	ldr	r3, [sp, #28]
    562c:	220e      	movs	r2, #14
    562e:	a806      	add	r0, sp, #24
    5630:	4684      	mov	ip, r0
    5632:	4462      	add	r2, ip
    5634:	0038      	movs	r0, r7
    5636:	4f2a      	ldr	r7, [pc, #168]	; (56e0 <usart_init+0x32c>)
    5638:	47b8      	blx	r7
    563a:	e7ea      	b.n	5612 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    563c:	7ef3      	ldrb	r3, [r6, #27]
    563e:	2b00      	cmp	r3, #0
    5640:	d100      	bne.n	5644 <usart_init+0x290>
    5642:	e77d      	b.n	5540 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    5644:	2380      	movs	r3, #128	; 0x80
    5646:	04db      	lsls	r3, r3, #19
    5648:	431f      	orrs	r7, r3
    564a:	e779      	b.n	5540 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    564c:	0020      	movs	r0, r4
    564e:	4b25      	ldr	r3, [pc, #148]	; (56e4 <usart_init+0x330>)
    5650:	4798      	blx	r3
    5652:	e007      	b.n	5664 <usart_init+0x2b0>
    5654:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    5656:	2f04      	cmp	r7, #4
    5658:	d00d      	beq.n	5676 <usart_init+0x2c2>
    565a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    565c:	00bb      	lsls	r3, r7, #2
    565e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    5660:	2800      	cmp	r0, #0
    5662:	d0f3      	beq.n	564c <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    5664:	1c43      	adds	r3, r0, #1
    5666:	d0f5      	beq.n	5654 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    5668:	a90e      	add	r1, sp, #56	; 0x38
    566a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    566c:	0c00      	lsrs	r0, r0, #16
    566e:	b2c0      	uxtb	r0, r0
    5670:	4b1d      	ldr	r3, [pc, #116]	; (56e8 <usart_init+0x334>)
    5672:	4798      	blx	r3
    5674:	e7ee      	b.n	5654 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    5676:	2300      	movs	r3, #0
    5678:	60eb      	str	r3, [r5, #12]
    567a:	612b      	str	r3, [r5, #16]
    567c:	616b      	str	r3, [r5, #20]
    567e:	61ab      	str	r3, [r5, #24]
    5680:	61eb      	str	r3, [r5, #28]
    5682:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    5684:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    5686:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    5688:	2200      	movs	r2, #0
    568a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    568c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    568e:	3330      	adds	r3, #48	; 0x30
    5690:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    5692:	3301      	adds	r3, #1
    5694:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    5696:	3301      	adds	r3, #1
    5698:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    569a:	3301      	adds	r3, #1
    569c:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    569e:	6828      	ldr	r0, [r5, #0]
    56a0:	4b07      	ldr	r3, [pc, #28]	; (56c0 <usart_init+0x30c>)
    56a2:	4798      	blx	r3
    56a4:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    56a6:	4911      	ldr	r1, [pc, #68]	; (56ec <usart_init+0x338>)
    56a8:	4b11      	ldr	r3, [pc, #68]	; (56f0 <usart_init+0x33c>)
    56aa:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    56ac:	00a4      	lsls	r4, r4, #2
    56ae:	4b11      	ldr	r3, [pc, #68]	; (56f4 <usart_init+0x340>)
    56b0:	50e5      	str	r5, [r4, r3]
	return status_code;
    56b2:	2000      	movs	r0, #0
    56b4:	e691      	b.n	53da <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    56b6:	2310      	movs	r3, #16
    56b8:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    56ba:	2300      	movs	r3, #0
    56bc:	9307      	str	r3, [sp, #28]
    56be:	e6e8      	b.n	5492 <usart_init+0xde>
    56c0:	00004b6d 	.word	0x00004b6d
    56c4:	40000400 	.word	0x40000400
    56c8:	00005f71 	.word	0x00005f71
    56cc:	00005ee5 	.word	0x00005ee5
    56d0:	000049a9 	.word	0x000049a9
    56d4:	41002000 	.word	0x41002000
    56d8:	00005f8d 	.word	0x00005f8d
    56dc:	000048eb 	.word	0x000048eb
    56e0:	00004915 	.word	0x00004915
    56e4:	000049f5 	.word	0x000049f5
    56e8:	00006069 	.word	0x00006069
    56ec:	00005795 	.word	0x00005795
    56f0:	00004ba9 	.word	0x00004ba9
    56f4:	20001050 	.word	0x20001050

000056f8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    56f8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    56fa:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    56fc:	2a00      	cmp	r2, #0
    56fe:	d101      	bne.n	5704 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    5700:	0018      	movs	r0, r3
    5702:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    5704:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    5706:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    5708:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    570a:	2a00      	cmp	r2, #0
    570c:	d1f8      	bne.n	5700 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    570e:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    5710:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    5712:	2a00      	cmp	r2, #0
    5714:	d1fc      	bne.n	5710 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    5716:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    5718:	2102      	movs	r1, #2
    571a:	7e1a      	ldrb	r2, [r3, #24]
    571c:	420a      	tst	r2, r1
    571e:	d0fc      	beq.n	571a <usart_write_wait+0x22>
	return STATUS_OK;
    5720:	2300      	movs	r3, #0
    5722:	e7ed      	b.n	5700 <usart_write_wait+0x8>

00005724 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    5724:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    5726:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    5728:	2a00      	cmp	r2, #0
    572a:	d101      	bne.n	5730 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    572c:	0018      	movs	r0, r3
    572e:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    5730:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    5732:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    5734:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    5736:	2a00      	cmp	r2, #0
    5738:	d1f8      	bne.n	572c <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    573a:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    573c:	7e10      	ldrb	r0, [r2, #24]
    573e:	0740      	lsls	r0, r0, #29
    5740:	d5f4      	bpl.n	572c <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    5742:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    5744:	2b00      	cmp	r3, #0
    5746:	d1fc      	bne.n	5742 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    5748:	8b53      	ldrh	r3, [r2, #26]
    574a:	b2db      	uxtb	r3, r3
	if (error_code) {
    574c:	0698      	lsls	r0, r3, #26
    574e:	d01d      	beq.n	578c <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    5750:	0798      	lsls	r0, r3, #30
    5752:	d503      	bpl.n	575c <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    5754:	2302      	movs	r3, #2
    5756:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    5758:	3318      	adds	r3, #24
    575a:	e7e7      	b.n	572c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    575c:	0758      	lsls	r0, r3, #29
    575e:	d503      	bpl.n	5768 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    5760:	2304      	movs	r3, #4
    5762:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    5764:	331a      	adds	r3, #26
    5766:	e7e1      	b.n	572c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    5768:	07d8      	lsls	r0, r3, #31
    576a:	d503      	bpl.n	5774 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    576c:	2301      	movs	r3, #1
    576e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    5770:	3312      	adds	r3, #18
    5772:	e7db      	b.n	572c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    5774:	06d8      	lsls	r0, r3, #27
    5776:	d503      	bpl.n	5780 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    5778:	2310      	movs	r3, #16
    577a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    577c:	3332      	adds	r3, #50	; 0x32
    577e:	e7d5      	b.n	572c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    5780:	069b      	lsls	r3, r3, #26
    5782:	d503      	bpl.n	578c <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    5784:	2320      	movs	r3, #32
    5786:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    5788:	3321      	adds	r3, #33	; 0x21
    578a:	e7cf      	b.n	572c <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    578c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    578e:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    5790:	2300      	movs	r3, #0
    5792:	e7cb      	b.n	572c <usart_read_wait+0x8>

00005794 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    5794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    5796:	0080      	lsls	r0, r0, #2
    5798:	4b62      	ldr	r3, [pc, #392]	; (5924 <_usart_interrupt_handler+0x190>)
    579a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    579c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    579e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    57a0:	2b00      	cmp	r3, #0
    57a2:	d1fc      	bne.n	579e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    57a4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    57a6:	7da6      	ldrb	r6, [r4, #22]
    57a8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    57aa:	2330      	movs	r3, #48	; 0x30
    57ac:	5ceb      	ldrb	r3, [r5, r3]
    57ae:	2231      	movs	r2, #49	; 0x31
    57b0:	5caf      	ldrb	r7, [r5, r2]
    57b2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    57b4:	07f3      	lsls	r3, r6, #31
    57b6:	d522      	bpl.n	57fe <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    57b8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    57ba:	b29b      	uxth	r3, r3
    57bc:	2b00      	cmp	r3, #0
    57be:	d01c      	beq.n	57fa <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    57c0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    57c2:	7813      	ldrb	r3, [r2, #0]
    57c4:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    57c6:	1c51      	adds	r1, r2, #1
    57c8:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    57ca:	7969      	ldrb	r1, [r5, #5]
    57cc:	2901      	cmp	r1, #1
    57ce:	d00e      	beq.n	57ee <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    57d0:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    57d2:	05db      	lsls	r3, r3, #23
    57d4:	0ddb      	lsrs	r3, r3, #23
    57d6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    57d8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    57da:	3b01      	subs	r3, #1
    57dc:	b29b      	uxth	r3, r3
    57de:	85eb      	strh	r3, [r5, #46]	; 0x2e
    57e0:	2b00      	cmp	r3, #0
    57e2:	d10c      	bne.n	57fe <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    57e4:	3301      	adds	r3, #1
    57e6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    57e8:	3301      	adds	r3, #1
    57ea:	75a3      	strb	r3, [r4, #22]
    57ec:	e007      	b.n	57fe <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    57ee:	7851      	ldrb	r1, [r2, #1]
    57f0:	0209      	lsls	r1, r1, #8
    57f2:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    57f4:	3202      	adds	r2, #2
    57f6:	62aa      	str	r2, [r5, #40]	; 0x28
    57f8:	e7eb      	b.n	57d2 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    57fa:	2301      	movs	r3, #1
    57fc:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    57fe:	07b3      	lsls	r3, r6, #30
    5800:	d506      	bpl.n	5810 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    5802:	2302      	movs	r3, #2
    5804:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    5806:	2200      	movs	r2, #0
    5808:	3331      	adds	r3, #49	; 0x31
    580a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    580c:	07fb      	lsls	r3, r7, #31
    580e:	d41a      	bmi.n	5846 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    5810:	0773      	lsls	r3, r6, #29
    5812:	d565      	bpl.n	58e0 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    5814:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    5816:	b29b      	uxth	r3, r3
    5818:	2b00      	cmp	r3, #0
    581a:	d05f      	beq.n	58dc <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    581c:	8b63      	ldrh	r3, [r4, #26]
    581e:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    5820:	071a      	lsls	r2, r3, #28
    5822:	d414      	bmi.n	584e <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    5824:	223f      	movs	r2, #63	; 0x3f
    5826:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    5828:	2b00      	cmp	r3, #0
    582a:	d034      	beq.n	5896 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    582c:	079a      	lsls	r2, r3, #30
    582e:	d511      	bpl.n	5854 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    5830:	221a      	movs	r2, #26
    5832:	2332      	movs	r3, #50	; 0x32
    5834:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    5836:	3b30      	subs	r3, #48	; 0x30
    5838:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    583a:	077b      	lsls	r3, r7, #29
    583c:	d550      	bpl.n	58e0 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    583e:	0028      	movs	r0, r5
    5840:	696b      	ldr	r3, [r5, #20]
    5842:	4798      	blx	r3
    5844:	e04c      	b.n	58e0 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    5846:	0028      	movs	r0, r5
    5848:	68eb      	ldr	r3, [r5, #12]
    584a:	4798      	blx	r3
    584c:	e7e0      	b.n	5810 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    584e:	2237      	movs	r2, #55	; 0x37
    5850:	4013      	ands	r3, r2
    5852:	e7e9      	b.n	5828 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    5854:	075a      	lsls	r2, r3, #29
    5856:	d505      	bpl.n	5864 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    5858:	221e      	movs	r2, #30
    585a:	2332      	movs	r3, #50	; 0x32
    585c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    585e:	3b2e      	subs	r3, #46	; 0x2e
    5860:	8363      	strh	r3, [r4, #26]
    5862:	e7ea      	b.n	583a <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    5864:	07da      	lsls	r2, r3, #31
    5866:	d505      	bpl.n	5874 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    5868:	2213      	movs	r2, #19
    586a:	2332      	movs	r3, #50	; 0x32
    586c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    586e:	3b31      	subs	r3, #49	; 0x31
    5870:	8363      	strh	r3, [r4, #26]
    5872:	e7e2      	b.n	583a <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    5874:	06da      	lsls	r2, r3, #27
    5876:	d505      	bpl.n	5884 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    5878:	2242      	movs	r2, #66	; 0x42
    587a:	2332      	movs	r3, #50	; 0x32
    587c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    587e:	3b22      	subs	r3, #34	; 0x22
    5880:	8363      	strh	r3, [r4, #26]
    5882:	e7da      	b.n	583a <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    5884:	2220      	movs	r2, #32
    5886:	421a      	tst	r2, r3
    5888:	d0d7      	beq.n	583a <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    588a:	3221      	adds	r2, #33	; 0x21
    588c:	2332      	movs	r3, #50	; 0x32
    588e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    5890:	3b12      	subs	r3, #18
    5892:	8363      	strh	r3, [r4, #26]
    5894:	e7d1      	b.n	583a <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    5896:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    5898:	05db      	lsls	r3, r3, #23
    589a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    589c:	b2da      	uxtb	r2, r3
    589e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    58a0:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    58a2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    58a4:	1c51      	adds	r1, r2, #1
    58a6:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    58a8:	7969      	ldrb	r1, [r5, #5]
    58aa:	2901      	cmp	r1, #1
    58ac:	d010      	beq.n	58d0 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    58ae:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    58b0:	3b01      	subs	r3, #1
    58b2:	b29b      	uxth	r3, r3
    58b4:	85ab      	strh	r3, [r5, #44]	; 0x2c
    58b6:	2b00      	cmp	r3, #0
    58b8:	d112      	bne.n	58e0 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    58ba:	3304      	adds	r3, #4
    58bc:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    58be:	2200      	movs	r2, #0
    58c0:	332e      	adds	r3, #46	; 0x2e
    58c2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    58c4:	07bb      	lsls	r3, r7, #30
    58c6:	d50b      	bpl.n	58e0 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    58c8:	0028      	movs	r0, r5
    58ca:	692b      	ldr	r3, [r5, #16]
    58cc:	4798      	blx	r3
    58ce:	e007      	b.n	58e0 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    58d0:	0a1b      	lsrs	r3, r3, #8
    58d2:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    58d4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    58d6:	3301      	adds	r3, #1
    58d8:	626b      	str	r3, [r5, #36]	; 0x24
    58da:	e7e8      	b.n	58ae <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    58dc:	2304      	movs	r3, #4
    58de:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    58e0:	06f3      	lsls	r3, r6, #27
    58e2:	d504      	bpl.n	58ee <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    58e4:	2310      	movs	r3, #16
    58e6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    58e8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    58ea:	06fb      	lsls	r3, r7, #27
    58ec:	d40e      	bmi.n	590c <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    58ee:	06b3      	lsls	r3, r6, #26
    58f0:	d504      	bpl.n	58fc <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    58f2:	2320      	movs	r3, #32
    58f4:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    58f6:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    58f8:	073b      	lsls	r3, r7, #28
    58fa:	d40b      	bmi.n	5914 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    58fc:	0733      	lsls	r3, r6, #28
    58fe:	d504      	bpl.n	590a <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    5900:	2308      	movs	r3, #8
    5902:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    5904:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    5906:	06bb      	lsls	r3, r7, #26
    5908:	d408      	bmi.n	591c <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    590a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    590c:	0028      	movs	r0, r5
    590e:	69eb      	ldr	r3, [r5, #28]
    5910:	4798      	blx	r3
    5912:	e7ec      	b.n	58ee <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    5914:	0028      	movs	r0, r5
    5916:	69ab      	ldr	r3, [r5, #24]
    5918:	4798      	blx	r3
    591a:	e7ef      	b.n	58fc <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    591c:	6a2b      	ldr	r3, [r5, #32]
    591e:	0028      	movs	r0, r5
    5920:	4798      	blx	r3
}
    5922:	e7f2      	b.n	590a <_usart_interrupt_handler+0x176>
    5924:	20001050 	.word	0x20001050

00005928 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    5928:	b510      	push	{r4, lr}
	switch (clock_source) {
    592a:	2808      	cmp	r0, #8
    592c:	d803      	bhi.n	5936 <system_clock_source_get_hz+0xe>
    592e:	0080      	lsls	r0, r0, #2
    5930:	4b1c      	ldr	r3, [pc, #112]	; (59a4 <system_clock_source_get_hz+0x7c>)
    5932:	581b      	ldr	r3, [r3, r0]
    5934:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    5936:	2000      	movs	r0, #0
    5938:	e032      	b.n	59a0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    593a:	4b1b      	ldr	r3, [pc, #108]	; (59a8 <system_clock_source_get_hz+0x80>)
    593c:	6918      	ldr	r0, [r3, #16]
    593e:	e02f      	b.n	59a0 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    5940:	4b1a      	ldr	r3, [pc, #104]	; (59ac <system_clock_source_get_hz+0x84>)
    5942:	6a1b      	ldr	r3, [r3, #32]
    5944:	059b      	lsls	r3, r3, #22
    5946:	0f9b      	lsrs	r3, r3, #30
    5948:	4819      	ldr	r0, [pc, #100]	; (59b0 <system_clock_source_get_hz+0x88>)
    594a:	40d8      	lsrs	r0, r3
    594c:	e028      	b.n	59a0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    594e:	4b16      	ldr	r3, [pc, #88]	; (59a8 <system_clock_source_get_hz+0x80>)
    5950:	6958      	ldr	r0, [r3, #20]
    5952:	e025      	b.n	59a0 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    5954:	4b14      	ldr	r3, [pc, #80]	; (59a8 <system_clock_source_get_hz+0x80>)
    5956:	681b      	ldr	r3, [r3, #0]
			return 0;
    5958:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    595a:	079b      	lsls	r3, r3, #30
    595c:	d520      	bpl.n	59a0 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    595e:	4913      	ldr	r1, [pc, #76]	; (59ac <system_clock_source_get_hz+0x84>)
    5960:	2210      	movs	r2, #16
    5962:	68cb      	ldr	r3, [r1, #12]
    5964:	421a      	tst	r2, r3
    5966:	d0fc      	beq.n	5962 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    5968:	4b0f      	ldr	r3, [pc, #60]	; (59a8 <system_clock_source_get_hz+0x80>)
    596a:	681a      	ldr	r2, [r3, #0]
    596c:	2324      	movs	r3, #36	; 0x24
    596e:	4013      	ands	r3, r2
    5970:	2b04      	cmp	r3, #4
    5972:	d001      	beq.n	5978 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    5974:	480f      	ldr	r0, [pc, #60]	; (59b4 <system_clock_source_get_hz+0x8c>)
    5976:	e013      	b.n	59a0 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    5978:	2000      	movs	r0, #0
    597a:	4b0f      	ldr	r3, [pc, #60]	; (59b8 <system_clock_source_get_hz+0x90>)
    597c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    597e:	4b0a      	ldr	r3, [pc, #40]	; (59a8 <system_clock_source_get_hz+0x80>)
    5980:	689b      	ldr	r3, [r3, #8]
    5982:	041b      	lsls	r3, r3, #16
    5984:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    5986:	4358      	muls	r0, r3
    5988:	e00a      	b.n	59a0 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    598a:	2350      	movs	r3, #80	; 0x50
    598c:	4a07      	ldr	r2, [pc, #28]	; (59ac <system_clock_source_get_hz+0x84>)
    598e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    5990:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    5992:	075b      	lsls	r3, r3, #29
    5994:	d504      	bpl.n	59a0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    5996:	4b04      	ldr	r3, [pc, #16]	; (59a8 <system_clock_source_get_hz+0x80>)
    5998:	68d8      	ldr	r0, [r3, #12]
    599a:	e001      	b.n	59a0 <system_clock_source_get_hz+0x78>
		return 32768UL;
    599c:	2080      	movs	r0, #128	; 0x80
    599e:	0200      	lsls	r0, r0, #8
	}
}
    59a0:	bd10      	pop	{r4, pc}
    59a2:	46c0      	nop			; (mov r8, r8)
    59a4:	0000ddf0 	.word	0x0000ddf0
    59a8:	200003e0 	.word	0x200003e0
    59ac:	40000800 	.word	0x40000800
    59b0:	007a1200 	.word	0x007a1200
    59b4:	02dc6c00 	.word	0x02dc6c00
    59b8:	00005f8d 	.word	0x00005f8d

000059bc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    59bc:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    59be:	490c      	ldr	r1, [pc, #48]	; (59f0 <system_clock_source_osc8m_set_config+0x34>)
    59c0:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    59c2:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    59c4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    59c6:	7840      	ldrb	r0, [r0, #1]
    59c8:	2201      	movs	r2, #1
    59ca:	4010      	ands	r0, r2
    59cc:	0180      	lsls	r0, r0, #6
    59ce:	2640      	movs	r6, #64	; 0x40
    59d0:	43b3      	bics	r3, r6
    59d2:	4303      	orrs	r3, r0
    59d4:	402a      	ands	r2, r5
    59d6:	01d2      	lsls	r2, r2, #7
    59d8:	2080      	movs	r0, #128	; 0x80
    59da:	4383      	bics	r3, r0
    59dc:	4313      	orrs	r3, r2
    59de:	2203      	movs	r2, #3
    59e0:	4022      	ands	r2, r4
    59e2:	0212      	lsls	r2, r2, #8
    59e4:	4803      	ldr	r0, [pc, #12]	; (59f4 <system_clock_source_osc8m_set_config+0x38>)
    59e6:	4003      	ands	r3, r0
    59e8:	4313      	orrs	r3, r2
    59ea:	620b      	str	r3, [r1, #32]
}
    59ec:	bd70      	pop	{r4, r5, r6, pc}
    59ee:	46c0      	nop			; (mov r8, r8)
    59f0:	40000800 	.word	0x40000800
    59f4:	fffffcff 	.word	0xfffffcff

000059f8 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    59f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    59fa:	46de      	mov	lr, fp
    59fc:	4657      	mov	r7, sl
    59fe:	464e      	mov	r6, r9
    5a00:	4645      	mov	r5, r8
    5a02:	b5e0      	push	{r5, r6, r7, lr}
    5a04:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    5a06:	4b26      	ldr	r3, [pc, #152]	; (5aa0 <system_clock_source_xosc32k_set_config+0xa8>)
    5a08:	469b      	mov	fp, r3
    5a0a:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    5a0c:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    5a0e:	7800      	ldrb	r0, [r0, #0]
    5a10:	4242      	negs	r2, r0
    5a12:	4142      	adcs	r2, r0
    5a14:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    5a16:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    5a18:	78ca      	ldrb	r2, [r1, #3]
    5a1a:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    5a1c:	790a      	ldrb	r2, [r1, #4]
    5a1e:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    5a20:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    5a22:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    5a24:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    5a26:	688a      	ldr	r2, [r1, #8]
    5a28:	491e      	ldr	r1, [pc, #120]	; (5aa4 <system_clock_source_xosc32k_set_config+0xac>)
    5a2a:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    5a2c:	2101      	movs	r1, #1
    5a2e:	464a      	mov	r2, r9
    5a30:	0092      	lsls	r2, r2, #2
    5a32:	4691      	mov	r9, r2
    5a34:	2204      	movs	r2, #4
    5a36:	4393      	bics	r3, r2
    5a38:	464a      	mov	r2, r9
    5a3a:	4313      	orrs	r3, r2
    5a3c:	4642      	mov	r2, r8
    5a3e:	400a      	ands	r2, r1
    5a40:	00d2      	lsls	r2, r2, #3
    5a42:	4690      	mov	r8, r2
    5a44:	2208      	movs	r2, #8
    5a46:	4393      	bics	r3, r2
    5a48:	4642      	mov	r2, r8
    5a4a:	4313      	orrs	r3, r2
    5a4c:	4662      	mov	r2, ip
    5a4e:	400a      	ands	r2, r1
    5a50:	0112      	lsls	r2, r2, #4
    5a52:	4694      	mov	ip, r2
    5a54:	2210      	movs	r2, #16
    5a56:	4393      	bics	r3, r2
    5a58:	4662      	mov	r2, ip
    5a5a:	4313      	orrs	r3, r2
    5a5c:	4008      	ands	r0, r1
    5a5e:	0140      	lsls	r0, r0, #5
    5a60:	2220      	movs	r2, #32
    5a62:	4393      	bics	r3, r2
    5a64:	4303      	orrs	r3, r0
    5a66:	400f      	ands	r7, r1
    5a68:	01bf      	lsls	r7, r7, #6
    5a6a:	2040      	movs	r0, #64	; 0x40
    5a6c:	4383      	bics	r3, r0
    5a6e:	433b      	orrs	r3, r7
    5a70:	400e      	ands	r6, r1
    5a72:	01f6      	lsls	r6, r6, #7
    5a74:	3040      	adds	r0, #64	; 0x40
    5a76:	4383      	bics	r3, r0
    5a78:	4333      	orrs	r3, r6
    5a7a:	3879      	subs	r0, #121	; 0x79
    5a7c:	4005      	ands	r5, r0
    5a7e:	022d      	lsls	r5, r5, #8
    5a80:	4809      	ldr	r0, [pc, #36]	; (5aa8 <system_clock_source_xosc32k_set_config+0xb0>)
    5a82:	4003      	ands	r3, r0
    5a84:	432b      	orrs	r3, r5
    5a86:	4021      	ands	r1, r4
    5a88:	0309      	lsls	r1, r1, #12
    5a8a:	4808      	ldr	r0, [pc, #32]	; (5aac <system_clock_source_xosc32k_set_config+0xb4>)
    5a8c:	4003      	ands	r3, r0
    5a8e:	430b      	orrs	r3, r1
    5a90:	465a      	mov	r2, fp
    5a92:	8293      	strh	r3, [r2, #20]
}
    5a94:	bc3c      	pop	{r2, r3, r4, r5}
    5a96:	4690      	mov	r8, r2
    5a98:	4699      	mov	r9, r3
    5a9a:	46a2      	mov	sl, r4
    5a9c:	46ab      	mov	fp, r5
    5a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5aa0:	40000800 	.word	0x40000800
    5aa4:	200003e0 	.word	0x200003e0
    5aa8:	fffff8ff 	.word	0xfffff8ff
    5aac:	ffffefff 	.word	0xffffefff

00005ab0 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    5ab0:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    5ab2:	7a03      	ldrb	r3, [r0, #8]
    5ab4:	069b      	lsls	r3, r3, #26
    5ab6:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    5ab8:	8942      	ldrh	r2, [r0, #10]
    5aba:	0592      	lsls	r2, r2, #22
    5abc:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    5abe:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    5ac0:	4918      	ldr	r1, [pc, #96]	; (5b24 <system_clock_source_dfll_set_config+0x74>)
    5ac2:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    5ac4:	7983      	ldrb	r3, [r0, #6]
    5ac6:	79c2      	ldrb	r2, [r0, #7]
    5ac8:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    5aca:	8842      	ldrh	r2, [r0, #2]
    5acc:	8884      	ldrh	r4, [r0, #4]
    5ace:	4322      	orrs	r2, r4
    5ad0:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    5ad2:	7842      	ldrb	r2, [r0, #1]
    5ad4:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    5ad6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    5ad8:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    5ada:	7803      	ldrb	r3, [r0, #0]
    5adc:	2b04      	cmp	r3, #4
    5ade:	d011      	beq.n	5b04 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    5ae0:	2b20      	cmp	r3, #32
    5ae2:	d10e      	bne.n	5b02 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    5ae4:	7b03      	ldrb	r3, [r0, #12]
    5ae6:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    5ae8:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    5aea:	4313      	orrs	r3, r2
    5aec:	89c2      	ldrh	r2, [r0, #14]
    5aee:	0412      	lsls	r2, r2, #16
    5af0:	490d      	ldr	r1, [pc, #52]	; (5b28 <system_clock_source_dfll_set_config+0x78>)
    5af2:	400a      	ands	r2, r1
    5af4:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    5af6:	4a0b      	ldr	r2, [pc, #44]	; (5b24 <system_clock_source_dfll_set_config+0x74>)
    5af8:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    5afa:	6811      	ldr	r1, [r2, #0]
    5afc:	4b0b      	ldr	r3, [pc, #44]	; (5b2c <system_clock_source_dfll_set_config+0x7c>)
    5afe:	430b      	orrs	r3, r1
    5b00:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    5b02:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    5b04:	7b03      	ldrb	r3, [r0, #12]
    5b06:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    5b08:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    5b0a:	4313      	orrs	r3, r2
    5b0c:	89c2      	ldrh	r2, [r0, #14]
    5b0e:	0412      	lsls	r2, r2, #16
    5b10:	4905      	ldr	r1, [pc, #20]	; (5b28 <system_clock_source_dfll_set_config+0x78>)
    5b12:	400a      	ands	r2, r1
    5b14:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    5b16:	4a03      	ldr	r2, [pc, #12]	; (5b24 <system_clock_source_dfll_set_config+0x74>)
    5b18:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    5b1a:	6813      	ldr	r3, [r2, #0]
    5b1c:	2104      	movs	r1, #4
    5b1e:	430b      	orrs	r3, r1
    5b20:	6013      	str	r3, [r2, #0]
    5b22:	e7ee      	b.n	5b02 <system_clock_source_dfll_set_config+0x52>
    5b24:	200003e0 	.word	0x200003e0
    5b28:	03ff0000 	.word	0x03ff0000
    5b2c:	00000424 	.word	0x00000424

00005b30 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    5b30:	2808      	cmp	r0, #8
    5b32:	d803      	bhi.n	5b3c <system_clock_source_enable+0xc>
    5b34:	0080      	lsls	r0, r0, #2
    5b36:	4b25      	ldr	r3, [pc, #148]	; (5bcc <system_clock_source_enable+0x9c>)
    5b38:	581b      	ldr	r3, [r3, r0]
    5b3a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5b3c:	2017      	movs	r0, #23
    5b3e:	e044      	b.n	5bca <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    5b40:	4a23      	ldr	r2, [pc, #140]	; (5bd0 <system_clock_source_enable+0xa0>)
    5b42:	6a13      	ldr	r3, [r2, #32]
    5b44:	2102      	movs	r1, #2
    5b46:	430b      	orrs	r3, r1
    5b48:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    5b4a:	2000      	movs	r0, #0
    5b4c:	e03d      	b.n	5bca <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    5b4e:	4a20      	ldr	r2, [pc, #128]	; (5bd0 <system_clock_source_enable+0xa0>)
    5b50:	6993      	ldr	r3, [r2, #24]
    5b52:	2102      	movs	r1, #2
    5b54:	430b      	orrs	r3, r1
    5b56:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    5b58:	2000      	movs	r0, #0
		break;
    5b5a:	e036      	b.n	5bca <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    5b5c:	4a1c      	ldr	r2, [pc, #112]	; (5bd0 <system_clock_source_enable+0xa0>)
    5b5e:	8a13      	ldrh	r3, [r2, #16]
    5b60:	2102      	movs	r1, #2
    5b62:	430b      	orrs	r3, r1
    5b64:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    5b66:	2000      	movs	r0, #0
		break;
    5b68:	e02f      	b.n	5bca <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    5b6a:	4a19      	ldr	r2, [pc, #100]	; (5bd0 <system_clock_source_enable+0xa0>)
    5b6c:	8a93      	ldrh	r3, [r2, #20]
    5b6e:	2102      	movs	r1, #2
    5b70:	430b      	orrs	r3, r1
    5b72:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    5b74:	2000      	movs	r0, #0
		break;
    5b76:	e028      	b.n	5bca <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    5b78:	4916      	ldr	r1, [pc, #88]	; (5bd4 <system_clock_source_enable+0xa4>)
    5b7a:	680b      	ldr	r3, [r1, #0]
    5b7c:	2202      	movs	r2, #2
    5b7e:	4313      	orrs	r3, r2
    5b80:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    5b82:	4b13      	ldr	r3, [pc, #76]	; (5bd0 <system_clock_source_enable+0xa0>)
    5b84:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5b86:	0019      	movs	r1, r3
    5b88:	320e      	adds	r2, #14
    5b8a:	68cb      	ldr	r3, [r1, #12]
    5b8c:	421a      	tst	r2, r3
    5b8e:	d0fc      	beq.n	5b8a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    5b90:	4a10      	ldr	r2, [pc, #64]	; (5bd4 <system_clock_source_enable+0xa4>)
    5b92:	6891      	ldr	r1, [r2, #8]
    5b94:	4b0e      	ldr	r3, [pc, #56]	; (5bd0 <system_clock_source_enable+0xa0>)
    5b96:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    5b98:	6852      	ldr	r2, [r2, #4]
    5b9a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    5b9c:	2200      	movs	r2, #0
    5b9e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5ba0:	0019      	movs	r1, r3
    5ba2:	3210      	adds	r2, #16
    5ba4:	68cb      	ldr	r3, [r1, #12]
    5ba6:	421a      	tst	r2, r3
    5ba8:	d0fc      	beq.n	5ba4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    5baa:	4b0a      	ldr	r3, [pc, #40]	; (5bd4 <system_clock_source_enable+0xa4>)
    5bac:	681b      	ldr	r3, [r3, #0]
    5bae:	b29b      	uxth	r3, r3
    5bb0:	4a07      	ldr	r2, [pc, #28]	; (5bd0 <system_clock_source_enable+0xa0>)
    5bb2:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    5bb4:	2000      	movs	r0, #0
    5bb6:	e008      	b.n	5bca <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    5bb8:	4905      	ldr	r1, [pc, #20]	; (5bd0 <system_clock_source_enable+0xa0>)
    5bba:	2244      	movs	r2, #68	; 0x44
    5bbc:	5c8b      	ldrb	r3, [r1, r2]
    5bbe:	2002      	movs	r0, #2
    5bc0:	4303      	orrs	r3, r0
    5bc2:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    5bc4:	2000      	movs	r0, #0
		break;
    5bc6:	e000      	b.n	5bca <system_clock_source_enable+0x9a>
		return STATUS_OK;
    5bc8:	2000      	movs	r0, #0
}
    5bca:	4770      	bx	lr
    5bcc:	0000de14 	.word	0x0000de14
    5bd0:	40000800 	.word	0x40000800
    5bd4:	200003e0 	.word	0x200003e0

00005bd8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    5bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5bda:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    5bdc:	22c2      	movs	r2, #194	; 0xc2
    5bde:	00d2      	lsls	r2, r2, #3
    5be0:	4b47      	ldr	r3, [pc, #284]	; (5d00 <system_clock_init+0x128>)
    5be2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    5be4:	4a47      	ldr	r2, [pc, #284]	; (5d04 <system_clock_init+0x12c>)
    5be6:	6853      	ldr	r3, [r2, #4]
    5be8:	211e      	movs	r1, #30
    5bea:	438b      	bics	r3, r1
    5bec:	391a      	subs	r1, #26
    5bee:	430b      	orrs	r3, r1
    5bf0:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    5bf2:	2202      	movs	r2, #2
    5bf4:	ab01      	add	r3, sp, #4
    5bf6:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5bf8:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    5bfa:	4d43      	ldr	r5, [pc, #268]	; (5d08 <system_clock_init+0x130>)
    5bfc:	b2e0      	uxtb	r0, r4
    5bfe:	a901      	add	r1, sp, #4
    5c00:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5c02:	3401      	adds	r4, #1
    5c04:	2c25      	cmp	r4, #37	; 0x25
    5c06:	d1f9      	bne.n	5bfc <system_clock_init+0x24>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    5c08:	a80a      	add	r0, sp, #40	; 0x28
    5c0a:	2300      	movs	r3, #0
    5c0c:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    5c0e:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    5c10:	2280      	movs	r2, #128	; 0x80
    5c12:	0212      	lsls	r2, r2, #8
    5c14:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    5c16:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    5c18:	2201      	movs	r2, #1
    5c1a:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    5c1c:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    5c1e:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    5c20:	3202      	adds	r2, #2
    5c22:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    5c24:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    5c26:	4b39      	ldr	r3, [pc, #228]	; (5d0c <system_clock_init+0x134>)
    5c28:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    5c2a:	2005      	movs	r0, #5
    5c2c:	4b38      	ldr	r3, [pc, #224]	; (5d10 <system_clock_init+0x138>)
    5c2e:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    5c30:	4933      	ldr	r1, [pc, #204]	; (5d00 <system_clock_init+0x128>)
    5c32:	2202      	movs	r2, #2
    5c34:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    5c36:	421a      	tst	r2, r3
    5c38:	d0fc      	beq.n	5c34 <system_clock_init+0x5c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    5c3a:	4a31      	ldr	r2, [pc, #196]	; (5d00 <system_clock_init+0x128>)
    5c3c:	8a93      	ldrh	r3, [r2, #20]
    5c3e:	2180      	movs	r1, #128	; 0x80
    5c40:	430b      	orrs	r3, r1
    5c42:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    5c44:	ab05      	add	r3, sp, #20
    5c46:	2100      	movs	r1, #0
    5c48:	2200      	movs	r2, #0
    5c4a:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    5c4c:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    5c4e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    5c50:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    5c52:	313f      	adds	r1, #63	; 0x3f
    5c54:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    5c56:	393b      	subs	r1, #59	; 0x3b
    5c58:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    5c5a:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    5c5c:	4b2d      	ldr	r3, [pc, #180]	; (5d14 <system_clock_init+0x13c>)
    5c5e:	681b      	ldr	r3, [r3, #0]
    5c60:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    5c62:	2b3f      	cmp	r3, #63	; 0x3f
    5c64:	d04a      	beq.n	5cfc <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    5c66:	a805      	add	r0, sp, #20
    5c68:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    5c6a:	4b2b      	ldr	r3, [pc, #172]	; (5d18 <system_clock_init+0x140>)
    5c6c:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    5c6e:	2307      	movs	r3, #7
    5c70:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    5c72:	3338      	adds	r3, #56	; 0x38
    5c74:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    5c76:	4b29      	ldr	r3, [pc, #164]	; (5d1c <system_clock_init+0x144>)
    5c78:	4798      	blx	r3
	config->run_in_standby  = false;
    5c7a:	a804      	add	r0, sp, #16
    5c7c:	2500      	movs	r5, #0
    5c7e:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    5c80:	2601      	movs	r6, #1
    5c82:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    5c84:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    5c86:	4b26      	ldr	r3, [pc, #152]	; (5d20 <system_clock_init+0x148>)
    5c88:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    5c8a:	2006      	movs	r0, #6
    5c8c:	4f20      	ldr	r7, [pc, #128]	; (5d10 <system_clock_init+0x138>)
    5c8e:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    5c90:	4b24      	ldr	r3, [pc, #144]	; (5d24 <system_clock_init+0x14c>)
    5c92:	4798      	blx	r3
	config->division_factor    = 1;
    5c94:	ac01      	add	r4, sp, #4
    5c96:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    5c98:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    5c9a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    5c9c:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    5c9e:	2305      	movs	r3, #5
    5ca0:	7023      	strb	r3, [r4, #0]
    5ca2:	0021      	movs	r1, r4
    5ca4:	2001      	movs	r0, #1
    5ca6:	4b20      	ldr	r3, [pc, #128]	; (5d28 <system_clock_init+0x150>)
    5ca8:	4798      	blx	r3
    5caa:	2001      	movs	r0, #1
    5cac:	4b1f      	ldr	r3, [pc, #124]	; (5d2c <system_clock_init+0x154>)
    5cae:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    5cb0:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    5cb2:	0021      	movs	r1, r4
    5cb4:	2000      	movs	r0, #0
    5cb6:	4b14      	ldr	r3, [pc, #80]	; (5d08 <system_clock_init+0x130>)
    5cb8:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    5cba:	2000      	movs	r0, #0
    5cbc:	4b1c      	ldr	r3, [pc, #112]	; (5d30 <system_clock_init+0x158>)
    5cbe:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    5cc0:	2007      	movs	r0, #7
    5cc2:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    5cc4:	490e      	ldr	r1, [pc, #56]	; (5d00 <system_clock_init+0x128>)
    5cc6:	22d0      	movs	r2, #208	; 0xd0
    5cc8:	68cb      	ldr	r3, [r1, #12]
    5cca:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    5ccc:	2bd0      	cmp	r3, #208	; 0xd0
    5cce:	d1fb      	bne.n	5cc8 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    5cd0:	4a18      	ldr	r2, [pc, #96]	; (5d34 <system_clock_init+0x15c>)
    5cd2:	2300      	movs	r3, #0
    5cd4:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    5cd6:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    5cd8:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    5cda:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    5cdc:	a901      	add	r1, sp, #4
    5cde:	2201      	movs	r2, #1
    5ce0:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    5ce2:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    5ce4:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    5ce6:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    5ce8:	3307      	adds	r3, #7
    5cea:	700b      	strb	r3, [r1, #0]
    5cec:	2000      	movs	r0, #0
    5cee:	4b0e      	ldr	r3, [pc, #56]	; (5d28 <system_clock_init+0x150>)
    5cf0:	4798      	blx	r3
    5cf2:	2000      	movs	r0, #0
    5cf4:	4b0d      	ldr	r3, [pc, #52]	; (5d2c <system_clock_init+0x154>)
    5cf6:	4798      	blx	r3
#endif
}
    5cf8:	b00f      	add	sp, #60	; 0x3c
    5cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    5cfc:	3b20      	subs	r3, #32
    5cfe:	e7b2      	b.n	5c66 <system_clock_init+0x8e>
    5d00:	40000800 	.word	0x40000800
    5d04:	41004000 	.word	0x41004000
    5d08:	00005f71 	.word	0x00005f71
    5d0c:	000059f9 	.word	0x000059f9
    5d10:	00005b31 	.word	0x00005b31
    5d14:	00806024 	.word	0x00806024
    5d18:	000005b9 	.word	0x000005b9
    5d1c:	00005ab1 	.word	0x00005ab1
    5d20:	000059bd 	.word	0x000059bd
    5d24:	00005d39 	.word	0x00005d39
    5d28:	00005d5d 	.word	0x00005d5d
    5d2c:	00005e15 	.word	0x00005e15
    5d30:	00005ee5 	.word	0x00005ee5
    5d34:	40000400 	.word	0x40000400

00005d38 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    5d38:	4a06      	ldr	r2, [pc, #24]	; (5d54 <system_gclk_init+0x1c>)
    5d3a:	6993      	ldr	r3, [r2, #24]
    5d3c:	2108      	movs	r1, #8
    5d3e:	430b      	orrs	r3, r1
    5d40:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    5d42:	2201      	movs	r2, #1
    5d44:	4b04      	ldr	r3, [pc, #16]	; (5d58 <system_gclk_init+0x20>)
    5d46:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    5d48:	0019      	movs	r1, r3
    5d4a:	780b      	ldrb	r3, [r1, #0]
    5d4c:	4213      	tst	r3, r2
    5d4e:	d1fc      	bne.n	5d4a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    5d50:	4770      	bx	lr
    5d52:	46c0      	nop			; (mov r8, r8)
    5d54:	40000400 	.word	0x40000400
    5d58:	40000c00 	.word	0x40000c00

00005d5c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    5d5c:	b570      	push	{r4, r5, r6, lr}
    5d5e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    5d60:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    5d62:	780d      	ldrb	r5, [r1, #0]
    5d64:	022d      	lsls	r5, r5, #8
    5d66:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    5d68:	784b      	ldrb	r3, [r1, #1]
    5d6a:	2b00      	cmp	r3, #0
    5d6c:	d002      	beq.n	5d74 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    5d6e:	2380      	movs	r3, #128	; 0x80
    5d70:	02db      	lsls	r3, r3, #11
    5d72:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    5d74:	7a4b      	ldrb	r3, [r1, #9]
    5d76:	2b00      	cmp	r3, #0
    5d78:	d002      	beq.n	5d80 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5d7a:	2380      	movs	r3, #128	; 0x80
    5d7c:	031b      	lsls	r3, r3, #12
    5d7e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    5d80:	6848      	ldr	r0, [r1, #4]
    5d82:	2801      	cmp	r0, #1
    5d84:	d910      	bls.n	5da8 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5d86:	1e43      	subs	r3, r0, #1
    5d88:	4218      	tst	r0, r3
    5d8a:	d134      	bne.n	5df6 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5d8c:	2802      	cmp	r0, #2
    5d8e:	d930      	bls.n	5df2 <system_gclk_gen_set_config+0x96>
    5d90:	2302      	movs	r3, #2
    5d92:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    5d94:	3201      	adds	r2, #1
						mask <<= 1) {
    5d96:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    5d98:	4298      	cmp	r0, r3
    5d9a:	d8fb      	bhi.n	5d94 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    5d9c:	0212      	lsls	r2, r2, #8
    5d9e:	4332      	orrs	r2, r6
    5da0:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5da2:	2380      	movs	r3, #128	; 0x80
    5da4:	035b      	lsls	r3, r3, #13
    5da6:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    5da8:	7a0b      	ldrb	r3, [r1, #8]
    5daa:	2b00      	cmp	r3, #0
    5dac:	d002      	beq.n	5db4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5dae:	2380      	movs	r3, #128	; 0x80
    5db0:	039b      	lsls	r3, r3, #14
    5db2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5db4:	4a13      	ldr	r2, [pc, #76]	; (5e04 <system_gclk_gen_set_config+0xa8>)
    5db6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    5db8:	b25b      	sxtb	r3, r3
    5dba:	2b00      	cmp	r3, #0
    5dbc:	dbfb      	blt.n	5db6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    5dbe:	4b12      	ldr	r3, [pc, #72]	; (5e08 <system_gclk_gen_set_config+0xac>)
    5dc0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5dc2:	4b12      	ldr	r3, [pc, #72]	; (5e0c <system_gclk_gen_set_config+0xb0>)
    5dc4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5dc6:	4a0f      	ldr	r2, [pc, #60]	; (5e04 <system_gclk_gen_set_config+0xa8>)
    5dc8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    5dca:	b25b      	sxtb	r3, r3
    5dcc:	2b00      	cmp	r3, #0
    5dce:	dbfb      	blt.n	5dc8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    5dd0:	4b0c      	ldr	r3, [pc, #48]	; (5e04 <system_gclk_gen_set_config+0xa8>)
    5dd2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5dd4:	001a      	movs	r2, r3
    5dd6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    5dd8:	b25b      	sxtb	r3, r3
    5dda:	2b00      	cmp	r3, #0
    5ddc:	dbfb      	blt.n	5dd6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    5dde:	4a09      	ldr	r2, [pc, #36]	; (5e04 <system_gclk_gen_set_config+0xa8>)
    5de0:	6853      	ldr	r3, [r2, #4]
    5de2:	2180      	movs	r1, #128	; 0x80
    5de4:	0249      	lsls	r1, r1, #9
    5de6:	400b      	ands	r3, r1
    5de8:	431d      	orrs	r5, r3
    5dea:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    5dec:	4b08      	ldr	r3, [pc, #32]	; (5e10 <system_gclk_gen_set_config+0xb4>)
    5dee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5df0:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    5df2:	2200      	movs	r2, #0
    5df4:	e7d2      	b.n	5d9c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5df6:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    5df8:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5dfa:	2380      	movs	r3, #128	; 0x80
    5dfc:	029b      	lsls	r3, r3, #10
    5dfe:	431d      	orrs	r5, r3
    5e00:	e7d2      	b.n	5da8 <system_gclk_gen_set_config+0x4c>
    5e02:	46c0      	nop			; (mov r8, r8)
    5e04:	40000c00 	.word	0x40000c00
    5e08:	000040c1 	.word	0x000040c1
    5e0c:	40000c08 	.word	0x40000c08
    5e10:	00004101 	.word	0x00004101

00005e14 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    5e14:	b510      	push	{r4, lr}
    5e16:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5e18:	4a0b      	ldr	r2, [pc, #44]	; (5e48 <system_gclk_gen_enable+0x34>)
    5e1a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    5e1c:	b25b      	sxtb	r3, r3
    5e1e:	2b00      	cmp	r3, #0
    5e20:	dbfb      	blt.n	5e1a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    5e22:	4b0a      	ldr	r3, [pc, #40]	; (5e4c <system_gclk_gen_enable+0x38>)
    5e24:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5e26:	4b0a      	ldr	r3, [pc, #40]	; (5e50 <system_gclk_gen_enable+0x3c>)
    5e28:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5e2a:	4a07      	ldr	r2, [pc, #28]	; (5e48 <system_gclk_gen_enable+0x34>)
    5e2c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    5e2e:	b25b      	sxtb	r3, r3
    5e30:	2b00      	cmp	r3, #0
    5e32:	dbfb      	blt.n	5e2c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    5e34:	4a04      	ldr	r2, [pc, #16]	; (5e48 <system_gclk_gen_enable+0x34>)
    5e36:	6851      	ldr	r1, [r2, #4]
    5e38:	2380      	movs	r3, #128	; 0x80
    5e3a:	025b      	lsls	r3, r3, #9
    5e3c:	430b      	orrs	r3, r1
    5e3e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    5e40:	4b04      	ldr	r3, [pc, #16]	; (5e54 <system_gclk_gen_enable+0x40>)
    5e42:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5e44:	bd10      	pop	{r4, pc}
    5e46:	46c0      	nop			; (mov r8, r8)
    5e48:	40000c00 	.word	0x40000c00
    5e4c:	000040c1 	.word	0x000040c1
    5e50:	40000c04 	.word	0x40000c04
    5e54:	00004101 	.word	0x00004101

00005e58 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5e58:	b570      	push	{r4, r5, r6, lr}
    5e5a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5e5c:	4a1a      	ldr	r2, [pc, #104]	; (5ec8 <system_gclk_gen_get_hz+0x70>)
    5e5e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    5e60:	b25b      	sxtb	r3, r3
    5e62:	2b00      	cmp	r3, #0
    5e64:	dbfb      	blt.n	5e5e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    5e66:	4b19      	ldr	r3, [pc, #100]	; (5ecc <system_gclk_gen_get_hz+0x74>)
    5e68:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5e6a:	4b19      	ldr	r3, [pc, #100]	; (5ed0 <system_gclk_gen_get_hz+0x78>)
    5e6c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5e6e:	4a16      	ldr	r2, [pc, #88]	; (5ec8 <system_gclk_gen_get_hz+0x70>)
    5e70:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    5e72:	b25b      	sxtb	r3, r3
    5e74:	2b00      	cmp	r3, #0
    5e76:	dbfb      	blt.n	5e70 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    5e78:	4e13      	ldr	r6, [pc, #76]	; (5ec8 <system_gclk_gen_get_hz+0x70>)
    5e7a:	6870      	ldr	r0, [r6, #4]
    5e7c:	04c0      	lsls	r0, r0, #19
    5e7e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    5e80:	4b14      	ldr	r3, [pc, #80]	; (5ed4 <system_gclk_gen_get_hz+0x7c>)
    5e82:	4798      	blx	r3
    5e84:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5e86:	4b12      	ldr	r3, [pc, #72]	; (5ed0 <system_gclk_gen_get_hz+0x78>)
    5e88:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    5e8a:	6876      	ldr	r6, [r6, #4]
    5e8c:	02f6      	lsls	r6, r6, #11
    5e8e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5e90:	4b11      	ldr	r3, [pc, #68]	; (5ed8 <system_gclk_gen_get_hz+0x80>)
    5e92:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5e94:	4a0c      	ldr	r2, [pc, #48]	; (5ec8 <system_gclk_gen_get_hz+0x70>)
    5e96:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    5e98:	b25b      	sxtb	r3, r3
    5e9a:	2b00      	cmp	r3, #0
    5e9c:	dbfb      	blt.n	5e96 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    5e9e:	4b0a      	ldr	r3, [pc, #40]	; (5ec8 <system_gclk_gen_get_hz+0x70>)
    5ea0:	689c      	ldr	r4, [r3, #8]
    5ea2:	0224      	lsls	r4, r4, #8
    5ea4:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    5ea6:	4b0d      	ldr	r3, [pc, #52]	; (5edc <system_gclk_gen_get_hz+0x84>)
    5ea8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    5eaa:	2e00      	cmp	r6, #0
    5eac:	d107      	bne.n	5ebe <system_gclk_gen_get_hz+0x66>
    5eae:	2c01      	cmp	r4, #1
    5eb0:	d907      	bls.n	5ec2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    5eb2:	0021      	movs	r1, r4
    5eb4:	0028      	movs	r0, r5
    5eb6:	4b0a      	ldr	r3, [pc, #40]	; (5ee0 <system_gclk_gen_get_hz+0x88>)
    5eb8:	4798      	blx	r3
    5eba:	0005      	movs	r5, r0
    5ebc:	e001      	b.n	5ec2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    5ebe:	3401      	adds	r4, #1
    5ec0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    5ec2:	0028      	movs	r0, r5
    5ec4:	bd70      	pop	{r4, r5, r6, pc}
    5ec6:	46c0      	nop			; (mov r8, r8)
    5ec8:	40000c00 	.word	0x40000c00
    5ecc:	000040c1 	.word	0x000040c1
    5ed0:	40000c04 	.word	0x40000c04
    5ed4:	00005929 	.word	0x00005929
    5ed8:	40000c08 	.word	0x40000c08
    5edc:	00004101 	.word	0x00004101
    5ee0:	0000b339 	.word	0x0000b339

00005ee4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    5ee4:	b510      	push	{r4, lr}
    5ee6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    5ee8:	4b06      	ldr	r3, [pc, #24]	; (5f04 <system_gclk_chan_enable+0x20>)
    5eea:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5eec:	4b06      	ldr	r3, [pc, #24]	; (5f08 <system_gclk_chan_enable+0x24>)
    5eee:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    5ef0:	4a06      	ldr	r2, [pc, #24]	; (5f0c <system_gclk_chan_enable+0x28>)
    5ef2:	8853      	ldrh	r3, [r2, #2]
    5ef4:	2180      	movs	r1, #128	; 0x80
    5ef6:	01c9      	lsls	r1, r1, #7
    5ef8:	430b      	orrs	r3, r1
    5efa:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    5efc:	4b04      	ldr	r3, [pc, #16]	; (5f10 <system_gclk_chan_enable+0x2c>)
    5efe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5f00:	bd10      	pop	{r4, pc}
    5f02:	46c0      	nop			; (mov r8, r8)
    5f04:	000040c1 	.word	0x000040c1
    5f08:	40000c02 	.word	0x40000c02
    5f0c:	40000c00 	.word	0x40000c00
    5f10:	00004101 	.word	0x00004101

00005f14 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    5f14:	b510      	push	{r4, lr}
    5f16:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    5f18:	4b0f      	ldr	r3, [pc, #60]	; (5f58 <system_gclk_chan_disable+0x44>)
    5f1a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5f1c:	4b0f      	ldr	r3, [pc, #60]	; (5f5c <system_gclk_chan_disable+0x48>)
    5f1e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    5f20:	4a0f      	ldr	r2, [pc, #60]	; (5f60 <system_gclk_chan_disable+0x4c>)
    5f22:	8853      	ldrh	r3, [r2, #2]
    5f24:	051b      	lsls	r3, r3, #20
    5f26:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    5f28:	8853      	ldrh	r3, [r2, #2]
    5f2a:	490e      	ldr	r1, [pc, #56]	; (5f64 <system_gclk_chan_disable+0x50>)
    5f2c:	400b      	ands	r3, r1
    5f2e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    5f30:	8853      	ldrh	r3, [r2, #2]
    5f32:	490d      	ldr	r1, [pc, #52]	; (5f68 <system_gclk_chan_disable+0x54>)
    5f34:	400b      	ands	r3, r1
    5f36:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    5f38:	0011      	movs	r1, r2
    5f3a:	2280      	movs	r2, #128	; 0x80
    5f3c:	01d2      	lsls	r2, r2, #7
    5f3e:	884b      	ldrh	r3, [r1, #2]
    5f40:	4213      	tst	r3, r2
    5f42:	d1fc      	bne.n	5f3e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    5f44:	4906      	ldr	r1, [pc, #24]	; (5f60 <system_gclk_chan_disable+0x4c>)
    5f46:	884a      	ldrh	r2, [r1, #2]
    5f48:	0203      	lsls	r3, r0, #8
    5f4a:	4806      	ldr	r0, [pc, #24]	; (5f64 <system_gclk_chan_disable+0x50>)
    5f4c:	4002      	ands	r2, r0
    5f4e:	4313      	orrs	r3, r2
    5f50:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    5f52:	4b06      	ldr	r3, [pc, #24]	; (5f6c <system_gclk_chan_disable+0x58>)
    5f54:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5f56:	bd10      	pop	{r4, pc}
    5f58:	000040c1 	.word	0x000040c1
    5f5c:	40000c02 	.word	0x40000c02
    5f60:	40000c00 	.word	0x40000c00
    5f64:	fffff0ff 	.word	0xfffff0ff
    5f68:	ffffbfff 	.word	0xffffbfff
    5f6c:	00004101 	.word	0x00004101

00005f70 <system_gclk_chan_set_config>:
{
    5f70:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    5f72:	780c      	ldrb	r4, [r1, #0]
    5f74:	0224      	lsls	r4, r4, #8
    5f76:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    5f78:	4b02      	ldr	r3, [pc, #8]	; (5f84 <system_gclk_chan_set_config+0x14>)
    5f7a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    5f7c:	b2a4      	uxth	r4, r4
    5f7e:	4b02      	ldr	r3, [pc, #8]	; (5f88 <system_gclk_chan_set_config+0x18>)
    5f80:	805c      	strh	r4, [r3, #2]
}
    5f82:	bd10      	pop	{r4, pc}
    5f84:	00005f15 	.word	0x00005f15
    5f88:	40000c00 	.word	0x40000c00

00005f8c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5f8c:	b510      	push	{r4, lr}
    5f8e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    5f90:	4b06      	ldr	r3, [pc, #24]	; (5fac <system_gclk_chan_get_hz+0x20>)
    5f92:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5f94:	4b06      	ldr	r3, [pc, #24]	; (5fb0 <system_gclk_chan_get_hz+0x24>)
    5f96:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5f98:	4b06      	ldr	r3, [pc, #24]	; (5fb4 <system_gclk_chan_get_hz+0x28>)
    5f9a:	885c      	ldrh	r4, [r3, #2]
    5f9c:	0524      	lsls	r4, r4, #20
    5f9e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    5fa0:	4b05      	ldr	r3, [pc, #20]	; (5fb8 <system_gclk_chan_get_hz+0x2c>)
    5fa2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5fa4:	0020      	movs	r0, r4
    5fa6:	4b05      	ldr	r3, [pc, #20]	; (5fbc <system_gclk_chan_get_hz+0x30>)
    5fa8:	4798      	blx	r3
}
    5faa:	bd10      	pop	{r4, pc}
    5fac:	000040c1 	.word	0x000040c1
    5fb0:	40000c02 	.word	0x40000c02
    5fb4:	40000c00 	.word	0x40000c00
    5fb8:	00004101 	.word	0x00004101
    5fbc:	00005e59 	.word	0x00005e59

00005fc0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5fc0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    5fc2:	78d3      	ldrb	r3, [r2, #3]
    5fc4:	2b00      	cmp	r3, #0
    5fc6:	d135      	bne.n	6034 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5fc8:	7813      	ldrb	r3, [r2, #0]
    5fca:	2b80      	cmp	r3, #128	; 0x80
    5fcc:	d029      	beq.n	6022 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    5fce:	061b      	lsls	r3, r3, #24
    5fd0:	2480      	movs	r4, #128	; 0x80
    5fd2:	0264      	lsls	r4, r4, #9
    5fd4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5fd6:	7854      	ldrb	r4, [r2, #1]
    5fd8:	2502      	movs	r5, #2
    5fda:	43ac      	bics	r4, r5
    5fdc:	d106      	bne.n	5fec <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    5fde:	7894      	ldrb	r4, [r2, #2]
    5fe0:	2c00      	cmp	r4, #0
    5fe2:	d120      	bne.n	6026 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    5fe4:	2480      	movs	r4, #128	; 0x80
    5fe6:	02a4      	lsls	r4, r4, #10
    5fe8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    5fea:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5fec:	7854      	ldrb	r4, [r2, #1]
    5fee:	3c01      	subs	r4, #1
    5ff0:	2c01      	cmp	r4, #1
    5ff2:	d91c      	bls.n	602e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5ff4:	040d      	lsls	r5, r1, #16
    5ff6:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5ff8:	24a0      	movs	r4, #160	; 0xa0
    5ffa:	05e4      	lsls	r4, r4, #23
    5ffc:	432c      	orrs	r4, r5
    5ffe:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6000:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    6002:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    6004:	24d0      	movs	r4, #208	; 0xd0
    6006:	0624      	lsls	r4, r4, #24
    6008:	432c      	orrs	r4, r5
    600a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    600c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    600e:	78d4      	ldrb	r4, [r2, #3]
    6010:	2c00      	cmp	r4, #0
    6012:	d122      	bne.n	605a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    6014:	035b      	lsls	r3, r3, #13
    6016:	d51c      	bpl.n	6052 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    6018:	7893      	ldrb	r3, [r2, #2]
    601a:	2b01      	cmp	r3, #1
    601c:	d01e      	beq.n	605c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    601e:	6141      	str	r1, [r0, #20]
    6020:	e017      	b.n	6052 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    6022:	2300      	movs	r3, #0
    6024:	e7d7      	b.n	5fd6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    6026:	24c0      	movs	r4, #192	; 0xc0
    6028:	02e4      	lsls	r4, r4, #11
    602a:	4323      	orrs	r3, r4
    602c:	e7dd      	b.n	5fea <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    602e:	4c0d      	ldr	r4, [pc, #52]	; (6064 <_system_pinmux_config+0xa4>)
    6030:	4023      	ands	r3, r4
    6032:	e7df      	b.n	5ff4 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    6034:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    6036:	040c      	lsls	r4, r1, #16
    6038:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    603a:	23a0      	movs	r3, #160	; 0xa0
    603c:	05db      	lsls	r3, r3, #23
    603e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6040:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    6042:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    6044:	23d0      	movs	r3, #208	; 0xd0
    6046:	061b      	lsls	r3, r3, #24
    6048:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    604a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    604c:	78d3      	ldrb	r3, [r2, #3]
    604e:	2b00      	cmp	r3, #0
    6050:	d103      	bne.n	605a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    6052:	7853      	ldrb	r3, [r2, #1]
    6054:	3b01      	subs	r3, #1
    6056:	2b01      	cmp	r3, #1
    6058:	d902      	bls.n	6060 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    605a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    605c:	6181      	str	r1, [r0, #24]
    605e:	e7f8      	b.n	6052 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    6060:	6081      	str	r1, [r0, #8]
}
    6062:	e7fa      	b.n	605a <_system_pinmux_config+0x9a>
    6064:	fffbffff 	.word	0xfffbffff

00006068 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    6068:	b510      	push	{r4, lr}
    606a:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    606c:	09c1      	lsrs	r1, r0, #7
		return NULL;
    606e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    6070:	2900      	cmp	r1, #0
    6072:	d104      	bne.n	607e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    6074:	0943      	lsrs	r3, r0, #5
    6076:	01db      	lsls	r3, r3, #7
    6078:	4905      	ldr	r1, [pc, #20]	; (6090 <system_pinmux_pin_set_config+0x28>)
    607a:	468c      	mov	ip, r1
    607c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    607e:	241f      	movs	r4, #31
    6080:	4020      	ands	r0, r4
    6082:	2101      	movs	r1, #1
    6084:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    6086:	0018      	movs	r0, r3
    6088:	4b02      	ldr	r3, [pc, #8]	; (6094 <system_pinmux_pin_set_config+0x2c>)
    608a:	4798      	blx	r3
}
    608c:	bd10      	pop	{r4, pc}
    608e:	46c0      	nop			; (mov r8, r8)
    6090:	41004400 	.word	0x41004400
    6094:	00005fc1 	.word	0x00005fc1

00006098 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    6098:	4770      	bx	lr
	...

0000609c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    609c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    609e:	4b05      	ldr	r3, [pc, #20]	; (60b4 <system_init+0x18>)
    60a0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    60a2:	4b05      	ldr	r3, [pc, #20]	; (60b8 <system_init+0x1c>)
    60a4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    60a6:	4b05      	ldr	r3, [pc, #20]	; (60bc <system_init+0x20>)
    60a8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    60aa:	4b05      	ldr	r3, [pc, #20]	; (60c0 <system_init+0x24>)
    60ac:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    60ae:	4b05      	ldr	r3, [pc, #20]	; (60c4 <system_init+0x28>)
    60b0:	4798      	blx	r3
}
    60b2:	bd10      	pop	{r4, pc}
    60b4:	00005bd9 	.word	0x00005bd9
    60b8:	00004131 	.word	0x00004131
    60bc:	00006099 	.word	0x00006099
    60c0:	00004241 	.word	0x00004241
    60c4:	00006099 	.word	0x00006099

000060c8 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    60c8:	4b09      	ldr	r3, [pc, #36]	; (60f0 <_tcc_get_inst_index+0x28>)
    60ca:	4298      	cmp	r0, r3
    60cc:	d00c      	beq.n	60e8 <_tcc_get_inst_index+0x20>
    60ce:	4b09      	ldr	r3, [pc, #36]	; (60f4 <_tcc_get_inst_index+0x2c>)
    60d0:	4298      	cmp	r0, r3
    60d2:	d007      	beq.n	60e4 <_tcc_get_inst_index+0x1c>
    60d4:	4a08      	ldr	r2, [pc, #32]	; (60f8 <_tcc_get_inst_index+0x30>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    60d6:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
    60d8:	4290      	cmp	r0, r2
    60da:	d001      	beq.n	60e0 <_tcc_get_inst_index+0x18>
}
    60dc:	0018      	movs	r0, r3
    60de:	4770      	bx	lr
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    60e0:	3302      	adds	r3, #2
    60e2:	e002      	b.n	60ea <_tcc_get_inst_index+0x22>
    60e4:	2301      	movs	r3, #1
    60e6:	e000      	b.n	60ea <_tcc_get_inst_index+0x22>
    60e8:	2300      	movs	r3, #0
			return i;
    60ea:	b2db      	uxtb	r3, r3
    60ec:	e7f6      	b.n	60dc <_tcc_get_inst_index+0x14>
    60ee:	46c0      	nop			; (mov r8, r8)
    60f0:	42002000 	.word	0x42002000
    60f4:	42002400 	.word	0x42002400
    60f8:	42002800 	.word	0x42002800

000060fc <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    60fc:	b510      	push	{r4, lr}
    60fe:	0004      	movs	r4, r0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    6100:	0008      	movs	r0, r1
    6102:	4b4f      	ldr	r3, [pc, #316]	; (6240 <tcc_get_config_defaults+0x144>)
    6104:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
    6106:	2300      	movs	r3, #0
    6108:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    610a:	0080      	lsls	r0, r0, #2
    610c:	4a4d      	ldr	r2, [pc, #308]	; (6244 <tcc_get_config_defaults+0x148>)
    610e:	5882      	ldr	r2, [r0, r2]
    6110:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    6112:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    6114:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    6116:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    6118:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
    611a:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    611c:	61e3      	str	r3, [r4, #28]
    611e:	6223      	str	r3, [r4, #32]
    6120:	6263      	str	r3, [r4, #36]	; 0x24
    6122:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    6124:	7523      	strb	r3, [r4, #20]
    6126:	7563      	strb	r3, [r4, #21]
    6128:	75a3      	strb	r3, [r4, #22]
    612a:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    612c:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    612e:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    6130:	7423      	strb	r3, [r4, #16]
    6132:	7463      	strb	r3, [r4, #17]
    6134:	74a3      	strb	r3, [r4, #18]
    6136:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    6138:	222c      	movs	r2, #44	; 0x2c
    613a:	54a3      	strb	r3, [r4, r2]
    613c:	3201      	adds	r2, #1
    613e:	54a3      	strb	r3, [r4, r2]
    6140:	3201      	adds	r2, #1
    6142:	54a3      	strb	r3, [r4, r2]
    6144:	3201      	adds	r2, #1
    6146:	54a3      	strb	r3, [r4, r2]
    6148:	3201      	adds	r2, #1
    614a:	54a3      	strb	r3, [r4, r2]
    614c:	3201      	adds	r2, #1
    614e:	54a3      	strb	r3, [r4, r2]
    6150:	3201      	adds	r2, #1
    6152:	54a3      	strb	r3, [r4, r2]
    6154:	3201      	adds	r2, #1
    6156:	54a3      	strb	r3, [r4, r2]
    6158:	3201      	adds	r2, #1
    615a:	54a3      	strb	r3, [r4, r2]
    615c:	3201      	adds	r2, #1
    615e:	54a3      	strb	r3, [r4, r2]
    6160:	3201      	adds	r2, #1
    6162:	54a3      	strb	r3, [r4, r2]
    6164:	3201      	adds	r2, #1
    6166:	54a3      	strb	r3, [r4, r2]
    6168:	3201      	adds	r2, #1
    616a:	54a3      	strb	r3, [r4, r2]
    616c:	3201      	adds	r2, #1
    616e:	54a3      	strb	r3, [r4, r2]
    6170:	3201      	adds	r2, #1
    6172:	54a3      	strb	r3, [r4, r2]
    6174:	3201      	adds	r2, #1
    6176:	54a3      	strb	r3, [r4, r2]
    6178:	3201      	adds	r2, #1
    617a:	54a3      	strb	r3, [r4, r2]
    617c:	3201      	adds	r2, #1
    617e:	54a3      	strb	r3, [r4, r2]
    6180:	3201      	adds	r2, #1
    6182:	54a3      	strb	r3, [r4, r2]
    6184:	3201      	adds	r2, #1
    6186:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    6188:	3201      	adds	r2, #1
    618a:	54a3      	strb	r3, [r4, r2]
    618c:	3201      	adds	r2, #1
    618e:	54a3      	strb	r3, [r4, r2]
    6190:	3201      	adds	r2, #1
    6192:	54a3      	strb	r3, [r4, r2]
    6194:	3201      	adds	r2, #1
    6196:	54a3      	strb	r3, [r4, r2]
    6198:	3201      	adds	r2, #1
    619a:	54a3      	strb	r3, [r4, r2]
    619c:	3201      	adds	r2, #1
    619e:	54a3      	strb	r3, [r4, r2]
    61a0:	3201      	adds	r2, #1
    61a2:	54a3      	strb	r3, [r4, r2]
    61a4:	3201      	adds	r2, #1
    61a6:	54a3      	strb	r3, [r4, r2]
    61a8:	3201      	adds	r2, #1
    61aa:	54a3      	strb	r3, [r4, r2]
    61ac:	3201      	adds	r2, #1
    61ae:	54a3      	strb	r3, [r4, r2]
    61b0:	3201      	adds	r2, #1
    61b2:	54a3      	strb	r3, [r4, r2]
    61b4:	3201      	adds	r2, #1
    61b6:	54a3      	strb	r3, [r4, r2]
    61b8:	3201      	adds	r2, #1
    61ba:	54a3      	strb	r3, [r4, r2]
    61bc:	3201      	adds	r2, #1
    61be:	54a3      	strb	r3, [r4, r2]
    61c0:	3201      	adds	r2, #1
    61c2:	54a3      	strb	r3, [r4, r2]
    61c4:	3201      	adds	r2, #1
    61c6:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    61c8:	3201      	adds	r2, #1
    61ca:	54a3      	strb	r3, [r4, r2]
    61cc:	3201      	adds	r2, #1
    61ce:	54a3      	strb	r3, [r4, r2]
    61d0:	3201      	adds	r2, #1
    61d2:	54a3      	strb	r3, [r4, r2]
    61d4:	3201      	adds	r2, #1
    61d6:	54a3      	strb	r3, [r4, r2]
    61d8:	3201      	adds	r2, #1
    61da:	54a3      	strb	r3, [r4, r2]
    61dc:	3201      	adds	r2, #1
    61de:	54a3      	strb	r3, [r4, r2]
    61e0:	3201      	adds	r2, #1
    61e2:	54a3      	strb	r3, [r4, r2]
    61e4:	3201      	adds	r2, #1
    61e6:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    61e8:	3241      	adds	r2, #65	; 0x41
    61ea:	54a3      	strb	r3, [r4, r2]
    61ec:	65a3      	str	r3, [r4, #88]	; 0x58
    61ee:	67a3      	str	r3, [r4, #120]	; 0x78
    61f0:	3201      	adds	r2, #1
    61f2:	54a3      	strb	r3, [r4, r2]
    61f4:	65e3      	str	r3, [r4, #92]	; 0x5c
    61f6:	67e3      	str	r3, [r4, #124]	; 0x7c
    61f8:	3201      	adds	r2, #1
    61fa:	54a3      	strb	r3, [r4, r2]
    61fc:	6623      	str	r3, [r4, #96]	; 0x60
    61fe:	3a1a      	subs	r2, #26
    6200:	50a3      	str	r3, [r4, r2]
    6202:	321b      	adds	r2, #27
    6204:	54a3      	strb	r3, [r4, r2]
    6206:	6663      	str	r3, [r4, #100]	; 0x64
    6208:	3a17      	subs	r2, #23
    620a:	50a3      	str	r3, [r4, r2]
    620c:	3218      	adds	r2, #24
    620e:	54a3      	strb	r3, [r4, r2]
    6210:	66a3      	str	r3, [r4, #104]	; 0x68
    6212:	3a14      	subs	r2, #20
    6214:	50a3      	str	r3, [r4, r2]
    6216:	3215      	adds	r2, #21
    6218:	54a3      	strb	r3, [r4, r2]
    621a:	66e3      	str	r3, [r4, #108]	; 0x6c
    621c:	3a11      	subs	r2, #17
    621e:	50a3      	str	r3, [r4, r2]
    6220:	3212      	adds	r2, #18
    6222:	54a3      	strb	r3, [r4, r2]
    6224:	6723      	str	r3, [r4, #112]	; 0x70
    6226:	3a0e      	subs	r2, #14
    6228:	50a3      	str	r3, [r4, r2]
    622a:	320f      	adds	r2, #15
    622c:	54a3      	strb	r3, [r4, r2]
    622e:	6763      	str	r3, [r4, #116]	; 0x74
    6230:	3a0b      	subs	r2, #11
    6232:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    6234:	2101      	movs	r1, #1
    6236:	320c      	adds	r2, #12
    6238:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
    623a:	3201      	adds	r2, #1
    623c:	54a3      	strb	r3, [r4, r2]
}
    623e:	bd10      	pop	{r4, pc}
    6240:	000060c9 	.word	0x000060c9
    6244:	0000de4c 	.word	0x0000de4c

00006248 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    6248:	b5f0      	push	{r4, r5, r6, r7, lr}
    624a:	46de      	mov	lr, fp
    624c:	4657      	mov	r7, sl
    624e:	464e      	mov	r6, r9
    6250:	4645      	mov	r5, r8
    6252:	b5e0      	push	{r5, r6, r7, lr}
    6254:	b091      	sub	sp, #68	; 0x44
    6256:	9001      	str	r0, [sp, #4]
    6258:	000c      	movs	r4, r1
    625a:	0015      	movs	r5, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    625c:	0008      	movs	r0, r1
    625e:	4bc3      	ldr	r3, [pc, #780]	; (656c <tcc_init+0x324>)
    6260:	4798      	blx	r3
    6262:	0003      	movs	r3, r0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    6264:	0001      	movs	r1, r0
			PM->APBCMASK.reg |= mask;
    6266:	48c2      	ldr	r0, [pc, #776]	; (6570 <tcc_init+0x328>)
    6268:	6a02      	ldr	r2, [r0, #32]
    626a:	009e      	lsls	r6, r3, #2
    626c:	4fc1      	ldr	r7, [pc, #772]	; (6574 <tcc_init+0x32c>)
    626e:	59f7      	ldr	r7, [r6, r7]
    6270:	433a      	orrs	r2, r7
    6272:	6202      	str	r2, [r0, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    6274:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    6276:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    6278:	0792      	lsls	r2, r2, #30
    627a:	d506      	bpl.n	628a <tcc_init+0x42>
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
    627c:	b011      	add	sp, #68	; 0x44
    627e:	bc3c      	pop	{r2, r3, r4, r5}
    6280:	4690      	mov	r8, r2
    6282:	4699      	mov	r9, r3
    6284:	46a2      	mov	sl, r4
    6286:	46ab      	mov	fp, r5
    6288:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    628a:	6822      	ldr	r2, [r4, #0]
    628c:	2701      	movs	r7, #1
    628e:	4017      	ands	r7, r2
    6290:	d1f4      	bne.n	627c <tcc_init+0x34>
	uint32_t count_max  = _tcc_maxs[module_index];
    6292:	48b9      	ldr	r0, [pc, #740]	; (6578 <tcc_init+0x330>)
    6294:	5832      	ldr	r2, [r6, r0]
		return STATUS_ERR_INVALID_ARG;
    6296:	2017      	movs	r0, #23
	if ((config->counter.count > count_max)
    6298:	682e      	ldr	r6, [r5, #0]
    629a:	42b2      	cmp	r2, r6
    629c:	d3ee      	bcc.n	627c <tcc_init+0x34>
		|| (config->counter.period > count_max)
    629e:	686e      	ldr	r6, [r5, #4]
    62a0:	42b2      	cmp	r2, r6
    62a2:	d3eb      	bcc.n	627c <tcc_init+0x34>
		if ((config->compare.match[i] > count_max)
    62a4:	69e8      	ldr	r0, [r5, #28]
    62a6:	4282      	cmp	r2, r0
    62a8:	d200      	bcs.n	62ac <tcc_init+0x64>
    62aa:	e1b9      	b.n	6620 <tcc_init+0x3d8>
    62ac:	6a28      	ldr	r0, [r5, #32]
    62ae:	4282      	cmp	r2, r0
    62b0:	d200      	bcs.n	62b4 <tcc_init+0x6c>
    62b2:	e1b7      	b.n	6624 <tcc_init+0x3dc>
    62b4:	6a68      	ldr	r0, [r5, #36]	; 0x24
    62b6:	4282      	cmp	r2, r0
    62b8:	d200      	bcs.n	62bc <tcc_init+0x74>
    62ba:	e1b5      	b.n	6628 <tcc_init+0x3e0>
    62bc:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    62be:	4282      	cmp	r2, r0
    62c0:	d200      	bcs.n	62c4 <tcc_init+0x7c>
    62c2:	e1b3      	b.n	662c <tcc_init+0x3e4>
    62c4:	2298      	movs	r2, #152	; 0x98
    62c6:	4694      	mov	ip, r2
    62c8:	44ac      	add	ip, r5
    62ca:	4662      	mov	r2, ip
    62cc:	9208      	str	r2, [sp, #32]
    62ce:	2000      	movs	r0, #0
    62d0:	e003      	b.n	62da <tcc_init+0x92>
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    62d2:	3001      	adds	r0, #1
    62d4:	3201      	adds	r2, #1
    62d6:	2808      	cmp	r0, #8
    62d8:	d008      	beq.n	62ec <tcc_init+0xa4>
		if (!config->pins.enable_wave_out_pin[i]) {
    62da:	7816      	ldrb	r6, [r2, #0]
    62dc:	2e00      	cmp	r6, #0
    62de:	d0f8      	beq.n	62d2 <tcc_init+0x8a>
		if (i >= _tcc_ow_nums[module_index]) {
    62e0:	4ea6      	ldr	r6, [pc, #664]	; (657c <tcc_init+0x334>)
    62e2:	5c76      	ldrb	r6, [r6, r1]
    62e4:	4286      	cmp	r6, r0
    62e6:	dcf4      	bgt.n	62d2 <tcc_init+0x8a>
			return STATUS_ERR_INVALID_ARG;
    62e8:	2017      	movs	r0, #23
    62ea:	e7c7      	b.n	627c <tcc_init+0x34>
    62ec:	2200      	movs	r2, #0
    62ee:	9202      	str	r2, [sp, #8]
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    62f0:	2080      	movs	r0, #128	; 0x80
    62f2:	0440      	lsls	r0, r0, #17
    62f4:	4684      	mov	ip, r0
    62f6:	e002      	b.n	62fe <tcc_init+0xb6>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    62f8:	3201      	adds	r2, #1
    62fa:	2a04      	cmp	r2, #4
    62fc:	d00e      	beq.n	631c <tcc_init+0xd4>
		if (config->capture.channel_function[i] ==
    62fe:	18a8      	adds	r0, r5, r2
    6300:	7c00      	ldrb	r0, [r0, #16]
    6302:	2801      	cmp	r0, #1
    6304:	d1f8      	bne.n	62f8 <tcc_init+0xb0>
			if (i > _tcc_cc_nums[module_index]) {
    6306:	489e      	ldr	r0, [pc, #632]	; (6580 <tcc_init+0x338>)
    6308:	5c40      	ldrb	r0, [r0, r1]
    630a:	4290      	cmp	r0, r2
    630c:	da00      	bge.n	6310 <tcc_init+0xc8>
    630e:	e18f      	b.n	6630 <tcc_init+0x3e8>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    6310:	4660      	mov	r0, ip
    6312:	4090      	lsls	r0, r2
    6314:	9e02      	ldr	r6, [sp, #8]
    6316:	4306      	orrs	r6, r0
    6318:	9602      	str	r6, [sp, #8]
    631a:	e7ed      	b.n	62f8 <tcc_init+0xb0>
	if (config->run_in_standby) {
    631c:	329d      	adds	r2, #157	; 0x9d
    631e:	5caa      	ldrb	r2, [r5, r2]
    6320:	2a00      	cmp	r2, #0
    6322:	d004      	beq.n	632e <tcc_init+0xe6>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    6324:	2280      	movs	r2, #128	; 0x80
    6326:	0112      	lsls	r2, r2, #4
    6328:	9902      	ldr	r1, [sp, #8]
    632a:	4311      	orrs	r1, r2
    632c:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
    632e:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    6330:	1e51      	subs	r1, r2, #1
    6332:	418a      	sbcs	r2, r1
    6334:	0092      	lsls	r2, r2, #2
    6336:	9206      	str	r2, [sp, #24]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    6338:	7a6a      	ldrb	r2, [r5, #9]
    633a:	2a01      	cmp	r2, #1
    633c:	d022      	beq.n	6384 <tcc_init+0x13c>
	uint8_t cc_num = _tcc_cc_nums[module_index];
    633e:	4a90      	ldr	r2, [pc, #576]	; (6580 <tcc_init+0x338>)
    6340:	5cd2      	ldrb	r2, [r2, r3]
    6342:	0011      	movs	r1, r2
    6344:	9205      	str	r2, [sp, #20]
		if (cfg->capture_channel >= cc_num) {
    6346:	2235      	movs	r2, #53	; 0x35
    6348:	5caa      	ldrb	r2, [r5, r2]
    634a:	428a      	cmp	r2, r1
    634c:	d300      	bcc.n	6350 <tcc_init+0x108>
    634e:	e179      	b.n	6644 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    6350:	212c      	movs	r1, #44	; 0x2c
    6352:	5c69      	ldrb	r1, [r5, r1]
    6354:	290f      	cmp	r1, #15
    6356:	d900      	bls.n	635a <tcc_init+0x112>
    6358:	e174      	b.n	6644 <tcc_init+0x3fc>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    635a:	7b28      	ldrb	r0, [r5, #12]
    635c:	900a      	str	r0, [sp, #40]	; 0x28
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    635e:	7ae8      	ldrb	r0, [r5, #11]
    6360:	900b      	str	r0, [sp, #44]	; 0x2c
    6362:	202d      	movs	r0, #45	; 0x2d
    6364:	4682      	mov	sl, r0
    6366:	44aa      	add	sl, r5
    6368:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    636a:	9704      	str	r7, [sp, #16]
		value_buffer[i] = fault;
    636c:	ae0e      	add	r6, sp, #56	; 0x38
    636e:	9607      	str	r6, [sp, #28]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    6370:	26c0      	movs	r6, #192	; 0xc0
    6372:	0136      	lsls	r6, r6, #4
    6374:	46b1      	mov	r9, r6
    6376:	4684      	mov	ip, r0
    6378:	46a0      	mov	r8, r4
    637a:	0028      	movs	r0, r5
    637c:	4655      	mov	r5, sl
    637e:	9309      	str	r3, [sp, #36]	; 0x24
    6380:	4682      	mov	sl, r0
    6382:	e035      	b.n	63f0 <tcc_init+0x1a8>
		ctrlb |= TCC_CTRLBSET_DIR;
    6384:	9906      	ldr	r1, [sp, #24]
    6386:	4311      	orrs	r1, r2
    6388:	9106      	str	r1, [sp, #24]
    638a:	e7d8      	b.n	633e <tcc_init+0xf6>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    638c:	0292      	lsls	r2, r2, #10
    638e:	464f      	mov	r7, r9
    6390:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    6392:	430a      	orrs	r2, r1
				| TCC_FCTRLA_SRC(cfg->source)
    6394:	7919      	ldrb	r1, [r3, #4]
    6396:	468b      	mov	fp, r1
    6398:	2103      	movs	r1, #3
    639a:	465f      	mov	r7, fp
    639c:	4039      	ands	r1, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    639e:	430a      	orrs	r2, r1
    63a0:	4316      	orrs	r6, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
    63a2:	795a      	ldrb	r2, [r3, #5]
    63a4:	0152      	lsls	r2, r2, #5
    63a6:	2160      	movs	r1, #96	; 0x60
    63a8:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    63aa:	4332      	orrs	r2, r6
				| TCC_FCTRLA_HALT(cfg->halt_action)
    63ac:	7999      	ldrb	r1, [r3, #6]
    63ae:	0209      	lsls	r1, r1, #8
    63b0:	26c0      	movs	r6, #192	; 0xc0
    63b2:	00b6      	lsls	r6, r6, #2
    63b4:	400e      	ands	r6, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    63b6:	4316      	orrs	r6, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    63b8:	79da      	ldrb	r2, [r3, #7]
    63ba:	0312      	lsls	r2, r2, #12
    63bc:	21e0      	movs	r1, #224	; 0xe0
    63be:	01c9      	lsls	r1, r1, #7
    63c0:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    63c2:	4316      	orrs	r6, r2
    63c4:	4334      	orrs	r4, r6
    63c6:	9a03      	ldr	r2, [sp, #12]
    63c8:	4314      	orrs	r4, r2
    63ca:	4320      	orrs	r0, r4
		value_buffer[i] = fault;
    63cc:	4662      	mov	r2, ip
    63ce:	9907      	ldr	r1, [sp, #28]
    63d0:	5050      	str	r0, [r2, r1]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    63d2:	2a04      	cmp	r2, #4
    63d4:	d02a      	beq.n	642c <tcc_init+0x1e4>
		if (cfg->capture_channel >= cc_num) {
    63d6:	7c9a      	ldrb	r2, [r3, #18]
    63d8:	9905      	ldr	r1, [sp, #20]
    63da:	4291      	cmp	r1, r2
    63dc:	d800      	bhi.n	63e0 <tcc_init+0x198>
    63de:	e131      	b.n	6644 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    63e0:	7a59      	ldrb	r1, [r3, #9]
    63e2:	350a      	adds	r5, #10
    63e4:	2304      	movs	r3, #4
    63e6:	469b      	mov	fp, r3
    63e8:	44dc      	add	ip, fp
    63ea:	290f      	cmp	r1, #15
    63ec:	d900      	bls.n	63f0 <tcc_init+0x1a8>
    63ee:	e129      	b.n	6644 <tcc_init+0x3fc>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    63f0:	0609      	lsls	r1, r1, #24
    63f2:	23f0      	movs	r3, #240	; 0xf0
    63f4:	051b      	lsls	r3, r3, #20
    63f6:	4019      	ands	r1, r3
    63f8:	002b      	movs	r3, r5
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    63fa:	782e      	ldrb	r6, [r5, #0]
    63fc:	0436      	lsls	r6, r6, #16
    63fe:	20ff      	movs	r0, #255	; 0xff
    6400:	0400      	lsls	r0, r0, #16
    6402:	4006      	ands	r6, r0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    6404:	7868      	ldrb	r0, [r5, #1]
    6406:	2480      	movs	r4, #128	; 0x80
    6408:	2800      	cmp	r0, #0
    640a:	d100      	bne.n	640e <tcc_init+0x1c6>
    640c:	9c04      	ldr	r4, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    640e:	7898      	ldrb	r0, [r3, #2]
    6410:	2708      	movs	r7, #8
    6412:	9703      	str	r7, [sp, #12]
    6414:	2800      	cmp	r0, #0
    6416:	d101      	bne.n	641c <tcc_init+0x1d4>
    6418:	9804      	ldr	r0, [sp, #16]
    641a:	9003      	str	r0, [sp, #12]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    641c:	78d8      	ldrb	r0, [r3, #3]
    641e:	4683      	mov	fp, r0
    6420:	2010      	movs	r0, #16
    6422:	465f      	mov	r7, fp
    6424:	2f00      	cmp	r7, #0
    6426:	d1b1      	bne.n	638c <tcc_init+0x144>
    6428:	9804      	ldr	r0, [sp, #16]
    642a:	e7af      	b.n	638c <tcc_init+0x144>
    642c:	4644      	mov	r4, r8
    642e:	4655      	mov	r5, sl
    6430:	9b09      	ldr	r3, [sp, #36]	; 0x24
	uint8_t ow_num = _tcc_ow_nums[module_index];
    6432:	4a52      	ldr	r2, [pc, #328]	; (657c <tcc_init+0x334>)
    6434:	5cd2      	ldrb	r2, [r2, r3]
    6436:	4691      	mov	r9, r2
    6438:	4651      	mov	r1, sl
    643a:	3150      	adds	r1, #80	; 0x50
    643c:	4650      	mov	r0, sl
    643e:	3041      	adds	r0, #65	; 0x41
	drvctrl = 0;
    6440:	2700      	movs	r7, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    6442:	2200      	movs	r2, #0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    6444:	2601      	movs	r6, #1
    6446:	46b2      	mov	sl, r6
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    6448:	2602      	movs	r6, #2
    644a:	36ff      	adds	r6, #255	; 0xff
    644c:	46b3      	mov	fp, r6
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    644e:	2680      	movs	r6, #128	; 0x80
    6450:	0276      	lsls	r6, r6, #9
    6452:	46b0      	mov	r8, r6
    6454:	46a4      	mov	ip, r4
    6456:	001c      	movs	r4, r3
    6458:	464b      	mov	r3, r9
    645a:	e00f      	b.n	647c <tcc_init+0x234>
		if (config->wave_ext.non_recoverable_fault[i].output !=
    645c:	7806      	ldrb	r6, [r0, #0]
    645e:	2e00      	cmp	r6, #0
    6460:	d007      	beq.n	6472 <tcc_init+0x22a>
			if (i >= ow_num) {
    6462:	4293      	cmp	r3, r2
    6464:	d800      	bhi.n	6468 <tcc_init+0x220>
    6466:	e0e7      	b.n	6638 <tcc_init+0x3f0>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    6468:	2e02      	cmp	r6, #2
    646a:	d014      	beq.n	6496 <tcc_init+0x24e>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    646c:	4656      	mov	r6, sl
    646e:	4096      	lsls	r6, r2
    6470:	4337      	orrs	r7, r6
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    6472:	3201      	adds	r2, #1
    6474:	3101      	adds	r1, #1
    6476:	3002      	adds	r0, #2
    6478:	2a08      	cmp	r2, #8
    647a:	d010      	beq.n	649e <tcc_init+0x256>
		if (config->wave_ext.invert[i]) {
    647c:	780e      	ldrb	r6, [r1, #0]
    647e:	2e00      	cmp	r6, #0
    6480:	d0ec      	beq.n	645c <tcc_init+0x214>
			if (i >= ow_num) {
    6482:	4293      	cmp	r3, r2
    6484:	d800      	bhi.n	6488 <tcc_init+0x240>
    6486:	e0d5      	b.n	6634 <tcc_init+0x3ec>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    6488:	4646      	mov	r6, r8
    648a:	4096      	lsls	r6, r2
    648c:	4337      	orrs	r7, r6
		if (config->wave_ext.non_recoverable_fault[i].output !=
    648e:	7806      	ldrb	r6, [r0, #0]
    6490:	2e00      	cmp	r6, #0
    6492:	d1e9      	bne.n	6468 <tcc_init+0x220>
    6494:	e7ed      	b.n	6472 <tcc_init+0x22a>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    6496:	465e      	mov	r6, fp
    6498:	4096      	lsls	r6, r2
    649a:	4337      	orrs	r7, r6
    649c:	e7e9      	b.n	6472 <tcc_init+0x22a>
    649e:	4699      	mov	r9, r3
    64a0:	0023      	movs	r3, r4
    64a2:	4664      	mov	r4, ip
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    64a4:	7e6a      	ldrb	r2, [r5, #25]
    64a6:	0112      	lsls	r2, r2, #4
    64a8:	2130      	movs	r1, #48	; 0x30
    64aa:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    64ac:	7e28      	ldrb	r0, [r5, #24]
    64ae:	2207      	movs	r2, #7
    64b0:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    64b2:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    64b4:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
    64b6:	2080      	movs	r0, #128	; 0x80
    64b8:	0240      	lsls	r0, r0, #9
    64ba:	000e      	movs	r6, r1
    64bc:	e002      	b.n	64c4 <tcc_init+0x27c>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    64be:	3201      	adds	r2, #1
    64c0:	2a04      	cmp	r2, #4
    64c2:	d00b      	beq.n	64dc <tcc_init+0x294>
		if (wav_cfg->wave_polarity[n]) {
    64c4:	18a9      	adds	r1, r5, r2
    64c6:	7d09      	ldrb	r1, [r1, #20]
    64c8:	2900      	cmp	r1, #0
    64ca:	d0f8      	beq.n	64be <tcc_init+0x276>
			if (n >= cc_num) {
    64cc:	9905      	ldr	r1, [sp, #20]
    64ce:	4291      	cmp	r1, r2
    64d0:	dc00      	bgt.n	64d4 <tcc_init+0x28c>
    64d2:	e0b3      	b.n	663c <tcc_init+0x3f4>
			wave |= (TCC_WAVE_POL0 << n);
    64d4:	0001      	movs	r1, r0
    64d6:	4091      	lsls	r1, r2
    64d8:	430e      	orrs	r6, r1
    64da:	e7f0      	b.n	64be <tcc_init+0x276>
    64dc:	46b2      	mov	sl, r6
    64de:	9801      	ldr	r0, [sp, #4]
    64e0:	0002      	movs	r2, r0
    64e2:	3204      	adds	r2, #4
    64e4:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
    64e6:	2100      	movs	r1, #0
    64e8:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    64ea:	4282      	cmp	r2, r0
    64ec:	d1fc      	bne.n	64e8 <tcc_init+0x2a0>
	module_inst->register_callback_mask = 0;
    64ee:	2200      	movs	r2, #0
    64f0:	9801      	ldr	r0, [sp, #4]
    64f2:	6342      	str	r2, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    64f4:	6382      	str	r2, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    64f6:	0099      	lsls	r1, r3, #2
    64f8:	4a22      	ldr	r2, [pc, #136]	; (6584 <tcc_init+0x33c>)
    64fa:	5088      	str	r0, [r1, r2]
	module_inst->hw = hw;
    64fc:	6004      	str	r4, [r0, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    64fe:	22a0      	movs	r2, #160	; 0xa0
    6500:	5ca9      	ldrb	r1, [r5, r2]
    6502:	3a64      	subs	r2, #100	; 0x64
    6504:	5481      	strb	r1, [r0, r2]
	gclk_chan_config.source_generator = config->counter.clock_source;
    6506:	a90d      	add	r1, sp, #52	; 0x34
    6508:	7aaa      	ldrb	r2, [r5, #10]
    650a:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    650c:	4a1e      	ldr	r2, [pc, #120]	; (6588 <tcc_init+0x340>)
    650e:	5cd6      	ldrb	r6, [r2, r3]
    6510:	0030      	movs	r0, r6
    6512:	4b1e      	ldr	r3, [pc, #120]	; (658c <tcc_init+0x344>)
    6514:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    6516:	0030      	movs	r0, r6
    6518:	4b1d      	ldr	r3, [pc, #116]	; (6590 <tcc_init+0x348>)
    651a:	4798      	blx	r3
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    651c:	464b      	mov	r3, r9
    651e:	2b00      	cmp	r3, #0
    6520:	dd3c      	ble.n	659c <tcc_init+0x354>
    6522:	002e      	movs	r6, r5
    6524:	3658      	adds	r6, #88	; 0x58
    6526:	3398      	adds	r3, #152	; 0x98
    6528:	4698      	mov	r8, r3
    652a:	44a8      	add	r8, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    652c:	2301      	movs	r3, #1
    652e:	4699      	mov	r9, r3
		system_pinmux_pin_set_config(
    6530:	46ab      	mov	fp, r5
    6532:	4645      	mov	r5, r8
    6534:	46a0      	mov	r8, r4
    6536:	9c08      	ldr	r4, [sp, #32]
    6538:	e003      	b.n	6542 <tcc_init+0x2fa>
    653a:	3401      	adds	r4, #1
    653c:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    653e:	42ac      	cmp	r4, r5
    6540:	d02a      	beq.n	6598 <tcc_init+0x350>
		if (!config->pins.enable_wave_out_pin[i]) {
    6542:	7823      	ldrb	r3, [r4, #0]
    6544:	2b00      	cmp	r3, #0
    6546:	d0f8      	beq.n	653a <tcc_init+0x2f2>
    6548:	ab0c      	add	r3, sp, #48	; 0x30
    654a:	464a      	mov	r2, r9
    654c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    654e:	2300      	movs	r3, #0
    6550:	aa0c      	add	r2, sp, #48	; 0x30
    6552:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    6554:	0013      	movs	r3, r2
    6556:	2220      	movs	r2, #32
    6558:	18b2      	adds	r2, r6, r2
    655a:	7812      	ldrb	r2, [r2, #0]
    655c:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    655e:	464a      	mov	r2, r9
    6560:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
    6562:	7830      	ldrb	r0, [r6, #0]
    6564:	0019      	movs	r1, r3
    6566:	4b0b      	ldr	r3, [pc, #44]	; (6594 <tcc_init+0x34c>)
    6568:	4798      	blx	r3
    656a:	e7e6      	b.n	653a <tcc_init+0x2f2>
    656c:	000060c9 	.word	0x000060c9
    6570:	40000400 	.word	0x40000400
    6574:	0000de38 	.word	0x0000de38
    6578:	0000de4c 	.word	0x0000de4c
    657c:	0000de58 	.word	0x0000de58
    6580:	0000de44 	.word	0x0000de44
    6584:	2000106c 	.word	0x2000106c
    6588:	0000de48 	.word	0x0000de48
    658c:	00005f71 	.word	0x00005f71
    6590:	00005ee5 	.word	0x00005ee5
    6594:	00006069 	.word	0x00006069
    6598:	4644      	mov	r4, r8
    659a:	465d      	mov	r5, fp
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    659c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    659e:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    65a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    65a2:	0212      	lsls	r2, r2, #8
    65a4:	4313      	orrs	r3, r2
    65a6:	9a02      	ldr	r2, [sp, #8]
    65a8:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    65aa:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    65ac:	2204      	movs	r2, #4
    65ae:	68a3      	ldr	r3, [r4, #8]
    65b0:	421a      	tst	r2, r3
    65b2:	d1fc      	bne.n	65ae <tcc_init+0x366>
	hw->CTRLBCLR.reg = 0xFF;
    65b4:	23ff      	movs	r3, #255	; 0xff
    65b6:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    65b8:	2204      	movs	r2, #4
    65ba:	68a3      	ldr	r3, [r4, #8]
    65bc:	421a      	tst	r2, r3
    65be:	d1fc      	bne.n	65ba <tcc_init+0x372>
	hw->CTRLBSET.reg = ctrlb;
    65c0:	466b      	mov	r3, sp
    65c2:	7e1b      	ldrb	r3, [r3, #24]
    65c4:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
    65c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    65c8:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    65ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    65cc:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
    65ce:	61a7      	str	r7, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    65d0:	4a1d      	ldr	r2, [pc, #116]	; (6648 <tcc_init+0x400>)
    65d2:	68a3      	ldr	r3, [r4, #8]
    65d4:	4213      	tst	r3, r2
    65d6:	d1fc      	bne.n	65d2 <tcc_init+0x38a>
	hw->WAVE.reg = waves[0];
    65d8:	4653      	mov	r3, sl
    65da:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    65dc:	2210      	movs	r2, #16
    65de:	68a3      	ldr	r3, [r4, #8]
    65e0:	421a      	tst	r2, r3
    65e2:	d1fc      	bne.n	65de <tcc_init+0x396>
	hw->COUNT.reg = config->counter.count;
    65e4:	682b      	ldr	r3, [r5, #0]
    65e6:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    65e8:	4a18      	ldr	r2, [pc, #96]	; (664c <tcc_init+0x404>)
    65ea:	68a3      	ldr	r3, [r4, #8]
    65ec:	4213      	tst	r3, r2
    65ee:	d1fc      	bne.n	65ea <tcc_init+0x3a2>
	hw->PER.reg = (config->counter.period);
    65f0:	686b      	ldr	r3, [r5, #4]
    65f2:	6423      	str	r3, [r4, #64]	; 0x40
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    65f4:	9805      	ldr	r0, [sp, #20]
    65f6:	2800      	cmp	r0, #0
    65f8:	dd22      	ble.n	6640 <tcc_init+0x3f8>
    65fa:	351c      	adds	r5, #28
    65fc:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    65fe:	4e14      	ldr	r6, [pc, #80]	; (6650 <tcc_init+0x408>)
    6600:	0032      	movs	r2, r6
    6602:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    6604:	68a3      	ldr	r3, [r4, #8]
    6606:	421a      	tst	r2, r3
    6608:	d1fc      	bne.n	6604 <tcc_init+0x3bc>
		hw->CC[i].reg = (config->compare.match[i]);
    660a:	cd04      	ldmia	r5!, {r2}
    660c:	000b      	movs	r3, r1
    660e:	3310      	adds	r3, #16
    6610:	009b      	lsls	r3, r3, #2
    6612:	18e3      	adds	r3, r4, r3
    6614:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    6616:	3101      	adds	r1, #1
    6618:	4288      	cmp	r0, r1
    661a:	dcf1      	bgt.n	6600 <tcc_init+0x3b8>
	return STATUS_OK;
    661c:	2000      	movs	r0, #0
    661e:	e62d      	b.n	627c <tcc_init+0x34>
			return STATUS_ERR_INVALID_ARG;
    6620:	2017      	movs	r0, #23
    6622:	e62b      	b.n	627c <tcc_init+0x34>
    6624:	2017      	movs	r0, #23
    6626:	e629      	b.n	627c <tcc_init+0x34>
    6628:	2017      	movs	r0, #23
    662a:	e627      	b.n	627c <tcc_init+0x34>
    662c:	2017      	movs	r0, #23
    662e:	e625      	b.n	627c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    6630:	2017      	movs	r0, #23
    6632:	e623      	b.n	627c <tcc_init+0x34>
			if (i >= ow_num) {
    6634:	2017      	movs	r0, #23
    6636:	e621      	b.n	627c <tcc_init+0x34>
			if (i >= ow_num) {
    6638:	2017      	movs	r0, #23
    663a:	e61f      	b.n	627c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    663c:	2017      	movs	r0, #23
    663e:	e61d      	b.n	627c <tcc_init+0x34>
	return STATUS_OK;
    6640:	2000      	movs	r0, #0
    6642:	e61b      	b.n	627c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    6644:	2017      	movs	r0, #23
    6646:	e619      	b.n	627c <tcc_init+0x34>
    6648:	00020040 	.word	0x00020040
    664c:	00040080 	.word	0x00040080
    6650:	00080100 	.word	0x00080100

00006654 <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    6654:	0092      	lsls	r2, r2, #2
    6656:	1883      	adds	r3, r0, r2
    6658:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    665a:	4b03      	ldr	r3, [pc, #12]	; (6668 <tcc_register_callback+0x14>)
    665c:	58d3      	ldr	r3, [r2, r3]
    665e:	6b42      	ldr	r2, [r0, #52]	; 0x34
    6660:	4313      	orrs	r3, r2
    6662:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
    6664:	2000      	movs	r0, #0
    6666:	4770      	bx	lr
    6668:	0000de5c 	.word	0x0000de5c

0000666c <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    666c:	b570      	push	{r4, r5, r6, lr}
    666e:	0004      	movs	r4, r0
    6670:	000d      	movs	r5, r1
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    6672:	6800      	ldr	r0, [r0, #0]
    6674:	4b09      	ldr	r3, [pc, #36]	; (669c <tcc_enable_callback+0x30>)
    6676:	4798      	blx	r3
	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    6678:	4b09      	ldr	r3, [pc, #36]	; (66a0 <tcc_enable_callback+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    667a:	5c1b      	ldrb	r3, [r3, r0]
    667c:	221f      	movs	r2, #31
    667e:	401a      	ands	r2, r3
    6680:	2301      	movs	r3, #1
    6682:	4093      	lsls	r3, r2
    6684:	4a07      	ldr	r2, [pc, #28]	; (66a4 <tcc_enable_callback+0x38>)
    6686:	6013      	str	r3, [r2, #0]

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    6688:	00ad      	lsls	r5, r5, #2
    668a:	4b07      	ldr	r3, [pc, #28]	; (66a8 <tcc_enable_callback+0x3c>)
    668c:	58ea      	ldr	r2, [r5, r3]
    668e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    6690:	4313      	orrs	r3, r2
    6692:	63a3      	str	r3, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    6694:	6823      	ldr	r3, [r4, #0]
    6696:	629a      	str	r2, [r3, #40]	; 0x28
}
    6698:	bd70      	pop	{r4, r5, r6, pc}
    669a:	46c0      	nop			; (mov r8, r8)
    669c:	000060c9 	.word	0x000060c9
    66a0:	0000de8c 	.word	0x0000de8c
    66a4:	e000e100 	.word	0xe000e100
    66a8:	0000de5c 	.word	0x0000de5c

000066ac <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    66ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    66ae:	46c6      	mov	lr, r8
    66b0:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    66b2:	0080      	lsls	r0, r0, #2
    66b4:	4b0e      	ldr	r3, [pc, #56]	; (66f0 <_tcc_interrupt_handler+0x44>)
    66b6:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    66b8:	683b      	ldr	r3, [r7, #0]
    66ba:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    66bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    66be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    66c0:	4013      	ands	r3, r2
    66c2:	401e      	ands	r6, r3
    66c4:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    66c6:	4b0b      	ldr	r3, [pc, #44]	; (66f4 <_tcc_interrupt_handler+0x48>)
    66c8:	4698      	mov	r8, r3
    66ca:	e002      	b.n	66d2 <_tcc_interrupt_handler+0x26>
    66cc:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    66ce:	2c30      	cmp	r4, #48	; 0x30
    66d0:	d00a      	beq.n	66e8 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    66d2:	4643      	mov	r3, r8
    66d4:	58e5      	ldr	r5, [r4, r3]
    66d6:	4235      	tst	r5, r6
    66d8:	d0f8      	beq.n	66cc <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    66da:	193b      	adds	r3, r7, r4
    66dc:	685b      	ldr	r3, [r3, #4]
    66de:	0038      	movs	r0, r7
    66e0:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    66e2:	683b      	ldr	r3, [r7, #0]
    66e4:	62dd      	str	r5, [r3, #44]	; 0x2c
    66e6:	e7f1      	b.n	66cc <_tcc_interrupt_handler+0x20>
		}
	}
}
    66e8:	bc04      	pop	{r2}
    66ea:	4690      	mov	r8, r2
    66ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66ee:	46c0      	nop			; (mov r8, r8)
    66f0:	2000106c 	.word	0x2000106c
    66f4:	0000de5c 	.word	0x0000de5c

000066f8 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    66f8:	b510      	push	{r4, lr}
    66fa:	2000      	movs	r0, #0
    66fc:	4b01      	ldr	r3, [pc, #4]	; (6704 <TCC0_Handler+0xc>)
    66fe:	4798      	blx	r3
    6700:	bd10      	pop	{r4, pc}
    6702:	46c0      	nop			; (mov r8, r8)
    6704:	000066ad 	.word	0x000066ad

00006708 <TCC1_Handler>:
    6708:	b510      	push	{r4, lr}
    670a:	2001      	movs	r0, #1
    670c:	4b01      	ldr	r3, [pc, #4]	; (6714 <TCC1_Handler+0xc>)
    670e:	4798      	blx	r3
    6710:	bd10      	pop	{r4, pc}
    6712:	46c0      	nop			; (mov r8, r8)
    6714:	000066ad 	.word	0x000066ad

00006718 <TCC2_Handler>:
    6718:	b510      	push	{r4, lr}
    671a:	2002      	movs	r0, #2
    671c:	4b01      	ldr	r3, [pc, #4]	; (6724 <TCC2_Handler+0xc>)
    671e:	4798      	blx	r3
    6720:	bd10      	pop	{r4, pc}
    6722:	46c0      	nop			; (mov r8, r8)
    6724:	000066ad 	.word	0x000066ad

00006728 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    6728:	e7fe      	b.n	6728 <Dummy_Handler>
	...

0000672c <Reset_Handler>:
{
    672c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    672e:	4a2a      	ldr	r2, [pc, #168]	; (67d8 <Reset_Handler+0xac>)
    6730:	4b2a      	ldr	r3, [pc, #168]	; (67dc <Reset_Handler+0xb0>)
    6732:	429a      	cmp	r2, r3
    6734:	d011      	beq.n	675a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    6736:	001a      	movs	r2, r3
    6738:	4b29      	ldr	r3, [pc, #164]	; (67e0 <Reset_Handler+0xb4>)
    673a:	429a      	cmp	r2, r3
    673c:	d20d      	bcs.n	675a <Reset_Handler+0x2e>
    673e:	4a29      	ldr	r2, [pc, #164]	; (67e4 <Reset_Handler+0xb8>)
    6740:	3303      	adds	r3, #3
    6742:	1a9b      	subs	r3, r3, r2
    6744:	089b      	lsrs	r3, r3, #2
    6746:	3301      	adds	r3, #1
    6748:	009b      	lsls	r3, r3, #2
    674a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    674c:	4823      	ldr	r0, [pc, #140]	; (67dc <Reset_Handler+0xb0>)
    674e:	4922      	ldr	r1, [pc, #136]	; (67d8 <Reset_Handler+0xac>)
    6750:	588c      	ldr	r4, [r1, r2]
    6752:	5084      	str	r4, [r0, r2]
    6754:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    6756:	429a      	cmp	r2, r3
    6758:	d1fa      	bne.n	6750 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    675a:	4a23      	ldr	r2, [pc, #140]	; (67e8 <Reset_Handler+0xbc>)
    675c:	4b23      	ldr	r3, [pc, #140]	; (67ec <Reset_Handler+0xc0>)
    675e:	429a      	cmp	r2, r3
    6760:	d20a      	bcs.n	6778 <Reset_Handler+0x4c>
    6762:	43d3      	mvns	r3, r2
    6764:	4921      	ldr	r1, [pc, #132]	; (67ec <Reset_Handler+0xc0>)
    6766:	185b      	adds	r3, r3, r1
    6768:	2103      	movs	r1, #3
    676a:	438b      	bics	r3, r1
    676c:	3304      	adds	r3, #4
    676e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    6770:	2100      	movs	r1, #0
    6772:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    6774:	4293      	cmp	r3, r2
    6776:	d1fc      	bne.n	6772 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    6778:	4a1d      	ldr	r2, [pc, #116]	; (67f0 <Reset_Handler+0xc4>)
    677a:	21ff      	movs	r1, #255	; 0xff
    677c:	4b1d      	ldr	r3, [pc, #116]	; (67f4 <Reset_Handler+0xc8>)
    677e:	438b      	bics	r3, r1
    6780:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    6782:	39fd      	subs	r1, #253	; 0xfd
    6784:	2390      	movs	r3, #144	; 0x90
    6786:	005b      	lsls	r3, r3, #1
    6788:	4a1b      	ldr	r2, [pc, #108]	; (67f8 <Reset_Handler+0xcc>)
    678a:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    678c:	4a1b      	ldr	r2, [pc, #108]	; (67fc <Reset_Handler+0xd0>)
    678e:	78d3      	ldrb	r3, [r2, #3]
    6790:	2503      	movs	r5, #3
    6792:	43ab      	bics	r3, r5
    6794:	2402      	movs	r4, #2
    6796:	4323      	orrs	r3, r4
    6798:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    679a:	78d3      	ldrb	r3, [r2, #3]
    679c:	270c      	movs	r7, #12
    679e:	43bb      	bics	r3, r7
    67a0:	2608      	movs	r6, #8
    67a2:	4333      	orrs	r3, r6
    67a4:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    67a6:	4b16      	ldr	r3, [pc, #88]	; (6800 <Reset_Handler+0xd4>)
    67a8:	7b98      	ldrb	r0, [r3, #14]
    67aa:	2230      	movs	r2, #48	; 0x30
    67ac:	4390      	bics	r0, r2
    67ae:	2220      	movs	r2, #32
    67b0:	4310      	orrs	r0, r2
    67b2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    67b4:	7b99      	ldrb	r1, [r3, #14]
    67b6:	43b9      	bics	r1, r7
    67b8:	4331      	orrs	r1, r6
    67ba:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    67bc:	7b9a      	ldrb	r2, [r3, #14]
    67be:	43aa      	bics	r2, r5
    67c0:	4322      	orrs	r2, r4
    67c2:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    67c4:	4a0f      	ldr	r2, [pc, #60]	; (6804 <Reset_Handler+0xd8>)
    67c6:	6853      	ldr	r3, [r2, #4]
    67c8:	2180      	movs	r1, #128	; 0x80
    67ca:	430b      	orrs	r3, r1
    67cc:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    67ce:	4b0e      	ldr	r3, [pc, #56]	; (6808 <Reset_Handler+0xdc>)
    67d0:	4798      	blx	r3
        main();
    67d2:	4b0e      	ldr	r3, [pc, #56]	; (680c <Reset_Handler+0xe0>)
    67d4:	4798      	blx	r3
    67d6:	e7fe      	b.n	67d6 <Reset_Handler+0xaa>
    67d8:	0000f4b0 	.word	0x0000f4b0
    67dc:	20000000 	.word	0x20000000
    67e0:	200002fc 	.word	0x200002fc
    67e4:	20000004 	.word	0x20000004
    67e8:	200002fc 	.word	0x200002fc
    67ec:	200012bc 	.word	0x200012bc
    67f0:	e000ed00 	.word	0xe000ed00
    67f4:	00000000 	.word	0x00000000
    67f8:	41007000 	.word	0x41007000
    67fc:	41005000 	.word	0x41005000
    6800:	41004800 	.word	0x41004800
    6804:	41004000 	.word	0x41004000
    6808:	0000b685 	.word	0x0000b685
    680c:	0000af6d 	.word	0x0000af6d

00006810 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    6810:	b5f0      	push	{r4, r5, r6, r7, lr}
    6812:	46c6      	mov	lr, r8
    6814:	b500      	push	{lr}
    6816:	000c      	movs	r4, r1
    6818:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    681a:	2800      	cmp	r0, #0
    681c:	d10f      	bne.n	683e <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    681e:	2a00      	cmp	r2, #0
    6820:	dd11      	ble.n	6846 <_read+0x36>
    6822:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    6824:	4e09      	ldr	r6, [pc, #36]	; (684c <_read+0x3c>)
    6826:	4d0a      	ldr	r5, [pc, #40]	; (6850 <_read+0x40>)
    6828:	6830      	ldr	r0, [r6, #0]
    682a:	0021      	movs	r1, r4
    682c:	682b      	ldr	r3, [r5, #0]
    682e:	4798      	blx	r3
		ptr++;
    6830:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    6832:	42bc      	cmp	r4, r7
    6834:	d1f8      	bne.n	6828 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    6836:	4640      	mov	r0, r8
    6838:	bc04      	pop	{r2}
    683a:	4690      	mov	r8, r2
    683c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    683e:	2301      	movs	r3, #1
    6840:	425b      	negs	r3, r3
    6842:	4698      	mov	r8, r3
    6844:	e7f7      	b.n	6836 <_read+0x26>
	for (; len > 0; --len) {
    6846:	4680      	mov	r8, r0
    6848:	e7f5      	b.n	6836 <_read+0x26>
    684a:	46c0      	nop			; (mov r8, r8)
    684c:	20001080 	.word	0x20001080
    6850:	20001078 	.word	0x20001078

00006854 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    6854:	b5f0      	push	{r4, r5, r6, r7, lr}
    6856:	46c6      	mov	lr, r8
    6858:	b500      	push	{lr}
    685a:	000e      	movs	r6, r1
    685c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    685e:	3801      	subs	r0, #1
    6860:	2802      	cmp	r0, #2
    6862:	d810      	bhi.n	6886 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    6864:	2a00      	cmp	r2, #0
    6866:	d011      	beq.n	688c <_write+0x38>
    6868:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    686a:	4b0c      	ldr	r3, [pc, #48]	; (689c <_write+0x48>)
    686c:	4698      	mov	r8, r3
    686e:	4f0c      	ldr	r7, [pc, #48]	; (68a0 <_write+0x4c>)
    6870:	4643      	mov	r3, r8
    6872:	6818      	ldr	r0, [r3, #0]
    6874:	5d31      	ldrb	r1, [r6, r4]
    6876:	683b      	ldr	r3, [r7, #0]
    6878:	4798      	blx	r3
    687a:	2800      	cmp	r0, #0
    687c:	db08      	blt.n	6890 <_write+0x3c>
			return -1;
		}
		++nChars;
    687e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    6880:	42a5      	cmp	r5, r4
    6882:	d1f5      	bne.n	6870 <_write+0x1c>
    6884:	e006      	b.n	6894 <_write+0x40>
		return -1;
    6886:	2401      	movs	r4, #1
    6888:	4264      	negs	r4, r4
    688a:	e003      	b.n	6894 <_write+0x40>
	for (; len != 0; --len) {
    688c:	0014      	movs	r4, r2
    688e:	e001      	b.n	6894 <_write+0x40>
			return -1;
    6890:	2401      	movs	r4, #1
    6892:	4264      	negs	r4, r4
	}
	return nChars;
}
    6894:	0020      	movs	r0, r4
    6896:	bc04      	pop	{r2}
    6898:	4690      	mov	r8, r2
    689a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    689c:	20001080 	.word	0x20001080
    68a0:	2000107c 	.word	0x2000107c

000068a4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    68a4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    68a6:	4a06      	ldr	r2, [pc, #24]	; (68c0 <_sbrk+0x1c>)
    68a8:	6812      	ldr	r2, [r2, #0]
    68aa:	2a00      	cmp	r2, #0
    68ac:	d004      	beq.n	68b8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    68ae:	4a04      	ldr	r2, [pc, #16]	; (68c0 <_sbrk+0x1c>)
    68b0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    68b2:	18c3      	adds	r3, r0, r3
    68b4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    68b6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    68b8:	4902      	ldr	r1, [pc, #8]	; (68c4 <_sbrk+0x20>)
    68ba:	4a01      	ldr	r2, [pc, #4]	; (68c0 <_sbrk+0x1c>)
    68bc:	6011      	str	r1, [r2, #0]
    68be:	e7f6      	b.n	68ae <_sbrk+0xa>
    68c0:	200003f8 	.word	0x200003f8
    68c4:	200032c0 	.word	0x200032c0

000068c8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    68c8:	2001      	movs	r0, #1
    68ca:	4240      	negs	r0, r0
    68cc:	4770      	bx	lr

000068ce <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    68ce:	2380      	movs	r3, #128	; 0x80
    68d0:	019b      	lsls	r3, r3, #6
    68d2:	604b      	str	r3, [r1, #4]

	return 0;
}
    68d4:	2000      	movs	r0, #0
    68d6:	4770      	bx	lr

000068d8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    68d8:	2001      	movs	r0, #1
    68da:	4770      	bx	lr

000068dc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    68dc:	2000      	movs	r0, #0
    68de:	4770      	bx	lr

000068e0 <disk_initialize>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_PROTECT).
 */
DSTATUS disk_initialize(BYTE drv)
{
    68e0:	b530      	push	{r4, r5, lr}
    68e2:	b087      	sub	sp, #28
    68e4:	0004      	movs	r4, r0
	/* Initialize and set time structure to default */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    68e6:	aa01      	add	r2, sp, #4
    68e8:	23a0      	movs	r3, #160	; 0xa0
    68ea:	011b      	lsls	r3, r3, #4
    68ec:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    68ee:	2300      	movs	r3, #0
    68f0:	7093      	strb	r3, [r2, #2]
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    68f2:	70d3      	strb	r3, [r2, #3]
#endif
	config->clock_24h           = false;
	config->year_init_value     = 2000;
    68f4:	21fa      	movs	r1, #250	; 0xfa
    68f6:	00c9      	lsls	r1, r1, #3
    68f8:	80d1      	strh	r1, [r2, #6]
	config_rtc_calendar.clock_24h     = true;
    68fa:	2101      	movs	r1, #1
    68fc:	7111      	strb	r1, [r2, #4]
	config_rtc_calendar.alarm[0].time = init_time;
    68fe:	2004      	movs	r0, #4
    6900:	7210      	strb	r0, [r2, #8]
    6902:	7253      	strb	r3, [r2, #9]
    6904:	7293      	strb	r3, [r2, #10]
    6906:	72d3      	strb	r3, [r2, #11]
    6908:	7311      	strb	r1, [r2, #12]
    690a:	7351      	strb	r1, [r2, #13]
    690c:	4b14      	ldr	r3, [pc, #80]	; (6960 <disk_initialize+0x80>)
    690e:	81d3      	strh	r3, [r2, #14]
	config_rtc_calendar.alarm[0].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    6910:	2306      	movs	r3, #6
    6912:	7413      	strb	r3, [r2, #16]
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar);
    6914:	4d13      	ldr	r5, [pc, #76]	; (6964 <disk_initialize+0x84>)
    6916:	4914      	ldr	r1, [pc, #80]	; (6968 <disk_initialize+0x88>)
    6918:	0028      	movs	r0, r5
    691a:	4b14      	ldr	r3, [pc, #80]	; (696c <disk_initialize+0x8c>)
    691c:	4798      	blx	r3
	rtc_calendar_enable(&rtc_instance);
    691e:	0028      	movs	r0, r5
    6920:	4b13      	ldr	r3, [pc, #76]	; (6970 <disk_initialize+0x90>)
    6922:	4798      	blx	r3
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
		/* At least one of the LUN should be defined */
		return STA_NOINIT;
    6924:	2001      	movs	r0, #1
	if (drv > MAX_LUN) {
    6926:	2c01      	cmp	r4, #1
    6928:	d901      	bls.n	692e <disk_initialize+0x4e>
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
}
    692a:	b007      	add	sp, #28
    692c:	bd30      	pop	{r4, r5, pc}
		mem_status = mem_test_unit_ready(drv);
    692e:	0020      	movs	r0, r4
    6930:	4b10      	ldr	r3, [pc, #64]	; (6974 <disk_initialize+0x94>)
    6932:	4798      	blx	r3
    6934:	0003      	movs	r3, r0
		if (CTRL_BUSY != mem_status) {
    6936:	2803      	cmp	r0, #3
    6938:	d106      	bne.n	6948 <disk_initialize+0x68>
		mem_status = mem_test_unit_ready(drv);
    693a:	0020      	movs	r0, r4
    693c:	4b0d      	ldr	r3, [pc, #52]	; (6974 <disk_initialize+0x94>)
    693e:	4798      	blx	r3
    6940:	0003      	movs	r3, r0
		return STA_NOINIT;
    6942:	2001      	movs	r0, #1
		if (CTRL_BUSY != mem_status) {
    6944:	2b03      	cmp	r3, #3
    6946:	d0f0      	beq.n	692a <disk_initialize+0x4a>
	if (mem_status != CTRL_GOOD) {
    6948:	2b00      	cmp	r3, #0
    694a:	d106      	bne.n	695a <disk_initialize+0x7a>
	if (mem_wr_protect(drv)) {
    694c:	0020      	movs	r0, r4
    694e:	4b0a      	ldr	r3, [pc, #40]	; (6978 <disk_initialize+0x98>)
    6950:	4798      	blx	r3
	return 0;
    6952:	1e43      	subs	r3, r0, #1
    6954:	4198      	sbcs	r0, r3
    6956:	0080      	lsls	r0, r0, #2
    6958:	e7e7      	b.n	692a <disk_initialize+0x4a>
		return STA_NOINIT;
    695a:	2001      	movs	r0, #1
    695c:	e7e5      	b.n	692a <disk_initialize+0x4a>
    695e:	46c0      	nop			; (mov r8, r8)
    6960:	000007de 	.word	0x000007de
    6964:	20001084 	.word	0x20001084
    6968:	40001400 	.word	0x40001400
    696c:	00004759 	.word	0x00004759
    6970:	000045f5 	.word	0x000045f5
    6974:	0000402d 	.word	0x0000402d
    6978:	00004069 	.word	0x00004069

0000697c <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
    697c:	b510      	push	{r4, lr}
	switch (mem_test_unit_ready(drv)) {
    697e:	4b05      	ldr	r3, [pc, #20]	; (6994 <disk_status+0x18>)
    6980:	4798      	blx	r3
    6982:	1e03      	subs	r3, r0, #0
    6984:	d004      	beq.n	6990 <disk_status+0x14>
	case CTRL_GOOD:
		return 0;
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
    6986:	2003      	movs	r0, #3
	switch (mem_test_unit_ready(drv)) {
    6988:	2b02      	cmp	r3, #2
    698a:	d000      	beq.n	698e <disk_status+0x12>
	default:
		return STA_NOINIT;
    698c:	3802      	subs	r0, #2
	}
}
    698e:	bd10      	pop	{r4, pc}
		return 0;
    6990:	2000      	movs	r0, #0
    6992:	e7fc      	b.n	698e <disk_status+0x12>
    6994:	0000402d 	.word	0x0000402d

00006998 <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
    6998:	b5f0      	push	{r4, r5, r6, r7, lr}
    699a:	46de      	mov	lr, fp
    699c:	464f      	mov	r7, r9
    699e:	4646      	mov	r6, r8
    69a0:	b5c0      	push	{r6, r7, lr}
    69a2:	b084      	sub	sp, #16
    69a4:	9001      	str	r0, [sp, #4]
    69a6:	000d      	movs	r5, r1
    69a8:	0014      	movs	r4, r2
    69aa:	001f      	movs	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
    69ac:	4b18      	ldr	r3, [pc, #96]	; (6a10 <disk_read+0x78>)
    69ae:	4798      	blx	r3
    69b0:	0006      	movs	r6, r0
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
		return RES_ERROR;
    69b2:	2001      	movs	r0, #1
	if (uc_sector_size == 0) {
    69b4:	2e00      	cmp	r6, #0
    69b6:	d105      	bne.n	69c4 <disk_read+0x2c>
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
    69b8:	b004      	add	sp, #16
    69ba:	bc1c      	pop	{r2, r3, r4}
    69bc:	4690      	mov	r8, r2
    69be:	4699      	mov	r9, r3
    69c0:	46a3      	mov	fp, r4
    69c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	mem_read_capacity(drv, &ul_last_sector_num);
    69c4:	a903      	add	r1, sp, #12
    69c6:	9801      	ldr	r0, [sp, #4]
    69c8:	4b12      	ldr	r3, [pc, #72]	; (6a14 <disk_read+0x7c>)
    69ca:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
    69cc:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
    69ce:	0032      	movs	r2, r6
    69d0:	437a      	muls	r2, r7
    69d2:	1912      	adds	r2, r2, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
    69d4:	9b03      	ldr	r3, [sp, #12]
    69d6:	3301      	adds	r3, #1
    69d8:	4373      	muls	r3, r6
		return RES_PARERR;
    69da:	2004      	movs	r0, #4
	if ((sector + count * uc_sector_size) >
    69dc:	429a      	cmp	r2, r3
    69de:	d8eb      	bhi.n	69b8 <disk_read+0x20>
	for (i = 0; i < count; i++) {
    69e0:	2f00      	cmp	r7, #0
    69e2:	d011      	beq.n	6a08 <disk_read+0x70>
    69e4:	0273      	lsls	r3, r6, #9
    69e6:	4698      	mov	r8, r3
    69e8:	1c7b      	adds	r3, r7, #1
    69ea:	469b      	mov	fp, r3
    69ec:	2701      	movs	r7, #1
		if (memory_2_ram(drv, sector + uc_sector_size * i,
    69ee:	4e0a      	ldr	r6, [pc, #40]	; (6a18 <disk_read+0x80>)
    69f0:	002a      	movs	r2, r5
    69f2:	0021      	movs	r1, r4
    69f4:	9801      	ldr	r0, [sp, #4]
    69f6:	47b0      	blx	r6
    69f8:	2800      	cmp	r0, #0
    69fa:	d107      	bne.n	6a0c <disk_read+0x74>
    69fc:	3701      	adds	r7, #1
    69fe:	444c      	add	r4, r9
    6a00:	4445      	add	r5, r8
	for (i = 0; i < count; i++) {
    6a02:	455f      	cmp	r7, fp
    6a04:	d1f4      	bne.n	69f0 <disk_read+0x58>
    6a06:	e7d7      	b.n	69b8 <disk_read+0x20>
	return RES_OK;
    6a08:	2000      	movs	r0, #0
    6a0a:	e7d5      	b.n	69b8 <disk_read+0x20>
			return RES_ERROR;
    6a0c:	2001      	movs	r0, #1
    6a0e:	e7d3      	b.n	69b8 <disk_read+0x20>
    6a10:	00004061 	.word	0x00004061
    6a14:	00004045 	.word	0x00004045
    6a18:	00004081 	.word	0x00004081

00006a1c <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
    6a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a1e:	46de      	mov	lr, fp
    6a20:	464f      	mov	r7, r9
    6a22:	4646      	mov	r6, r8
    6a24:	b5c0      	push	{r6, r7, lr}
    6a26:	b084      	sub	sp, #16
    6a28:	9001      	str	r0, [sp, #4]
    6a2a:	000d      	movs	r5, r1
    6a2c:	0014      	movs	r4, r2
    6a2e:	001f      	movs	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
    6a30:	4b18      	ldr	r3, [pc, #96]	; (6a94 <disk_write+0x78>)
    6a32:	4798      	blx	r3
    6a34:	0006      	movs	r6, r0
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
		return RES_ERROR;
    6a36:	2001      	movs	r0, #1
	if (uc_sector_size == 0) {
    6a38:	2e00      	cmp	r6, #0
    6a3a:	d105      	bne.n	6a48 <disk_write+0x2c>
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
    6a3c:	b004      	add	sp, #16
    6a3e:	bc1c      	pop	{r2, r3, r4}
    6a40:	4690      	mov	r8, r2
    6a42:	4699      	mov	r9, r3
    6a44:	46a3      	mov	fp, r4
    6a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
	mem_read_capacity(drv, &ul_last_sector_num);
    6a48:	a903      	add	r1, sp, #12
    6a4a:	9801      	ldr	r0, [sp, #4]
    6a4c:	4b12      	ldr	r3, [pc, #72]	; (6a98 <disk_write+0x7c>)
    6a4e:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
    6a50:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
    6a52:	0032      	movs	r2, r6
    6a54:	437a      	muls	r2, r7
    6a56:	1912      	adds	r2, r2, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
    6a58:	9b03      	ldr	r3, [sp, #12]
    6a5a:	3301      	adds	r3, #1
    6a5c:	4373      	muls	r3, r6
		return RES_PARERR;
    6a5e:	2004      	movs	r0, #4
	if ((sector + count * uc_sector_size) >
    6a60:	429a      	cmp	r2, r3
    6a62:	d8eb      	bhi.n	6a3c <disk_write+0x20>
	for (i = 0; i < count; i++) {
    6a64:	2f00      	cmp	r7, #0
    6a66:	d011      	beq.n	6a8c <disk_write+0x70>
    6a68:	0273      	lsls	r3, r6, #9
    6a6a:	4698      	mov	r8, r3
    6a6c:	1c7b      	adds	r3, r7, #1
    6a6e:	469b      	mov	fp, r3
    6a70:	2701      	movs	r7, #1
		if (ram_2_memory(drv, sector + uc_sector_size * i,
    6a72:	4e0a      	ldr	r6, [pc, #40]	; (6a9c <disk_write+0x80>)
    6a74:	002a      	movs	r2, r5
    6a76:	0021      	movs	r1, r4
    6a78:	9801      	ldr	r0, [sp, #4]
    6a7a:	47b0      	blx	r6
    6a7c:	2800      	cmp	r0, #0
    6a7e:	d107      	bne.n	6a90 <disk_write+0x74>
    6a80:	3701      	adds	r7, #1
    6a82:	444c      	add	r4, r9
    6a84:	4445      	add	r5, r8
	for (i = 0; i < count; i++) {
    6a86:	455f      	cmp	r7, fp
    6a88:	d1f4      	bne.n	6a74 <disk_write+0x58>
    6a8a:	e7d7      	b.n	6a3c <disk_write+0x20>
	return RES_OK;
    6a8c:	2000      	movs	r0, #0
    6a8e:	e7d5      	b.n	6a3c <disk_write+0x20>
			return RES_ERROR;
    6a90:	2001      	movs	r0, #1
    6a92:	e7d3      	b.n	6a3c <disk_write+0x20>
    6a94:	00004061 	.word	0x00004061
    6a98:	00004045 	.word	0x00004045
    6a9c:	000040a1 	.word	0x000040a1

00006aa0 <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
    6aa0:	b510      	push	{r4, lr}
    6aa2:	b082      	sub	sp, #8
    6aa4:	0014      	movs	r4, r2
	DRESULT res = RES_PARERR;

	switch (ctrl) {
    6aa6:	2901      	cmp	r1, #1
    6aa8:	d00b      	beq.n	6ac2 <disk_ioctl+0x22>
    6aaa:	2900      	cmp	r1, #0
    6aac:	d020      	beq.n	6af0 <disk_ioctl+0x50>
    6aae:	2902      	cmp	r1, #2
    6ab0:	d00f      	beq.n	6ad2 <disk_ioctl+0x32>
			res = RES_NOTRDY;
		}
		break;

	default:
		res = RES_PARERR;
    6ab2:	2004      	movs	r0, #4
	switch (ctrl) {
    6ab4:	2903      	cmp	r1, #3
    6ab6:	d102      	bne.n	6abe <disk_ioctl+0x1e>
		*(DWORD *)buff = 1;
    6ab8:	2301      	movs	r3, #1
    6aba:	6013      	str	r3, [r2, #0]
		res = RES_OK;
    6abc:	2000      	movs	r0, #0
	}

	return res;
}
    6abe:	b002      	add	sp, #8
    6ac0:	bd10      	pop	{r4, pc}
		mem_read_capacity(drv, &ul_last_sector_num);
    6ac2:	a901      	add	r1, sp, #4
    6ac4:	4b0e      	ldr	r3, [pc, #56]	; (6b00 <disk_ioctl+0x60>)
    6ac6:	4798      	blx	r3
		*(DWORD *)buff = ul_last_sector_num + 1;
    6ac8:	9b01      	ldr	r3, [sp, #4]
    6aca:	3301      	adds	r3, #1
    6acc:	6023      	str	r3, [r4, #0]
		res = RES_OK;
    6ace:	2000      	movs	r0, #0
	break;
    6ad0:	e7f5      	b.n	6abe <disk_ioctl+0x1e>
		uint8_t uc_sector_size = mem_sector_size(drv);
    6ad2:	4b0c      	ldr	r3, [pc, #48]	; (6b04 <disk_ioctl+0x64>)
    6ad4:	4798      	blx	r3
		if ((uc_sector_size != SECTOR_SIZE_512) &&
    6ad6:	1e43      	subs	r3, r0, #1
    6ad8:	b2db      	uxtb	r3, r3
    6ada:	2b01      	cmp	r3, #1
    6adc:	d904      	bls.n	6ae8 <disk_ioctl+0x48>
				(uc_sector_size != SECTOR_SIZE_1024) &&
    6ade:	1f03      	subs	r3, r0, #4
    6ae0:	22fb      	movs	r2, #251	; 0xfb
			return RES_ERROR;
    6ae2:	2001      	movs	r0, #1
				(uc_sector_size != SECTOR_SIZE_1024) &&
    6ae4:	4213      	tst	r3, r2
    6ae6:	d1ea      	bne.n	6abe <disk_ioctl+0x1e>
		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
    6ae8:	2300      	movs	r3, #0
    6aea:	7023      	strb	r3, [r4, #0]
		res = RES_OK;
    6aec:	2000      	movs	r0, #0
	break;
    6aee:	e7e6      	b.n	6abe <disk_ioctl+0x1e>
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
    6af0:	4b05      	ldr	r3, [pc, #20]	; (6b08 <disk_ioctl+0x68>)
    6af2:	4798      	blx	r3
    6af4:	2800      	cmp	r0, #0
    6af6:	d001      	beq.n	6afc <disk_ioctl+0x5c>
			res = RES_NOTRDY;
    6af8:	2003      	movs	r0, #3
    6afa:	e7e0      	b.n	6abe <disk_ioctl+0x1e>
			res = RES_OK;
    6afc:	2000      	movs	r0, #0
    6afe:	e7de      	b.n	6abe <disk_ioctl+0x1e>
    6b00:	00004045 	.word	0x00004045
    6b04:	00004061 	.word	0x00004061
    6b08:	0000402d 	.word	0x0000402d

00006b0c <get_fattime>:
 * bit4:0    Second (0..29)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
    6b0c:	b500      	push	{lr}
    6b0e:	b083      	sub	sp, #12
	uint32_t ul_time;
	struct rtc_calendar_time current_time;

	/* Retrieve date and time */
	rtc_calendar_get_time(&rtc_instance, &current_time);
    6b10:	4669      	mov	r1, sp
    6b12:	480f      	ldr	r0, [pc, #60]	; (6b50 <get_fattime+0x44>)
    6b14:	4b0f      	ldr	r3, [pc, #60]	; (6b54 <get_fattime+0x48>)
    6b16:	4798      	blx	r3

	ul_time = ((current_time.year - 1980) << 25)
			| (current_time.month << 21)
    6b18:	466b      	mov	r3, sp
    6b1a:	7958      	ldrb	r0, [r3, #5]
    6b1c:	0540      	lsls	r0, r0, #21
			| (current_time.day << 16)
    6b1e:	791b      	ldrb	r3, [r3, #4]
    6b20:	041b      	lsls	r3, r3, #16
			| (current_time.hour << 11)
			| (current_time.minute << 5)
			| ((current_time.second >> 1) << 0);
    6b22:	4318      	orrs	r0, r3
			| (current_time.hour << 11)
    6b24:	466b      	mov	r3, sp
    6b26:	789b      	ldrb	r3, [r3, #2]
    6b28:	02db      	lsls	r3, r3, #11
			| ((current_time.second >> 1) << 0);
    6b2a:	4318      	orrs	r0, r3
			| (current_time.minute << 5)
    6b2c:	466b      	mov	r3, sp
    6b2e:	785b      	ldrb	r3, [r3, #1]
    6b30:	015b      	lsls	r3, r3, #5
			| ((current_time.second >> 1) << 0);
    6b32:	4318      	orrs	r0, r3
    6b34:	466b      	mov	r3, sp
    6b36:	781b      	ldrb	r3, [r3, #0]
    6b38:	085b      	lsrs	r3, r3, #1
    6b3a:	4318      	orrs	r0, r3
	ul_time = ((current_time.year - 1980) << 25)
    6b3c:	466b      	mov	r3, sp
    6b3e:	88db      	ldrh	r3, [r3, #6]
    6b40:	4a05      	ldr	r2, [pc, #20]	; (6b58 <get_fattime+0x4c>)
    6b42:	4694      	mov	ip, r2
    6b44:	4463      	add	r3, ip
    6b46:	065b      	lsls	r3, r3, #25
			| ((current_time.second >> 1) << 0);
    6b48:	4318      	orrs	r0, r3

	return ul_time;
}
    6b4a:	b003      	add	sp, #12
    6b4c:	bd00      	pop	{pc}
    6b4e:	46c0      	nop			; (mov r8, r8)
    6b50:	20001084 	.word	0x20001084
    6b54:	000046e1 	.word	0x000046e1
    6b58:	fffff844 	.word	0xfffff844

00006b5c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
    6b5c:	b510      	push	{r4, lr}
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
    6b5e:	2a00      	cmp	r2, #0
    6b60:	d005      	beq.n	6b6e <mem_cpy+0x12>
    6b62:	2300      	movs	r3, #0
		*d++ = *s++;
    6b64:	5ccc      	ldrb	r4, [r1, r3]
    6b66:	54c4      	strb	r4, [r0, r3]
    6b68:	3301      	adds	r3, #1
	while (cnt--)
    6b6a:	4293      	cmp	r3, r2
    6b6c:	d1fa      	bne.n	6b64 <mem_cpy+0x8>
}
    6b6e:	bd10      	pop	{r4, pc}

00006b70 <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
    6b70:	2a00      	cmp	r2, #0
    6b72:	d005      	beq.n	6b80 <mem_set+0x10>
    6b74:	0003      	movs	r3, r0
    6b76:	1882      	adds	r2, r0, r2
		*d++ = (BYTE)val;
    6b78:	7019      	strb	r1, [r3, #0]
    6b7a:	3301      	adds	r3, #1
	while (cnt--)
    6b7c:	4293      	cmp	r3, r2
    6b7e:	d1fb      	bne.n	6b78 <mem_set+0x8>
}
    6b80:	4770      	bx	lr

00006b82 <clust2sect>:

static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
    6b82:	0002      	movs	r2, r0
	clst -= 2;
    6b84:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
    6b86:	6983      	ldr	r3, [r0, #24]
    6b88:	3b02      	subs	r3, #2
    6b8a:	2000      	movs	r0, #0
    6b8c:	4299      	cmp	r1, r3
    6b8e:	d203      	bcs.n	6b98 <clust2sect+0x16>
	return clst * fs->csize + fs->database;
    6b90:	7890      	ldrb	r0, [r2, #2]
    6b92:	4341      	muls	r1, r0
    6b94:	6a90      	ldr	r0, [r2, #40]	; 0x28
    6b96:	1808      	adds	r0, r1, r0
}
    6b98:	4770      	bx	lr

00006b9a <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
    6b9a:	0002      	movs	r2, r0
    6b9c:	0001      	movs	r1, r0
    6b9e:	310b      	adds	r1, #11
	BYTE sum = 0;
    6ba0:	2000      	movs	r0, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
    6ba2:	0843      	lsrs	r3, r0, #1
    6ba4:	01c0      	lsls	r0, r0, #7
    6ba6:	4303      	orrs	r3, r0
    6ba8:	7810      	ldrb	r0, [r2, #0]
    6baa:	1818      	adds	r0, r3, r0
    6bac:	b2c0      	uxtb	r0, r0
    6bae:	3201      	adds	r2, #1
    6bb0:	428a      	cmp	r2, r1
    6bb2:	d1f6      	bne.n	6ba2 <sum_sfn+0x8>
	return sum;
}
    6bb4:	4770      	bx	lr
	...

00006bb8 <validate>:
static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
    6bb8:	b510      	push	{r4, lr}
	if (!fs || !fs->fs_type || fs->id != id)
    6bba:	2800      	cmp	r0, #0
    6bbc:	d010      	beq.n	6be0 <validate+0x28>
    6bbe:	7802      	ldrb	r2, [r0, #0]
		return FR_INVALID_OBJECT;
    6bc0:	2309      	movs	r3, #9
	if (!fs || !fs->fs_type || fs->id != id)
    6bc2:	2a00      	cmp	r2, #0
    6bc4:	d101      	bne.n	6bca <validate+0x12>

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
    6bc6:	0018      	movs	r0, r3
    6bc8:	bd10      	pop	{r4, pc}
	if (!fs || !fs->fs_type || fs->id != id)
    6bca:	88c2      	ldrh	r2, [r0, #6]
    6bcc:	428a      	cmp	r2, r1
    6bce:	d1fa      	bne.n	6bc6 <validate+0xe>
	if (disk_status(fs->drv) & STA_NOINIT)
    6bd0:	7840      	ldrb	r0, [r0, #1]
    6bd2:	4b04      	ldr	r3, [pc, #16]	; (6be4 <validate+0x2c>)
    6bd4:	4798      	blx	r3
		return FR_NOT_READY;
    6bd6:	2303      	movs	r3, #3
	return FR_OK;
    6bd8:	07c0      	lsls	r0, r0, #31
    6bda:	17c0      	asrs	r0, r0, #31
    6bdc:	4003      	ands	r3, r0
    6bde:	e7f2      	b.n	6bc6 <validate+0xe>
		return FR_INVALID_OBJECT;
    6be0:	2309      	movs	r3, #9
    6be2:	e7f0      	b.n	6bc6 <validate+0xe>
    6be4:	0000697d 	.word	0x0000697d

00006be8 <check_fs>:
{
    6be8:	b570      	push	{r4, r5, r6, lr}
    6bea:	0004      	movs	r4, r0
    6bec:	000a      	movs	r2, r1
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
    6bee:	0001      	movs	r1, r0
    6bf0:	3130      	adds	r1, #48	; 0x30
    6bf2:	7840      	ldrb	r0, [r0, #1]
    6bf4:	2301      	movs	r3, #1
    6bf6:	4d1f      	ldr	r5, [pc, #124]	; (6c74 <check_fs+0x8c>)
    6bf8:	47a8      	blx	r5
		return 3;
    6bfa:	2303      	movs	r3, #3
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
    6bfc:	2800      	cmp	r0, #0
    6bfe:	d001      	beq.n	6c04 <check_fs+0x1c>
}
    6c00:	0018      	movs	r0, r3
    6c02:	bd70      	pop	{r4, r5, r6, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
    6c04:	4b1c      	ldr	r3, [pc, #112]	; (6c78 <check_fs+0x90>)
    6c06:	5ce3      	ldrb	r3, [r4, r3]
    6c08:	021b      	lsls	r3, r3, #8
    6c0a:	4a1c      	ldr	r2, [pc, #112]	; (6c7c <check_fs+0x94>)
    6c0c:	5ca2      	ldrb	r2, [r4, r2]
    6c0e:	431a      	orrs	r2, r3
    6c10:	491b      	ldr	r1, [pc, #108]	; (6c80 <check_fs+0x98>)
    6c12:	b212      	sxth	r2, r2
		return 2;
    6c14:	2302      	movs	r3, #2
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
    6c16:	428a      	cmp	r2, r1
    6c18:	d1f2      	bne.n	6c00 <check_fs+0x18>
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
    6c1a:	3367      	adds	r3, #103	; 0x67
    6c1c:	5ce3      	ldrb	r3, [r4, r3]
    6c1e:	061b      	lsls	r3, r3, #24
    6c20:	2268      	movs	r2, #104	; 0x68
    6c22:	5ca2      	ldrb	r2, [r4, r2]
    6c24:	0412      	lsls	r2, r2, #16
    6c26:	4313      	orrs	r3, r2
    6c28:	2266      	movs	r2, #102	; 0x66
    6c2a:	5ca2      	ldrb	r2, [r4, r2]
    6c2c:	4313      	orrs	r3, r2
    6c2e:	2267      	movs	r2, #103	; 0x67
    6c30:	5ca2      	ldrb	r2, [r4, r2]
    6c32:	0212      	lsls	r2, r2, #8
    6c34:	4313      	orrs	r3, r2
    6c36:	021b      	lsls	r3, r3, #8
    6c38:	0a1b      	lsrs	r3, r3, #8
    6c3a:	4a12      	ldr	r2, [pc, #72]	; (6c84 <check_fs+0x9c>)
    6c3c:	4293      	cmp	r3, r2
    6c3e:	d016      	beq.n	6c6e <check_fs+0x86>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
    6c40:	2385      	movs	r3, #133	; 0x85
    6c42:	5ce3      	ldrb	r3, [r4, r3]
    6c44:	061b      	lsls	r3, r3, #24
    6c46:	2284      	movs	r2, #132	; 0x84
    6c48:	5ca2      	ldrb	r2, [r4, r2]
    6c4a:	0412      	lsls	r2, r2, #16
    6c4c:	4313      	orrs	r3, r2
    6c4e:	2282      	movs	r2, #130	; 0x82
    6c50:	5ca2      	ldrb	r2, [r4, r2]
    6c52:	4313      	orrs	r3, r2
    6c54:	2283      	movs	r2, #131	; 0x83
    6c56:	5ca2      	ldrb	r2, [r4, r2]
    6c58:	0212      	lsls	r2, r2, #8
    6c5a:	4313      	orrs	r3, r2
    6c5c:	021b      	lsls	r3, r3, #8
    6c5e:	0a1b      	lsrs	r3, r3, #8
    6c60:	4a09      	ldr	r2, [pc, #36]	; (6c88 <check_fs+0xa0>)
    6c62:	4694      	mov	ip, r2
    6c64:	4463      	add	r3, ip
    6c66:	1e58      	subs	r0, r3, #1
    6c68:	4183      	sbcs	r3, r0
		return 3;
    6c6a:	b2db      	uxtb	r3, r3
    6c6c:	e7c8      	b.n	6c00 <check_fs+0x18>
		return 0;
    6c6e:	2300      	movs	r3, #0
    6c70:	e7c6      	b.n	6c00 <check_fs+0x18>
    6c72:	46c0      	nop			; (mov r8, r8)
    6c74:	00006999 	.word	0x00006999
    6c78:	0000022f 	.word	0x0000022f
    6c7c:	0000022e 	.word	0x0000022e
    6c80:	ffffaa55 	.word	0xffffaa55
    6c84:	00544146 	.word	0x00544146
    6c88:	ffabbeba 	.word	0xffabbeba

00006c8c <chk_mounted>:
{
    6c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c8e:	46d6      	mov	lr, sl
    6c90:	464f      	mov	r7, r9
    6c92:	4646      	mov	r6, r8
    6c94:	b5c0      	push	{r6, r7, lr}
    6c96:	0015      	movs	r5, r2
	const TCHAR *p = *path;
    6c98:	6803      	ldr	r3, [r0, #0]
	vol = p[0] - '0';					/* Is there a drive number? */
    6c9a:	781c      	ldrb	r4, [r3, #0]
    6c9c:	3c30      	subs	r4, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
    6c9e:	2c09      	cmp	r4, #9
    6ca0:	d80e      	bhi.n	6cc0 <chk_mounted+0x34>
    6ca2:	785a      	ldrb	r2, [r3, #1]
    6ca4:	2a3a      	cmp	r2, #58	; 0x3a
    6ca6:	d001      	beq.n	6cac <chk_mounted+0x20>
    6ca8:	2400      	movs	r4, #0
    6caa:	e00a      	b.n	6cc2 <chk_mounted+0x36>
		p += 2; *path = p;				/* Return pointer to the path name */
    6cac:	3302      	adds	r3, #2
    6cae:	6003      	str	r3, [r0, #0]
		return FR_INVALID_DRIVE;
    6cb0:	200b      	movs	r0, #11
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
    6cb2:	2c07      	cmp	r4, #7
    6cb4:	d905      	bls.n	6cc2 <chk_mounted+0x36>
}
    6cb6:	bc1c      	pop	{r2, r3, r4}
    6cb8:	4690      	mov	r8, r2
    6cba:	4699      	mov	r9, r3
    6cbc:	46a2      	mov	sl, r4
    6cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6cc0:	2400      	movs	r4, #0
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
    6cc2:	00a3      	lsls	r3, r4, #2
    6cc4:	4ac5      	ldr	r2, [pc, #788]	; (6fdc <chk_mounted+0x350>)
    6cc6:	589e      	ldr	r6, [r3, r2]
    6cc8:	600e      	str	r6, [r1, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
    6cca:	2e00      	cmp	r6, #0
    6ccc:	d100      	bne.n	6cd0 <chk_mounted+0x44>
    6cce:	e0e8      	b.n	6ea2 <chk_mounted+0x216>
	if (fs->fs_type) {					/* If the logical drive has been mounted */
    6cd0:	7833      	ldrb	r3, [r6, #0]
    6cd2:	2b00      	cmp	r3, #0
    6cd4:	d00d      	beq.n	6cf2 <chk_mounted+0x66>
		stat = disk_status(fs->drv);
    6cd6:	7870      	ldrb	r0, [r6, #1]
    6cd8:	4bc1      	ldr	r3, [pc, #772]	; (6fe0 <chk_mounted+0x354>)
    6cda:	4798      	blx	r3
    6cdc:	0003      	movs	r3, r0
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
    6cde:	07c2      	lsls	r2, r0, #31
    6ce0:	d407      	bmi.n	6cf2 <chk_mounted+0x66>
			return FR_OK;				/* The file system object is valid */
    6ce2:	2000      	movs	r0, #0
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
    6ce4:	2d00      	cmp	r5, #0
    6ce6:	d0e6      	beq.n	6cb6 <chk_mounted+0x2a>
    6ce8:	075b      	lsls	r3, r3, #29
    6cea:	d400      	bmi.n	6cee <chk_mounted+0x62>
    6cec:	e0db      	b.n	6ea6 <chk_mounted+0x21a>
				return FR_WRITE_PROTECTED;
    6cee:	300a      	adds	r0, #10
    6cf0:	e7e1      	b.n	6cb6 <chk_mounted+0x2a>
	fs->fs_type = 0;					/* Clear the file system object */
    6cf2:	2300      	movs	r3, #0
    6cf4:	7033      	strb	r3, [r6, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
    6cf6:	b2e0      	uxtb	r0, r4
    6cf8:	7070      	strb	r0, [r6, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
    6cfa:	4bba      	ldr	r3, [pc, #744]	; (6fe4 <chk_mounted+0x358>)
    6cfc:	4798      	blx	r3
    6cfe:	0003      	movs	r3, r0
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
    6d00:	2003      	movs	r0, #3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
    6d02:	07da      	lsls	r2, r3, #31
    6d04:	d4d7      	bmi.n	6cb6 <chk_mounted+0x2a>
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
    6d06:	2d00      	cmp	r5, #0
    6d08:	d002      	beq.n	6d10 <chk_mounted+0x84>
		return FR_WRITE_PROTECTED;
    6d0a:	3007      	adds	r0, #7
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
    6d0c:	075b      	lsls	r3, r3, #29
    6d0e:	d4d2      	bmi.n	6cb6 <chk_mounted+0x2a>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
    6d10:	2100      	movs	r1, #0
    6d12:	0030      	movs	r0, r6
    6d14:	4bb4      	ldr	r3, [pc, #720]	; (6fe8 <chk_mounted+0x35c>)
    6d16:	4798      	blx	r3
    6d18:	0003      	movs	r3, r0
    6d1a:	2400      	movs	r4, #0
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
    6d1c:	2801      	cmp	r0, #1
    6d1e:	d100      	bne.n	6d22 <chk_mounted+0x96>
    6d20:	e09a      	b.n	6e58 <chk_mounted+0x1cc>
	if (fmt == 3) return FR_DISK_ERR;
    6d22:	2b03      	cmp	r3, #3
    6d24:	d100      	bne.n	6d28 <chk_mounted+0x9c>
    6d26:	e0c0      	b.n	6eaa <chk_mounted+0x21e>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
    6d28:	200d      	movs	r0, #13
    6d2a:	2b00      	cmp	r3, #0
    6d2c:	d1c3      	bne.n	6cb6 <chk_mounted+0x2a>
	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
    6d2e:	333c      	adds	r3, #60	; 0x3c
    6d30:	5cf2      	ldrb	r2, [r6, r3]
    6d32:	0212      	lsls	r2, r2, #8
    6d34:	3b01      	subs	r3, #1
    6d36:	5cf3      	ldrb	r3, [r6, r3]
    6d38:	4313      	orrs	r3, r2
    6d3a:	2280      	movs	r2, #128	; 0x80
    6d3c:	0092      	lsls	r2, r2, #2
    6d3e:	b21b      	sxth	r3, r3
    6d40:	4293      	cmp	r3, r2
    6d42:	d1b8      	bne.n	6cb6 <chk_mounted+0x2a>
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
    6d44:	2347      	movs	r3, #71	; 0x47
    6d46:	5cf3      	ldrb	r3, [r6, r3]
    6d48:	021b      	lsls	r3, r3, #8
    6d4a:	3abb      	subs	r2, #187	; 0xbb
    6d4c:	3aff      	subs	r2, #255	; 0xff
    6d4e:	5cb5      	ldrb	r5, [r6, r2]
    6d50:	431d      	orrs	r5, r3
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
    6d52:	d10d      	bne.n	6d70 <chk_mounted+0xe4>
    6d54:	2357      	movs	r3, #87	; 0x57
    6d56:	5cf5      	ldrb	r5, [r6, r3]
    6d58:	062d      	lsls	r5, r5, #24
    6d5a:	3b01      	subs	r3, #1
    6d5c:	5cf3      	ldrb	r3, [r6, r3]
    6d5e:	041b      	lsls	r3, r3, #16
    6d60:	431d      	orrs	r5, r3
    6d62:	2354      	movs	r3, #84	; 0x54
    6d64:	5cf3      	ldrb	r3, [r6, r3]
    6d66:	431d      	orrs	r5, r3
    6d68:	2355      	movs	r3, #85	; 0x55
    6d6a:	5cf3      	ldrb	r3, [r6, r3]
    6d6c:	021b      	lsls	r3, r3, #8
    6d6e:	431d      	orrs	r5, r3
	fs->fsize = fasize;
    6d70:	61f5      	str	r5, [r6, #28]
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
    6d72:	2340      	movs	r3, #64	; 0x40
    6d74:	5cf2      	ldrb	r2, [r6, r3]
    6d76:	70f2      	strb	r2, [r6, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
    6d78:	1e53      	subs	r3, r2, #1
    6d7a:	200d      	movs	r0, #13
    6d7c:	2b01      	cmp	r3, #1
    6d7e:	d89a      	bhi.n	6cb6 <chk_mounted+0x2a>
	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
    6d80:	233d      	movs	r3, #61	; 0x3d
    6d82:	5cf1      	ldrb	r1, [r6, r3]
    6d84:	70b1      	strb	r1, [r6, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
    6d86:	2900      	cmp	r1, #0
    6d88:	d095      	beq.n	6cb6 <chk_mounted+0x2a>
    6d8a:	1e4b      	subs	r3, r1, #1
    6d8c:	4219      	tst	r1, r3
    6d8e:	d192      	bne.n	6cb6 <chk_mounted+0x2a>
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
    6d90:	2342      	movs	r3, #66	; 0x42
    6d92:	5cf3      	ldrb	r3, [r6, r3]
    6d94:	021b      	lsls	r3, r3, #8
    6d96:	3034      	adds	r0, #52	; 0x34
    6d98:	5c30      	ldrb	r0, [r6, r0]
    6d9a:	4318      	orrs	r0, r3
    6d9c:	4680      	mov	r8, r0
    6d9e:	8130      	strh	r0, [r6, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
    6da0:	200d      	movs	r0, #13
    6da2:	4643      	mov	r3, r8
    6da4:	071b      	lsls	r3, r3, #28
    6da6:	d000      	beq.n	6daa <chk_mounted+0x11e>
    6da8:	e785      	b.n	6cb6 <chk_mounted+0x2a>
	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
    6daa:	2344      	movs	r3, #68	; 0x44
    6dac:	5cf3      	ldrb	r3, [r6, r3]
    6dae:	021b      	lsls	r3, r3, #8
    6db0:	3036      	adds	r0, #54	; 0x36
    6db2:	5c30      	ldrb	r0, [r6, r0]
    6db4:	4303      	orrs	r3, r0
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
    6db6:	d10d      	bne.n	6dd4 <chk_mounted+0x148>
    6db8:	3353      	adds	r3, #83	; 0x53
    6dba:	5cf3      	ldrb	r3, [r6, r3]
    6dbc:	061b      	lsls	r3, r3, #24
    6dbe:	2052      	movs	r0, #82	; 0x52
    6dc0:	5c30      	ldrb	r0, [r6, r0]
    6dc2:	0400      	lsls	r0, r0, #16
    6dc4:	4303      	orrs	r3, r0
    6dc6:	2050      	movs	r0, #80	; 0x50
    6dc8:	5c30      	ldrb	r0, [r6, r0]
    6dca:	4303      	orrs	r3, r0
    6dcc:	2051      	movs	r0, #81	; 0x51
    6dce:	5c30      	ldrb	r0, [r6, r0]
    6dd0:	0200      	lsls	r0, r0, #8
    6dd2:	4303      	orrs	r3, r0
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
    6dd4:	203f      	movs	r0, #63	; 0x3f
    6dd6:	5c30      	ldrb	r0, [r6, r0]
    6dd8:	0200      	lsls	r0, r0, #8
    6dda:	273e      	movs	r7, #62	; 0x3e
    6ddc:	5df7      	ldrb	r7, [r6, r7]
    6dde:	4307      	orrs	r7, r0
    6de0:	46ba      	mov	sl, r7
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
    6de2:	200d      	movs	r0, #13
    6de4:	2f00      	cmp	r7, #0
    6de6:	d100      	bne.n	6dea <chk_mounted+0x15e>
    6de8:	e765      	b.n	6cb6 <chk_mounted+0x2a>
	fasize *= b;										/* Number of sectors for FAT area */
    6dea:	436a      	muls	r2, r5
    6dec:	4691      	mov	r9, r2
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
    6dee:	4642      	mov	r2, r8
    6df0:	0917      	lsrs	r7, r2, #4
    6df2:	4457      	add	r7, sl
    6df4:	444f      	add	r7, r9
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
    6df6:	42bb      	cmp	r3, r7
    6df8:	d200      	bcs.n	6dfc <chk_mounted+0x170>
    6dfa:	e75c      	b.n	6cb6 <chk_mounted+0x2a>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
    6dfc:	1bd8      	subs	r0, r3, r7
    6dfe:	4b7b      	ldr	r3, [pc, #492]	; (6fec <chk_mounted+0x360>)
    6e00:	4798      	blx	r3
    6e02:	0003      	movs	r3, r0
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
    6e04:	200d      	movs	r0, #13
    6e06:	2b00      	cmp	r3, #0
    6e08:	d100      	bne.n	6e0c <chk_mounted+0x180>
    6e0a:	e754      	b.n	6cb6 <chk_mounted+0x2a>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
    6e0c:	4a78      	ldr	r2, [pc, #480]	; (6ff0 <chk_mounted+0x364>)
	fmt = FS_FAT12;
    6e0e:	429a      	cmp	r2, r3
    6e10:	4192      	sbcs	r2, r2
    6e12:	4252      	negs	r2, r2
    6e14:	3201      	adds	r2, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
    6e16:	4977      	ldr	r1, [pc, #476]	; (6ff4 <chk_mounted+0x368>)
    6e18:	428b      	cmp	r3, r1
    6e1a:	d848      	bhi.n	6eae <chk_mounted+0x222>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
    6e1c:	3302      	adds	r3, #2
    6e1e:	61b3      	str	r3, [r6, #24]
	fs->database = bsect + sysect;						/* Data start sector */
    6e20:	19e7      	adds	r7, r4, r7
    6e22:	62b7      	str	r7, [r6, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
    6e24:	4454      	add	r4, sl
    6e26:	6234      	str	r4, [r6, #32]
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
    6e28:	200d      	movs	r0, #13
    6e2a:	4641      	mov	r1, r8
    6e2c:	2900      	cmp	r1, #0
    6e2e:	d100      	bne.n	6e32 <chk_mounted+0x1a6>
    6e30:	e741      	b.n	6cb6 <chk_mounted+0x2a>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
    6e32:	444c      	add	r4, r9
    6e34:	6274      	str	r4, [r6, #36]	; 0x24
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
    6e36:	2a02      	cmp	r2, #2
    6e38:	d12c      	bne.n	6e94 <chk_mounted+0x208>
    6e3a:	005b      	lsls	r3, r3, #1
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
    6e3c:	496e      	ldr	r1, [pc, #440]	; (6ff8 <chk_mounted+0x36c>)
    6e3e:	468c      	mov	ip, r1
    6e40:	4463      	add	r3, ip
    6e42:	0a5b      	lsrs	r3, r3, #9
		return FR_NO_FILESYSTEM;
    6e44:	200d      	movs	r0, #13
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
    6e46:	429d      	cmp	r5, r3
    6e48:	d200      	bcs.n	6e4c <chk_mounted+0x1c0>
    6e4a:	e734      	b.n	6cb6 <chk_mounted+0x2a>
	fs->free_clust = 0xFFFFFFFF;
    6e4c:	2301      	movs	r3, #1
    6e4e:	425b      	negs	r3, r3
    6e50:	6133      	str	r3, [r6, #16]
	fs->last_clust = 0;
    6e52:	2300      	movs	r3, #0
    6e54:	60f3      	str	r3, [r6, #12]
    6e56:	e0b6      	b.n	6fc6 <chk_mounted+0x33a>
		if (tbl[4]) {						/* Is the partition existing? */
    6e58:	33f2      	adds	r3, #242	; 0xf2
    6e5a:	33ff      	adds	r3, #255	; 0xff
    6e5c:	5cf3      	ldrb	r3, [r6, r3]
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
    6e5e:	200d      	movs	r0, #13
		if (tbl[4]) {						/* Is the partition existing? */
    6e60:	2b00      	cmp	r3, #0
    6e62:	d100      	bne.n	6e66 <chk_mounted+0x1da>
    6e64:	e727      	b.n	6cb6 <chk_mounted+0x2a>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
    6e66:	23fa      	movs	r3, #250	; 0xfa
    6e68:	33ff      	adds	r3, #255	; 0xff
    6e6a:	5cf4      	ldrb	r4, [r6, r3]
    6e6c:	0624      	lsls	r4, r4, #24
    6e6e:	3b01      	subs	r3, #1
    6e70:	5cf3      	ldrb	r3, [r6, r3]
    6e72:	041b      	lsls	r3, r3, #16
    6e74:	431c      	orrs	r4, r3
    6e76:	23fb      	movs	r3, #251	; 0xfb
    6e78:	005b      	lsls	r3, r3, #1
    6e7a:	5cf3      	ldrb	r3, [r6, r3]
    6e7c:	431c      	orrs	r4, r3
    6e7e:	23f8      	movs	r3, #248	; 0xf8
    6e80:	33ff      	adds	r3, #255	; 0xff
    6e82:	5cf2      	ldrb	r2, [r6, r3]
    6e84:	0212      	lsls	r2, r2, #8
    6e86:	4314      	orrs	r4, r2
			fmt = check_fs(fs, bsect);		/* Check the partition */
    6e88:	0021      	movs	r1, r4
    6e8a:	0030      	movs	r0, r6
    6e8c:	4b56      	ldr	r3, [pc, #344]	; (6fe8 <chk_mounted+0x35c>)
    6e8e:	4798      	blx	r3
    6e90:	0003      	movs	r3, r0
    6e92:	e746      	b.n	6d22 <chk_mounted+0x96>
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
    6e94:	2103      	movs	r1, #3
    6e96:	4359      	muls	r1, r3
    6e98:	0849      	lsrs	r1, r1, #1
    6e9a:	2001      	movs	r0, #1
    6e9c:	4003      	ands	r3, r0
    6e9e:	18cb      	adds	r3, r1, r3
    6ea0:	e7cc      	b.n	6e3c <chk_mounted+0x1b0>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
    6ea2:	200c      	movs	r0, #12
    6ea4:	e707      	b.n	6cb6 <chk_mounted+0x2a>
			return FR_OK;				/* The file system object is valid */
    6ea6:	2000      	movs	r0, #0
    6ea8:	e705      	b.n	6cb6 <chk_mounted+0x2a>
	if (fmt == 3) return FR_DISK_ERR;
    6eaa:	2001      	movs	r0, #1
    6eac:	e703      	b.n	6cb6 <chk_mounted+0x2a>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
    6eae:	3302      	adds	r3, #2
    6eb0:	61b3      	str	r3, [r6, #24]
	fs->database = bsect + sysect;						/* Data start sector */
    6eb2:	19e7      	adds	r7, r4, r7
    6eb4:	62b7      	str	r7, [r6, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
    6eb6:	4652      	mov	r2, sl
    6eb8:	18a2      	adds	r2, r4, r2
    6eba:	6232      	str	r2, [r6, #32]
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
    6ebc:	200d      	movs	r0, #13
    6ebe:	4642      	mov	r2, r8
    6ec0:	2a00      	cmp	r2, #0
    6ec2:	d000      	beq.n	6ec6 <chk_mounted+0x23a>
    6ec4:	e6f7      	b.n	6cb6 <chk_mounted+0x2a>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
    6ec6:	225f      	movs	r2, #95	; 0x5f
    6ec8:	5cb2      	ldrb	r2, [r6, r2]
    6eca:	0612      	lsls	r2, r2, #24
    6ecc:	215e      	movs	r1, #94	; 0x5e
    6ece:	5c71      	ldrb	r1, [r6, r1]
    6ed0:	0409      	lsls	r1, r1, #16
    6ed2:	430a      	orrs	r2, r1
    6ed4:	215c      	movs	r1, #92	; 0x5c
    6ed6:	5c71      	ldrb	r1, [r6, r1]
    6ed8:	430a      	orrs	r2, r1
    6eda:	215d      	movs	r1, #93	; 0x5d
    6edc:	5c71      	ldrb	r1, [r6, r1]
    6ede:	0209      	lsls	r1, r1, #8
    6ee0:	430a      	orrs	r2, r1
    6ee2:	6272      	str	r2, [r6, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
    6ee4:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
    6ee6:	4a44      	ldr	r2, [pc, #272]	; (6ff8 <chk_mounted+0x36c>)
    6ee8:	4694      	mov	ip, r2
    6eea:	4463      	add	r3, ip
    6eec:	0a5b      	lsrs	r3, r3, #9
		return FR_NO_FILESYSTEM;
    6eee:	200d      	movs	r0, #13
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
    6ef0:	429d      	cmp	r5, r3
    6ef2:	d200      	bcs.n	6ef6 <chk_mounted+0x26a>
    6ef4:	e6df      	b.n	6cb6 <chk_mounted+0x2a>
	fs->free_clust = 0xFFFFFFFF;
    6ef6:	2301      	movs	r3, #1
    6ef8:	425b      	negs	r3, r3
    6efa:	6133      	str	r3, [r6, #16]
	fs->last_clust = 0;
    6efc:	2300      	movs	r3, #0
    6efe:	60f3      	str	r3, [r6, #12]
	 	fs->fsi_flag = 0;
    6f00:	7173      	strb	r3, [r6, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
    6f02:	3361      	adds	r3, #97	; 0x61
    6f04:	5cf3      	ldrb	r3, [r6, r3]
    6f06:	021b      	lsls	r3, r3, #8
    6f08:	2260      	movs	r2, #96	; 0x60
    6f0a:	5cb2      	ldrb	r2, [r6, r2]
    6f0c:	431a      	orrs	r2, r3
    6f0e:	1912      	adds	r2, r2, r4
    6f10:	6172      	str	r2, [r6, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
    6f12:	0031      	movs	r1, r6
    6f14:	3130      	adds	r1, #48	; 0x30
    6f16:	7870      	ldrb	r0, [r6, #1]
    6f18:	2301      	movs	r3, #1
    6f1a:	4c38      	ldr	r4, [pc, #224]	; (6ffc <chk_mounted+0x370>)
    6f1c:	47a0      	blx	r4
    6f1e:	2203      	movs	r2, #3
    6f20:	2800      	cmp	r0, #0
    6f22:	d150      	bne.n	6fc6 <chk_mounted+0x33a>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
    6f24:	4b36      	ldr	r3, [pc, #216]	; (7000 <chk_mounted+0x374>)
    6f26:	5cf2      	ldrb	r2, [r6, r3]
    6f28:	0212      	lsls	r2, r2, #8
    6f2a:	4b36      	ldr	r3, [pc, #216]	; (7004 <chk_mounted+0x378>)
    6f2c:	5cf3      	ldrb	r3, [r6, r3]
    6f2e:	4313      	orrs	r3, r2
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
    6f30:	4935      	ldr	r1, [pc, #212]	; (7008 <chk_mounted+0x37c>)
    6f32:	b21b      	sxth	r3, r3
    6f34:	2203      	movs	r2, #3
    6f36:	428b      	cmp	r3, r1
    6f38:	d145      	bne.n	6fc6 <chk_mounted+0x33a>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
    6f3a:	2333      	movs	r3, #51	; 0x33
    6f3c:	5cf3      	ldrb	r3, [r6, r3]
    6f3e:	061b      	lsls	r3, r3, #24
    6f40:	322f      	adds	r2, #47	; 0x2f
    6f42:	5cb2      	ldrb	r2, [r6, r2]
    6f44:	0412      	lsls	r2, r2, #16
    6f46:	4313      	orrs	r3, r2
    6f48:	2230      	movs	r2, #48	; 0x30
    6f4a:	5cb2      	ldrb	r2, [r6, r2]
    6f4c:	4313      	orrs	r3, r2
    6f4e:	2231      	movs	r2, #49	; 0x31
    6f50:	5cb2      	ldrb	r2, [r6, r2]
    6f52:	0212      	lsls	r2, r2, #8
    6f54:	4313      	orrs	r3, r2
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
    6f56:	492d      	ldr	r1, [pc, #180]	; (700c <chk_mounted+0x380>)
    6f58:	2203      	movs	r2, #3
    6f5a:	428b      	cmp	r3, r1
    6f5c:	d133      	bne.n	6fc6 <chk_mounted+0x33a>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
    6f5e:	4b2c      	ldr	r3, [pc, #176]	; (7010 <chk_mounted+0x384>)
    6f60:	5cf3      	ldrb	r3, [r6, r3]
    6f62:	061b      	lsls	r3, r3, #24
    6f64:	4a2b      	ldr	r2, [pc, #172]	; (7014 <chk_mounted+0x388>)
    6f66:	5cb2      	ldrb	r2, [r6, r2]
    6f68:	0412      	lsls	r2, r2, #16
    6f6a:	4313      	orrs	r3, r2
    6f6c:	2285      	movs	r2, #133	; 0x85
    6f6e:	0092      	lsls	r2, r2, #2
    6f70:	5cb2      	ldrb	r2, [r6, r2]
    6f72:	4313      	orrs	r3, r2
    6f74:	4a28      	ldr	r2, [pc, #160]	; (7018 <chk_mounted+0x38c>)
    6f76:	5cb2      	ldrb	r2, [r6, r2]
    6f78:	0212      	lsls	r2, r2, #8
    6f7a:	4313      	orrs	r3, r2
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
    6f7c:	4927      	ldr	r1, [pc, #156]	; (701c <chk_mounted+0x390>)
    6f7e:	2203      	movs	r2, #3
    6f80:	428b      	cmp	r3, r1
    6f82:	d120      	bne.n	6fc6 <chk_mounted+0x33a>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
    6f84:	4b26      	ldr	r3, [pc, #152]	; (7020 <chk_mounted+0x394>)
    6f86:	5cf3      	ldrb	r3, [r6, r3]
    6f88:	061b      	lsls	r3, r3, #24
    6f8a:	4a26      	ldr	r2, [pc, #152]	; (7024 <chk_mounted+0x398>)
    6f8c:	5cb2      	ldrb	r2, [r6, r2]
    6f8e:	0412      	lsls	r2, r2, #16
    6f90:	4313      	orrs	r3, r2
    6f92:	2287      	movs	r2, #135	; 0x87
    6f94:	0092      	lsls	r2, r2, #2
    6f96:	5cb2      	ldrb	r2, [r6, r2]
    6f98:	4313      	orrs	r3, r2
    6f9a:	4a23      	ldr	r2, [pc, #140]	; (7028 <chk_mounted+0x39c>)
    6f9c:	5cb2      	ldrb	r2, [r6, r2]
    6f9e:	0212      	lsls	r2, r2, #8
    6fa0:	4313      	orrs	r3, r2
    6fa2:	60f3      	str	r3, [r6, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
    6fa4:	4b21      	ldr	r3, [pc, #132]	; (702c <chk_mounted+0x3a0>)
    6fa6:	5cf3      	ldrb	r3, [r6, r3]
    6fa8:	061b      	lsls	r3, r3, #24
    6faa:	4a21      	ldr	r2, [pc, #132]	; (7030 <chk_mounted+0x3a4>)
    6fac:	5cb2      	ldrb	r2, [r6, r2]
    6fae:	0412      	lsls	r2, r2, #16
    6fb0:	4313      	orrs	r3, r2
    6fb2:	2286      	movs	r2, #134	; 0x86
    6fb4:	0092      	lsls	r2, r2, #2
    6fb6:	5cb2      	ldrb	r2, [r6, r2]
    6fb8:	4313      	orrs	r3, r2
    6fba:	4a1e      	ldr	r2, [pc, #120]	; (7034 <chk_mounted+0x3a8>)
    6fbc:	5cb2      	ldrb	r2, [r6, r2]
    6fbe:	0212      	lsls	r2, r2, #8
    6fc0:	4313      	orrs	r3, r2
    6fc2:	6133      	str	r3, [r6, #16]
    6fc4:	2203      	movs	r2, #3
	fs->fs_type = fmt;		/* FAT sub-type */
    6fc6:	7032      	strb	r2, [r6, #0]
	fs->id = ++Fsid;		/* File system mount ID */
    6fc8:	4a1b      	ldr	r2, [pc, #108]	; (7038 <chk_mounted+0x3ac>)
    6fca:	8813      	ldrh	r3, [r2, #0]
    6fcc:	3301      	adds	r3, #1
    6fce:	b29b      	uxth	r3, r3
    6fd0:	8013      	strh	r3, [r2, #0]
    6fd2:	80f3      	strh	r3, [r6, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
    6fd4:	2000      	movs	r0, #0
    6fd6:	62f0      	str	r0, [r6, #44]	; 0x2c
	fs->wflag = 0;
    6fd8:	7130      	strb	r0, [r6, #4]
	return FR_OK;
    6fda:	e66c      	b.n	6cb6 <chk_mounted+0x2a>
    6fdc:	200003fc 	.word	0x200003fc
    6fe0:	0000697d 	.word	0x0000697d
    6fe4:	000068e1 	.word	0x000068e1
    6fe8:	00006be9 	.word	0x00006be9
    6fec:	0000b339 	.word	0x0000b339
    6ff0:	00000ff5 	.word	0x00000ff5
    6ff4:	0000fff5 	.word	0x0000fff5
    6ff8:	000001ff 	.word	0x000001ff
    6ffc:	00006999 	.word	0x00006999
    7000:	0000022f 	.word	0x0000022f
    7004:	0000022e 	.word	0x0000022e
    7008:	ffffaa55 	.word	0xffffaa55
    700c:	41615252 	.word	0x41615252
    7010:	00000217 	.word	0x00000217
    7014:	00000216 	.word	0x00000216
    7018:	00000215 	.word	0x00000215
    701c:	61417272 	.word	0x61417272
    7020:	0000021f 	.word	0x0000021f
    7024:	0000021e 	.word	0x0000021e
    7028:	0000021d 	.word	0x0000021d
    702c:	0000021b 	.word	0x0000021b
    7030:	0000021a 	.word	0x0000021a
    7034:	00000219 	.word	0x00000219
    7038:	2000041c 	.word	0x2000041c

0000703c <move_window>:
{
    703c:	b5f0      	push	{r4, r5, r6, r7, lr}
    703e:	46ce      	mov	lr, r9
    7040:	b500      	push	{lr}
    7042:	b082      	sub	sp, #8
    7044:	0004      	movs	r4, r0
    7046:	000f      	movs	r7, r1
	wsect = fs->winsect;
    7048:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
	if (wsect != sector) {	/* Changed current window */
    704a:	428d      	cmp	r5, r1
    704c:	d03f      	beq.n	70ce <move_window+0x92>
		if (fs->wflag) {	/* Write back dirty window if needed */
    704e:	7903      	ldrb	r3, [r0, #4]
    7050:	2b00      	cmp	r3, #0
    7052:	d107      	bne.n	7064 <move_window+0x28>
	return FR_OK;
    7054:	2300      	movs	r3, #0
		if (sector) {
    7056:	2f00      	cmp	r7, #0
    7058:	d12c      	bne.n	70b4 <move_window+0x78>
}
    705a:	0018      	movs	r0, r3
    705c:	b002      	add	sp, #8
    705e:	bc04      	pop	{r2}
    7060:	4691      	mov	r9, r2
    7062:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
    7064:	2330      	movs	r3, #48	; 0x30
    7066:	469c      	mov	ip, r3
    7068:	4484      	add	ip, r0
    706a:	4663      	mov	r3, ip
    706c:	4661      	mov	r1, ip
    706e:	9301      	str	r3, [sp, #4]
    7070:	7840      	ldrb	r0, [r0, #1]
    7072:	2301      	movs	r3, #1
    7074:	002a      	movs	r2, r5
    7076:	4e17      	ldr	r6, [pc, #92]	; (70d4 <move_window+0x98>)
    7078:	47b0      	blx	r6
				return FR_DISK_ERR;
    707a:	2301      	movs	r3, #1
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
    707c:	2800      	cmp	r0, #0
    707e:	d1ec      	bne.n	705a <move_window+0x1e>
			fs->wflag = 0;
    7080:	2300      	movs	r3, #0
    7082:	7123      	strb	r3, [r4, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
    7084:	6a23      	ldr	r3, [r4, #32]
    7086:	69e2      	ldr	r2, [r4, #28]
    7088:	4694      	mov	ip, r2
    708a:	4463      	add	r3, ip
    708c:	429d      	cmp	r5, r3
    708e:	d2e1      	bcs.n	7054 <move_window+0x18>
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
    7090:	78e6      	ldrb	r6, [r4, #3]
    7092:	2e01      	cmp	r6, #1
    7094:	d9de      	bls.n	7054 <move_window+0x18>
					disk_write(fs->drv, fs->win, wsect, 1);
    7096:	4b0f      	ldr	r3, [pc, #60]	; (70d4 <move_window+0x98>)
    7098:	4699      	mov	r9, r3
					wsect += fs->fsize;
    709a:	69e3      	ldr	r3, [r4, #28]
    709c:	469c      	mov	ip, r3
    709e:	4465      	add	r5, ip
					disk_write(fs->drv, fs->win, wsect, 1);
    70a0:	7860      	ldrb	r0, [r4, #1]
    70a2:	2301      	movs	r3, #1
    70a4:	002a      	movs	r2, r5
    70a6:	9901      	ldr	r1, [sp, #4]
    70a8:	47c8      	blx	r9
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
    70aa:	3e01      	subs	r6, #1
    70ac:	b2f6      	uxtb	r6, r6
    70ae:	2e01      	cmp	r6, #1
    70b0:	d1f3      	bne.n	709a <move_window+0x5e>
    70b2:	e7cf      	b.n	7054 <move_window+0x18>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
    70b4:	0021      	movs	r1, r4
    70b6:	3130      	adds	r1, #48	; 0x30
    70b8:	7860      	ldrb	r0, [r4, #1]
    70ba:	3301      	adds	r3, #1
    70bc:	003a      	movs	r2, r7
    70be:	4d06      	ldr	r5, [pc, #24]	; (70d8 <move_window+0x9c>)
    70c0:	47a8      	blx	r5
				return FR_DISK_ERR;
    70c2:	2301      	movs	r3, #1
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
    70c4:	2800      	cmp	r0, #0
    70c6:	d1c8      	bne.n	705a <move_window+0x1e>
			fs->winsect = sector;
    70c8:	62e7      	str	r7, [r4, #44]	; 0x2c
	return FR_OK;
    70ca:	2300      	movs	r3, #0
    70cc:	e7c5      	b.n	705a <move_window+0x1e>
    70ce:	2300      	movs	r3, #0
    70d0:	e7c3      	b.n	705a <move_window+0x1e>
    70d2:	46c0      	nop			; (mov r8, r8)
    70d4:	00006a1d 	.word	0x00006a1d
    70d8:	00006999 	.word	0x00006999

000070dc <get_fat>:
{
    70dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70de:	0005      	movs	r5, r0
    70e0:	000c      	movs	r4, r1
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
    70e2:	2901      	cmp	r1, #1
    70e4:	d974      	bls.n	71d0 <get_fat+0xf4>
		return 1;
    70e6:	2001      	movs	r0, #1
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
    70e8:	69ab      	ldr	r3, [r5, #24]
    70ea:	4299      	cmp	r1, r3
    70ec:	d271      	bcs.n	71d2 <get_fat+0xf6>
	switch (fs->fs_type) {
    70ee:	782b      	ldrb	r3, [r5, #0]
    70f0:	2b02      	cmp	r3, #2
    70f2:	d034      	beq.n	715e <get_fat+0x82>
    70f4:	2b03      	cmp	r3, #3
    70f6:	d049      	beq.n	718c <get_fat+0xb0>
    70f8:	2b01      	cmp	r3, #1
    70fa:	d002      	beq.n	7102 <get_fat+0x26>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
    70fc:	2001      	movs	r0, #1
    70fe:	4240      	negs	r0, r0
    7100:	e067      	b.n	71d2 <get_fat+0xf6>
		bc = (UINT)clst; bc += bc / 2;
    7102:	084e      	lsrs	r6, r1, #1
    7104:	1876      	adds	r6, r6, r1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
    7106:	0a71      	lsrs	r1, r6, #9
    7108:	6a2b      	ldr	r3, [r5, #32]
    710a:	469c      	mov	ip, r3
    710c:	4461      	add	r1, ip
    710e:	0028      	movs	r0, r5
    7110:	4b30      	ldr	r3, [pc, #192]	; (71d4 <get_fat+0xf8>)
    7112:	4798      	blx	r3
    7114:	2800      	cmp	r0, #0
    7116:	d002      	beq.n	711e <get_fat+0x42>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
    7118:	2001      	movs	r0, #1
    711a:	4240      	negs	r0, r0
    711c:	e059      	b.n	71d2 <get_fat+0xf6>
		wc = fs->win[bc % SS(fs)]; bc++;
    711e:	05f3      	lsls	r3, r6, #23
    7120:	0ddb      	lsrs	r3, r3, #23
    7122:	18eb      	adds	r3, r5, r3
    7124:	3330      	adds	r3, #48	; 0x30
    7126:	781f      	ldrb	r7, [r3, #0]
    7128:	3601      	adds	r6, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
    712a:	0a71      	lsrs	r1, r6, #9
    712c:	6a2b      	ldr	r3, [r5, #32]
    712e:	469c      	mov	ip, r3
    7130:	4461      	add	r1, ip
    7132:	0028      	movs	r0, r5
    7134:	4b27      	ldr	r3, [pc, #156]	; (71d4 <get_fat+0xf8>)
    7136:	4798      	blx	r3
    7138:	2800      	cmp	r0, #0
    713a:	d002      	beq.n	7142 <get_fat+0x66>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
    713c:	2001      	movs	r0, #1
    713e:	4240      	negs	r0, r0
    7140:	e047      	b.n	71d2 <get_fat+0xf6>
		wc |= fs->win[bc % SS(fs)] << 8;
    7142:	05f6      	lsls	r6, r6, #23
    7144:	0df6      	lsrs	r6, r6, #23
    7146:	19ad      	adds	r5, r5, r6
    7148:	3530      	adds	r5, #48	; 0x30
    714a:	7828      	ldrb	r0, [r5, #0]
    714c:	0200      	lsls	r0, r0, #8
    714e:	4338      	orrs	r0, r7
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
    7150:	07e3      	lsls	r3, r4, #31
    7152:	d501      	bpl.n	7158 <get_fat+0x7c>
    7154:	0900      	lsrs	r0, r0, #4
    7156:	e03c      	b.n	71d2 <get_fat+0xf6>
    7158:	0500      	lsls	r0, r0, #20
    715a:	0d00      	lsrs	r0, r0, #20
    715c:	e039      	b.n	71d2 <get_fat+0xf6>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
    715e:	0a09      	lsrs	r1, r1, #8
    7160:	6a2b      	ldr	r3, [r5, #32]
    7162:	469c      	mov	ip, r3
    7164:	4461      	add	r1, ip
    7166:	0028      	movs	r0, r5
    7168:	4b1a      	ldr	r3, [pc, #104]	; (71d4 <get_fat+0xf8>)
    716a:	4798      	blx	r3
    716c:	2800      	cmp	r0, #0
    716e:	d002      	beq.n	7176 <get_fat+0x9a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
    7170:	2001      	movs	r0, #1
    7172:	4240      	negs	r0, r0
    7174:	e02d      	b.n	71d2 <get_fat+0xf6>
		p = &fs->win[clst * 2 % SS(fs)];
    7176:	0064      	lsls	r4, r4, #1
    7178:	23ff      	movs	r3, #255	; 0xff
    717a:	005b      	lsls	r3, r3, #1
    717c:	401c      	ands	r4, r3
		return LD_WORD(p);
    717e:	192d      	adds	r5, r5, r4
    7180:	3530      	adds	r5, #48	; 0x30
    7182:	786b      	ldrb	r3, [r5, #1]
    7184:	021b      	lsls	r3, r3, #8
    7186:	7828      	ldrb	r0, [r5, #0]
    7188:	4318      	orrs	r0, r3
    718a:	e022      	b.n	71d2 <get_fat+0xf6>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
    718c:	09c9      	lsrs	r1, r1, #7
    718e:	6a2b      	ldr	r3, [r5, #32]
    7190:	469c      	mov	ip, r3
    7192:	4461      	add	r1, ip
    7194:	0028      	movs	r0, r5
    7196:	4b0f      	ldr	r3, [pc, #60]	; (71d4 <get_fat+0xf8>)
    7198:	4798      	blx	r3
    719a:	2800      	cmp	r0, #0
    719c:	d002      	beq.n	71a4 <get_fat+0xc8>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
    719e:	2001      	movs	r0, #1
    71a0:	4240      	negs	r0, r0
    71a2:	e016      	b.n	71d2 <get_fat+0xf6>
		p = &fs->win[clst * 4 % SS(fs)];
    71a4:	00a4      	lsls	r4, r4, #2
    71a6:	23fe      	movs	r3, #254	; 0xfe
    71a8:	005b      	lsls	r3, r3, #1
    71aa:	401c      	ands	r4, r3
    71ac:	0023      	movs	r3, r4
    71ae:	3330      	adds	r3, #48	; 0x30
    71b0:	18eb      	adds	r3, r5, r3
		return LD_DWORD(p) & 0x0FFFFFFF;
    71b2:	78d8      	ldrb	r0, [r3, #3]
    71b4:	0600      	lsls	r0, r0, #24
    71b6:	789a      	ldrb	r2, [r3, #2]
    71b8:	0412      	lsls	r2, r2, #16
    71ba:	4310      	orrs	r0, r2
    71bc:	192c      	adds	r4, r5, r4
    71be:	3430      	adds	r4, #48	; 0x30
    71c0:	7822      	ldrb	r2, [r4, #0]
    71c2:	4310      	orrs	r0, r2
    71c4:	785b      	ldrb	r3, [r3, #1]
    71c6:	021b      	lsls	r3, r3, #8
    71c8:	4318      	orrs	r0, r3
    71ca:	0100      	lsls	r0, r0, #4
    71cc:	0900      	lsrs	r0, r0, #4
    71ce:	e000      	b.n	71d2 <get_fat+0xf6>
		return 1;
    71d0:	2001      	movs	r0, #1
}
    71d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    71d4:	0000703d 	.word	0x0000703d

000071d8 <dir_sdi>:
{
    71d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71da:	0004      	movs	r4, r0
    71dc:	000d      	movs	r5, r1
	dj->index = idx;
    71de:	80e1      	strh	r1, [r4, #6]
	clst = dj->sclust;
    71e0:	6881      	ldr	r1, [r0, #8]
		return FR_INT_ERR;
    71e2:	2002      	movs	r0, #2
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
    71e4:	2901      	cmp	r1, #1
    71e6:	d003      	beq.n	71f0 <dir_sdi+0x18>
    71e8:	6823      	ldr	r3, [r4, #0]
    71ea:	699a      	ldr	r2, [r3, #24]
    71ec:	4291      	cmp	r1, r2
    71ee:	d300      	bcc.n	71f2 <dir_sdi+0x1a>
}
    71f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
    71f2:	2900      	cmp	r1, #0
    71f4:	d119      	bne.n	722a <dir_sdi+0x52>
    71f6:	781a      	ldrb	r2, [r3, #0]
    71f8:	2a03      	cmp	r2, #3
    71fa:	d013      	beq.n	7224 <dir_sdi+0x4c>
		dj->clust = clst;
    71fc:	2200      	movs	r2, #0
    71fe:	60e2      	str	r2, [r4, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
    7200:	891a      	ldrh	r2, [r3, #8]
			return FR_INT_ERR;
    7202:	2002      	movs	r0, #2
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
    7204:	42aa      	cmp	r2, r5
    7206:	d9f3      	bls.n	71f0 <dir_sdi+0x18>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
    7208:	092a      	lsrs	r2, r5, #4
    720a:	b292      	uxth	r2, r2
    720c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    720e:	189b      	adds	r3, r3, r2
    7210:	6123      	str	r3, [r4, #16]
	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
    7212:	6823      	ldr	r3, [r4, #0]
    7214:	3330      	adds	r3, #48	; 0x30
    7216:	220f      	movs	r2, #15
    7218:	4015      	ands	r5, r2
    721a:	016d      	lsls	r5, r5, #5
    721c:	195d      	adds	r5, r3, r5
    721e:	6165      	str	r5, [r4, #20]
	return FR_OK;	/* Seek succeeded */
    7220:	2000      	movs	r0, #0
    7222:	e7e5      	b.n	71f0 <dir_sdi+0x18>
		clst = dj->fs->dirbase;
    7224:	6a59      	ldr	r1, [r3, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
    7226:	2900      	cmp	r1, #0
    7228:	d0e8      	beq.n	71fc <dir_sdi+0x24>
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
    722a:	789e      	ldrb	r6, [r3, #2]
    722c:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
    722e:	42b5      	cmp	r5, r6
    7230:	d313      	bcc.n	725a <dir_sdi+0x82>
    7232:	1bad      	subs	r5, r5, r6
    7234:	b2ad      	uxth	r5, r5
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
    7236:	4f10      	ldr	r7, [pc, #64]	; (7278 <dir_sdi+0xa0>)
    7238:	e000      	b.n	723c <dir_sdi+0x64>
    723a:	001d      	movs	r5, r3
    723c:	6820      	ldr	r0, [r4, #0]
    723e:	47b8      	blx	r7
    7240:	0001      	movs	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
    7242:	1c43      	adds	r3, r0, #1
    7244:	d012      	beq.n	726c <dir_sdi+0x94>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
    7246:	2801      	cmp	r0, #1
    7248:	d912      	bls.n	7270 <dir_sdi+0x98>
    724a:	6823      	ldr	r3, [r4, #0]
    724c:	699b      	ldr	r3, [r3, #24]
    724e:	4298      	cmp	r0, r3
    7250:	d210      	bcs.n	7274 <dir_sdi+0x9c>
    7252:	1bab      	subs	r3, r5, r6
    7254:	b29b      	uxth	r3, r3
		while (idx >= ic) {	/* Follow cluster chain */
    7256:	42b5      	cmp	r5, r6
    7258:	d2ef      	bcs.n	723a <dir_sdi+0x62>
		dj->clust = clst;
    725a:	60e1      	str	r1, [r4, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
    725c:	6820      	ldr	r0, [r4, #0]
    725e:	4b07      	ldr	r3, [pc, #28]	; (727c <dir_sdi+0xa4>)
    7260:	4798      	blx	r3
    7262:	092b      	lsrs	r3, r5, #4
    7264:	b29b      	uxth	r3, r3
    7266:	1818      	adds	r0, r3, r0
    7268:	6120      	str	r0, [r4, #16]
    726a:	e7d2      	b.n	7212 <dir_sdi+0x3a>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
    726c:	2001      	movs	r0, #1
    726e:	e7bf      	b.n	71f0 <dir_sdi+0x18>
				return FR_INT_ERR;
    7270:	2002      	movs	r0, #2
    7272:	e7bd      	b.n	71f0 <dir_sdi+0x18>
    7274:	2002      	movs	r0, #2
    7276:	e7bb      	b.n	71f0 <dir_sdi+0x18>
    7278:	000070dd 	.word	0x000070dd
    727c:	00006b83 	.word	0x00006b83

00007280 <put_fat>:
{
    7280:	b5f0      	push	{r4, r5, r6, r7, lr}
    7282:	46c6      	mov	lr, r8
    7284:	b500      	push	{lr}
    7286:	0007      	movs	r7, r0
    7288:	000c      	movs	r4, r1
    728a:	0016      	movs	r6, r2
		res = FR_INT_ERR;
    728c:	2502      	movs	r5, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
    728e:	2901      	cmp	r1, #1
    7290:	d902      	bls.n	7298 <put_fat+0x18>
    7292:	6983      	ldr	r3, [r0, #24]
    7294:	4299      	cmp	r1, r3
    7296:	d303      	bcc.n	72a0 <put_fat+0x20>
}
    7298:	0028      	movs	r0, r5
    729a:	bc04      	pop	{r2}
    729c:	4690      	mov	r8, r2
    729e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch (fs->fs_type) {
    72a0:	7803      	ldrb	r3, [r0, #0]
    72a2:	2b02      	cmp	r3, #2
    72a4:	d053      	beq.n	734e <put_fat+0xce>
    72a6:	2b03      	cmp	r3, #3
    72a8:	d063      	beq.n	7372 <put_fat+0xf2>
			res = FR_INT_ERR;
    72aa:	2502      	movs	r5, #2
		switch (fs->fs_type) {
    72ac:	2b01      	cmp	r3, #1
    72ae:	d002      	beq.n	72b6 <put_fat+0x36>
		fs->wflag = 1;
    72b0:	2301      	movs	r3, #1
    72b2:	713b      	strb	r3, [r7, #4]
    72b4:	e7f0      	b.n	7298 <put_fat+0x18>
			bc = clst; bc += bc / 2;
    72b6:	084b      	lsrs	r3, r1, #1
    72b8:	4698      	mov	r8, r3
    72ba:	4488      	add	r8, r1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
    72bc:	4643      	mov	r3, r8
    72be:	0a59      	lsrs	r1, r3, #9
    72c0:	6a03      	ldr	r3, [r0, #32]
    72c2:	469c      	mov	ip, r3
    72c4:	4461      	add	r1, ip
    72c6:	4b3b      	ldr	r3, [pc, #236]	; (73b4 <put_fat+0x134>)
    72c8:	4798      	blx	r3
    72ca:	1e05      	subs	r5, r0, #0
			if (res != FR_OK) break;
    72cc:	d1f0      	bne.n	72b0 <put_fat+0x30>
			p = &fs->win[bc % SS(fs)];
    72ce:	4643      	mov	r3, r8
    72d0:	05db      	lsls	r3, r3, #23
    72d2:	0ddb      	lsrs	r3, r3, #23
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
    72d4:	07e2      	lsls	r2, r4, #31
    72d6:	d51f      	bpl.n	7318 <put_fat+0x98>
    72d8:	18fb      	adds	r3, r7, r3
    72da:	3330      	adds	r3, #48	; 0x30
    72dc:	7819      	ldrb	r1, [r3, #0]
    72de:	220f      	movs	r2, #15
    72e0:	400a      	ands	r2, r1
    72e2:	0131      	lsls	r1, r6, #4
    72e4:	20ff      	movs	r0, #255	; 0xff
    72e6:	0100      	lsls	r0, r0, #4
    72e8:	4001      	ands	r1, r0
    72ea:	430a      	orrs	r2, r1
    72ec:	701a      	strb	r2, [r3, #0]
			bc++;
    72ee:	4644      	mov	r4, r8
    72f0:	3401      	adds	r4, #1
			fs->wflag = 1;
    72f2:	2301      	movs	r3, #1
    72f4:	713b      	strb	r3, [r7, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
    72f6:	0a61      	lsrs	r1, r4, #9
    72f8:	6a3b      	ldr	r3, [r7, #32]
    72fa:	469c      	mov	ip, r3
    72fc:	4461      	add	r1, ip
    72fe:	0038      	movs	r0, r7
    7300:	4b2c      	ldr	r3, [pc, #176]	; (73b4 <put_fat+0x134>)
    7302:	4798      	blx	r3
			if (res != FR_OK) break;
    7304:	2800      	cmp	r0, #0
    7306:	d151      	bne.n	73ac <put_fat+0x12c>
			p = &fs->win[bc % SS(fs)];
    7308:	05e4      	lsls	r4, r4, #23
    730a:	0de4      	lsrs	r4, r4, #23
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
    730c:	0936      	lsrs	r6, r6, #4
    730e:	b2f6      	uxtb	r6, r6
    7310:	193c      	adds	r4, r7, r4
    7312:	3430      	adds	r4, #48	; 0x30
    7314:	7026      	strb	r6, [r4, #0]
			break;
    7316:	e7cb      	b.n	72b0 <put_fat+0x30>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
    7318:	18fb      	adds	r3, r7, r3
    731a:	3330      	adds	r3, #48	; 0x30
    731c:	701e      	strb	r6, [r3, #0]
			bc++;
    731e:	4644      	mov	r4, r8
    7320:	3401      	adds	r4, #1
			fs->wflag = 1;
    7322:	2301      	movs	r3, #1
    7324:	713b      	strb	r3, [r7, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
    7326:	0a61      	lsrs	r1, r4, #9
    7328:	6a3b      	ldr	r3, [r7, #32]
    732a:	469c      	mov	ip, r3
    732c:	4461      	add	r1, ip
    732e:	0038      	movs	r0, r7
    7330:	4b20      	ldr	r3, [pc, #128]	; (73b4 <put_fat+0x134>)
    7332:	4798      	blx	r3
			if (res != FR_OK) break;
    7334:	2800      	cmp	r0, #0
    7336:	d13b      	bne.n	73b0 <put_fat+0x130>
			p = &fs->win[bc % SS(fs)];
    7338:	05e4      	lsls	r4, r4, #23
    733a:	0de4      	lsrs	r4, r4, #23
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
    733c:	193b      	adds	r3, r7, r4
    733e:	3330      	adds	r3, #48	; 0x30
    7340:	781b      	ldrb	r3, [r3, #0]
    7342:	220f      	movs	r2, #15
    7344:	4393      	bics	r3, r2
    7346:	0536      	lsls	r6, r6, #20
    7348:	0f36      	lsrs	r6, r6, #28
    734a:	431e      	orrs	r6, r3
    734c:	e7e0      	b.n	7310 <put_fat+0x90>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
    734e:	0a09      	lsrs	r1, r1, #8
    7350:	6a03      	ldr	r3, [r0, #32]
    7352:	469c      	mov	ip, r3
    7354:	4461      	add	r1, ip
    7356:	4b17      	ldr	r3, [pc, #92]	; (73b4 <put_fat+0x134>)
    7358:	4798      	blx	r3
    735a:	1e05      	subs	r5, r0, #0
			if (res != FR_OK) break;
    735c:	d1a8      	bne.n	72b0 <put_fat+0x30>
			p = &fs->win[clst * 2 % SS(fs)];
    735e:	0063      	lsls	r3, r4, #1
    7360:	24ff      	movs	r4, #255	; 0xff
    7362:	0064      	lsls	r4, r4, #1
    7364:	4023      	ands	r3, r4
			ST_WORD(p, (WORD)val);
    7366:	18fb      	adds	r3, r7, r3
    7368:	3330      	adds	r3, #48	; 0x30
    736a:	701e      	strb	r6, [r3, #0]
    736c:	0a36      	lsrs	r6, r6, #8
    736e:	705e      	strb	r6, [r3, #1]
			break;
    7370:	e79e      	b.n	72b0 <put_fat+0x30>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
    7372:	09c9      	lsrs	r1, r1, #7
    7374:	6a03      	ldr	r3, [r0, #32]
    7376:	469c      	mov	ip, r3
    7378:	4461      	add	r1, ip
    737a:	4b0e      	ldr	r3, [pc, #56]	; (73b4 <put_fat+0x134>)
    737c:	4798      	blx	r3
    737e:	1e05      	subs	r5, r0, #0
			if (res != FR_OK) break;
    7380:	d196      	bne.n	72b0 <put_fat+0x30>
			p = &fs->win[clst * 4 % SS(fs)];
    7382:	00a4      	lsls	r4, r4, #2
    7384:	23fe      	movs	r3, #254	; 0xfe
    7386:	005b      	lsls	r3, r3, #1
    7388:	401c      	ands	r4, r3
    738a:	0022      	movs	r2, r4
    738c:	3230      	adds	r2, #48	; 0x30
    738e:	18ba      	adds	r2, r7, r2
			val |= LD_DWORD(p) & 0xF0000000;
    7390:	78d3      	ldrb	r3, [r2, #3]
    7392:	193c      	adds	r4, r7, r4
    7394:	3430      	adds	r4, #48	; 0x30
    7396:	091b      	lsrs	r3, r3, #4
    7398:	071b      	lsls	r3, r3, #28
    739a:	431e      	orrs	r6, r3
			ST_DWORD(p, val);
    739c:	7026      	strb	r6, [r4, #0]
    739e:	0a33      	lsrs	r3, r6, #8
    73a0:	7053      	strb	r3, [r2, #1]
    73a2:	0c33      	lsrs	r3, r6, #16
    73a4:	7093      	strb	r3, [r2, #2]
    73a6:	0e36      	lsrs	r6, r6, #24
    73a8:	70d6      	strb	r6, [r2, #3]
			break;
    73aa:	e781      	b.n	72b0 <put_fat+0x30>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
    73ac:	0005      	movs	r5, r0
    73ae:	e77f      	b.n	72b0 <put_fat+0x30>
    73b0:	0005      	movs	r5, r0
    73b2:	e77d      	b.n	72b0 <put_fat+0x30>
    73b4:	0000703d 	.word	0x0000703d

000073b8 <create_chain>:
{
    73b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    73ba:	46c6      	mov	lr, r8
    73bc:	b500      	push	{lr}
    73be:	0005      	movs	r5, r0
    73c0:	4688      	mov	r8, r1
	if (clst == 0) {		/* Create a new chain */
    73c2:	2900      	cmp	r1, #0
    73c4:	d107      	bne.n	73d6 <create_chain+0x1e>
		scl = fs->last_clust;			/* Get suggested start point */
    73c6:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
    73c8:	2e00      	cmp	r6, #0
    73ca:	d00d      	beq.n	73e8 <create_chain+0x30>
    73cc:	6983      	ldr	r3, [r0, #24]
    73ce:	429e      	cmp	r6, r3
    73d0:	d30b      	bcc.n	73ea <create_chain+0x32>
    73d2:	2601      	movs	r6, #1
    73d4:	e009      	b.n	73ea <create_chain+0x32>
		cs = get_fat(fs, clst);			/* Check the cluster status */
    73d6:	4b26      	ldr	r3, [pc, #152]	; (7470 <create_chain+0xb8>)
    73d8:	4798      	blx	r3
		if (cs < 2) return 1;			/* It is an invalid cluster */
    73da:	2801      	cmp	r0, #1
    73dc:	d93d      	bls.n	745a <create_chain+0xa2>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
    73de:	69ab      	ldr	r3, [r5, #24]
		scl = clst;
    73e0:	4646      	mov	r6, r8
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
    73e2:	4298      	cmp	r0, r3
    73e4:	d201      	bcs.n	73ea <create_chain+0x32>
    73e6:	e03d      	b.n	7464 <create_chain+0xac>
		if (!scl || scl >= fs->n_fatent) scl = 1;
    73e8:	2601      	movs	r6, #1
	ncl = scl;				/* Start cluster */
    73ea:	0034      	movs	r4, r6
		cs = get_fat(fs, ncl);			/* Get the cluster status */
    73ec:	4f20      	ldr	r7, [pc, #128]	; (7470 <create_chain+0xb8>)
    73ee:	e00a      	b.n	7406 <create_chain+0x4e>
    73f0:	0021      	movs	r1, r4
    73f2:	0028      	movs	r0, r5
    73f4:	47b8      	blx	r7
		if (cs == 0) break;				/* Found a free cluster */
    73f6:	2800      	cmp	r0, #0
    73f8:	d00d      	beq.n	7416 <create_chain+0x5e>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
    73fa:	1c43      	adds	r3, r0, #1
    73fc:	d032      	beq.n	7464 <create_chain+0xac>
    73fe:	2801      	cmp	r0, #1
    7400:	d030      	beq.n	7464 <create_chain+0xac>
		if (ncl == scl) return 0;		/* No free cluster */
    7402:	42b4      	cmp	r4, r6
    7404:	d02d      	beq.n	7462 <create_chain+0xaa>
		ncl++;							/* Next cluster */
    7406:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
    7408:	69ab      	ldr	r3, [r5, #24]
    740a:	429c      	cmp	r4, r3
    740c:	d3f0      	bcc.n	73f0 <create_chain+0x38>
			if (ncl > scl) return 0;	/* No free cluster */
    740e:	2e01      	cmp	r6, #1
    7410:	d925      	bls.n	745e <create_chain+0xa6>
			ncl = 2;
    7412:	2402      	movs	r4, #2
    7414:	e7ec      	b.n	73f0 <create_chain+0x38>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
    7416:	4a17      	ldr	r2, [pc, #92]	; (7474 <create_chain+0xbc>)
    7418:	0021      	movs	r1, r4
    741a:	0028      	movs	r0, r5
    741c:	4b16      	ldr	r3, [pc, #88]	; (7478 <create_chain+0xc0>)
    741e:	4798      	blx	r3
	if (res == FR_OK && clst != 0) {
    7420:	2800      	cmp	r0, #0
    7422:	d113      	bne.n	744c <create_chain+0x94>
    7424:	4643      	mov	r3, r8
    7426:	2b00      	cmp	r3, #0
    7428:	d109      	bne.n	743e <create_chain+0x86>
		fs->last_clust = ncl;			/* Update FSINFO */
    742a:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
    742c:	692b      	ldr	r3, [r5, #16]
    742e:	1c5a      	adds	r2, r3, #1
    7430:	d01b      	beq.n	746a <create_chain+0xb2>
			fs->free_clust--;
    7432:	3b01      	subs	r3, #1
    7434:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
    7436:	2301      	movs	r3, #1
    7438:	716b      	strb	r3, [r5, #5]
    743a:	0020      	movs	r0, r4
    743c:	e012      	b.n	7464 <create_chain+0xac>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
    743e:	0022      	movs	r2, r4
    7440:	4641      	mov	r1, r8
    7442:	0028      	movs	r0, r5
    7444:	4b0c      	ldr	r3, [pc, #48]	; (7478 <create_chain+0xc0>)
    7446:	4798      	blx	r3
	if (res == FR_OK) {
    7448:	2800      	cmp	r0, #0
    744a:	d0ee      	beq.n	742a <create_chain+0x72>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
    744c:	3801      	subs	r0, #1
    744e:	4242      	negs	r2, r0
    7450:	4142      	adcs	r2, r0
    7452:	4250      	negs	r0, r2
    7454:	2301      	movs	r3, #1
    7456:	4318      	orrs	r0, r3
    7458:	e004      	b.n	7464 <create_chain+0xac>
		if (cs < 2) return 1;			/* It is an invalid cluster */
    745a:	2001      	movs	r0, #1
    745c:	e002      	b.n	7464 <create_chain+0xac>
			if (ncl > scl) return 0;	/* No free cluster */
    745e:	2000      	movs	r0, #0
    7460:	e000      	b.n	7464 <create_chain+0xac>
		if (ncl == scl) return 0;		/* No free cluster */
    7462:	2000      	movs	r0, #0
}
    7464:	bc04      	pop	{r2}
    7466:	4690      	mov	r8, r2
    7468:	bdf0      	pop	{r4, r5, r6, r7, pc}
    746a:	0020      	movs	r0, r4
    746c:	e7fa      	b.n	7464 <create_chain+0xac>
    746e:	46c0      	nop			; (mov r8, r8)
    7470:	000070dd 	.word	0x000070dd
    7474:	0fffffff 	.word	0x0fffffff
    7478:	00007281 	.word	0x00007281

0000747c <remove_chain>:
{
    747c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    747e:	46ce      	mov	lr, r9
    7480:	4647      	mov	r7, r8
    7482:	b580      	push	{r7, lr}
    7484:	0004      	movs	r4, r0
    7486:	000d      	movs	r5, r1
		res = FR_INT_ERR;
    7488:	2002      	movs	r0, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
    748a:	2901      	cmp	r1, #1
    748c:	d902      	bls.n	7494 <remove_chain+0x18>
    748e:	69a3      	ldr	r3, [r4, #24]
    7490:	4299      	cmp	r1, r3
    7492:	d303      	bcc.n	749c <remove_chain+0x20>
}
    7494:	bc0c      	pop	{r2, r3}
    7496:	4690      	mov	r8, r2
    7498:	4699      	mov	r9, r3
    749a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			nxt = get_fat(fs, clst);			/* Get cluster status */
    749c:	4f13      	ldr	r7, [pc, #76]	; (74ec <remove_chain+0x70>)
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
    749e:	4b14      	ldr	r3, [pc, #80]	; (74f0 <remove_chain+0x74>)
    74a0:	4698      	mov	r8, r3
				fs->fsi_flag = 1;
    74a2:	2301      	movs	r3, #1
    74a4:	4699      	mov	r9, r3
    74a6:	e003      	b.n	74b0 <remove_chain+0x34>
    74a8:	0035      	movs	r5, r6
		while (clst < fs->n_fatent) {			/* Not a last link? */
    74aa:	69a3      	ldr	r3, [r4, #24]
    74ac:	42b3      	cmp	r3, r6
    74ae:	d9f1      	bls.n	7494 <remove_chain+0x18>
			nxt = get_fat(fs, clst);			/* Get cluster status */
    74b0:	0029      	movs	r1, r5
    74b2:	0020      	movs	r0, r4
    74b4:	47b8      	blx	r7
    74b6:	1e06      	subs	r6, r0, #0
			if (nxt == 0) break;				/* Empty cluster? */
    74b8:	d011      	beq.n	74de <remove_chain+0x62>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
    74ba:	2801      	cmp	r0, #1
    74bc:	d011      	beq.n	74e2 <remove_chain+0x66>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
    74be:	1c43      	adds	r3, r0, #1
    74c0:	d011      	beq.n	74e6 <remove_chain+0x6a>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
    74c2:	2200      	movs	r2, #0
    74c4:	0029      	movs	r1, r5
    74c6:	0020      	movs	r0, r4
    74c8:	47c0      	blx	r8
			if (res != FR_OK) break;
    74ca:	2800      	cmp	r0, #0
    74cc:	d1e2      	bne.n	7494 <remove_chain+0x18>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
    74ce:	6923      	ldr	r3, [r4, #16]
    74d0:	1c5a      	adds	r2, r3, #1
    74d2:	d0e9      	beq.n	74a8 <remove_chain+0x2c>
				fs->free_clust++;
    74d4:	3301      	adds	r3, #1
    74d6:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
    74d8:	464b      	mov	r3, r9
    74da:	7163      	strb	r3, [r4, #5]
    74dc:	e7e4      	b.n	74a8 <remove_chain+0x2c>
    74de:	2000      	movs	r0, #0
    74e0:	e7d8      	b.n	7494 <remove_chain+0x18>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
    74e2:	2002      	movs	r0, #2
    74e4:	e7d6      	b.n	7494 <remove_chain+0x18>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
    74e6:	2001      	movs	r0, #1
    74e8:	e7d4      	b.n	7494 <remove_chain+0x18>
    74ea:	46c0      	nop			; (mov r8, r8)
    74ec:	000070dd 	.word	0x000070dd
    74f0:	00007281 	.word	0x00007281

000074f4 <dir_next>:
{
    74f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    74f6:	46d6      	mov	lr, sl
    74f8:	4647      	mov	r7, r8
    74fa:	b580      	push	{r7, lr}
    74fc:	0006      	movs	r6, r0
    74fe:	000d      	movs	r5, r1
	i = dj->index + 1;
    7500:	88c4      	ldrh	r4, [r0, #6]
    7502:	3401      	adds	r4, #1
    7504:	b2a4      	uxth	r4, r4
		return FR_NO_FILE;
    7506:	2004      	movs	r0, #4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
    7508:	2c00      	cmp	r4, #0
    750a:	d103      	bne.n	7514 <dir_next+0x20>
}
    750c:	bc0c      	pop	{r2, r3}
    750e:	4690      	mov	r8, r2
    7510:	469a      	mov	sl, r3
    7512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
    7514:	6933      	ldr	r3, [r6, #16]
    7516:	2b00      	cmp	r3, #0
    7518:	d0f8      	beq.n	750c <dir_next+0x18>
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
    751a:	270f      	movs	r7, #15
    751c:	4027      	ands	r7, r4
    751e:	d10f      	bne.n	7540 <dir_next+0x4c>
		dj->sect++;					/* Next sector */
    7520:	3301      	adds	r3, #1
    7522:	6133      	str	r3, [r6, #16]
		if (dj->clust == 0) {	/* Static table */
    7524:	68f1      	ldr	r1, [r6, #12]
    7526:	2900      	cmp	r1, #0
    7528:	d104      	bne.n	7534 <dir_next+0x40>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
    752a:	6833      	ldr	r3, [r6, #0]
    752c:	891b      	ldrh	r3, [r3, #8]
    752e:	42a3      	cmp	r3, r4
    7530:	d9ec      	bls.n	750c <dir_next+0x18>
    7532:	e005      	b.n	7540 <dir_next+0x4c>
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
    7534:	6830      	ldr	r0, [r6, #0]
    7536:	7883      	ldrb	r3, [r0, #2]
    7538:	3b01      	subs	r3, #1
    753a:	0922      	lsrs	r2, r4, #4
    753c:	421a      	tst	r2, r3
    753e:	d007      	beq.n	7550 <dir_next+0x5c>
	dj->index = i;
    7540:	80f4      	strh	r4, [r6, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
    7542:	6833      	ldr	r3, [r6, #0]
    7544:	3330      	adds	r3, #48	; 0x30
    7546:	017f      	lsls	r7, r7, #5
    7548:	19df      	adds	r7, r3, r7
    754a:	6177      	str	r7, [r6, #20]
	return FR_OK;
    754c:	2000      	movs	r0, #0
    754e:	e7dd      	b.n	750c <dir_next+0x18>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
    7550:	4b2c      	ldr	r3, [pc, #176]	; (7604 <dir_next+0x110>)
    7552:	4798      	blx	r3
    7554:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
    7556:	2002      	movs	r0, #2
    7558:	4643      	mov	r3, r8
    755a:	2b01      	cmp	r3, #1
    755c:	d9d6      	bls.n	750c <dir_next+0x18>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
    755e:	3301      	adds	r3, #1
    7560:	d04b      	beq.n	75fa <dir_next+0x106>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
    7562:	6833      	ldr	r3, [r6, #0]
    7564:	699a      	ldr	r2, [r3, #24]
    7566:	4590      	cmp	r8, r2
    7568:	d33f      	bcc.n	75ea <dir_next+0xf6>
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
    756a:	3002      	adds	r0, #2
    756c:	2d00      	cmp	r5, #0
    756e:	d0cd      	beq.n	750c <dir_next+0x18>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
    7570:	68f1      	ldr	r1, [r6, #12]
    7572:	0018      	movs	r0, r3
    7574:	4b24      	ldr	r3, [pc, #144]	; (7608 <dir_next+0x114>)
    7576:	4798      	blx	r3
    7578:	4680      	mov	r8, r0
					if (clst == 0) return FR_DENIED;			/* No free cluster */
    757a:	2007      	movs	r0, #7
    757c:	4643      	mov	r3, r8
    757e:	2b00      	cmp	r3, #0
    7580:	d0c4      	beq.n	750c <dir_next+0x18>
					if (clst == 1) return FR_INT_ERR;
    7582:	3805      	subs	r0, #5
    7584:	2b01      	cmp	r3, #1
    7586:	d0c1      	beq.n	750c <dir_next+0x18>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
    7588:	3801      	subs	r0, #1
    758a:	3301      	adds	r3, #1
    758c:	d0be      	beq.n	750c <dir_next+0x18>
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
    758e:	2100      	movs	r1, #0
    7590:	6830      	ldr	r0, [r6, #0]
    7592:	4b1e      	ldr	r3, [pc, #120]	; (760c <dir_next+0x118>)
    7594:	4798      	blx	r3
    7596:	0003      	movs	r3, r0
    7598:	2001      	movs	r0, #1
    759a:	2b00      	cmp	r3, #0
    759c:	d1b6      	bne.n	750c <dir_next+0x18>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
    759e:	6830      	ldr	r0, [r6, #0]
    75a0:	3030      	adds	r0, #48	; 0x30
    75a2:	2280      	movs	r2, #128	; 0x80
    75a4:	0092      	lsls	r2, r2, #2
    75a6:	2100      	movs	r1, #0
    75a8:	4b19      	ldr	r3, [pc, #100]	; (7610 <dir_next+0x11c>)
    75aa:	4798      	blx	r3
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
    75ac:	6835      	ldr	r5, [r6, #0]
    75ae:	4641      	mov	r1, r8
    75b0:	0028      	movs	r0, r5
    75b2:	4b18      	ldr	r3, [pc, #96]	; (7614 <dir_next+0x120>)
    75b4:	4798      	blx	r3
    75b6:	62e8      	str	r0, [r5, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
    75b8:	2500      	movs	r5, #0
						dj->fs->wflag = 1;
    75ba:	2301      	movs	r3, #1
    75bc:	469a      	mov	sl, r3
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
    75be:	6833      	ldr	r3, [r6, #0]
    75c0:	789a      	ldrb	r2, [r3, #2]
    75c2:	42aa      	cmp	r2, r5
    75c4:	d90e      	bls.n	75e4 <dir_next+0xf0>
						dj->fs->wflag = 1;
    75c6:	4652      	mov	r2, sl
    75c8:	711a      	strb	r2, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
    75ca:	2100      	movs	r1, #0
    75cc:	6830      	ldr	r0, [r6, #0]
    75ce:	4b0f      	ldr	r3, [pc, #60]	; (760c <dir_next+0x118>)
    75d0:	4798      	blx	r3
    75d2:	2800      	cmp	r0, #0
    75d4:	d113      	bne.n	75fe <dir_next+0x10a>
						dj->fs->winsect++;
    75d6:	6832      	ldr	r2, [r6, #0]
    75d8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    75da:	3301      	adds	r3, #1
    75dc:	62d3      	str	r3, [r2, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
    75de:	3501      	adds	r5, #1
    75e0:	b2ed      	uxtb	r5, r5
    75e2:	e7ec      	b.n	75be <dir_next+0xca>
					dj->fs->winsect -= c;						/* Rewind window address */
    75e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    75e6:	1b52      	subs	r2, r2, r5
    75e8:	62da      	str	r2, [r3, #44]	; 0x2c
				dj->clust = clst;				/* Initialize data for new cluster */
    75ea:	4643      	mov	r3, r8
    75ec:	60f3      	str	r3, [r6, #12]
				dj->sect = clust2sect(dj->fs, clst);
    75ee:	4641      	mov	r1, r8
    75f0:	6830      	ldr	r0, [r6, #0]
    75f2:	4b08      	ldr	r3, [pc, #32]	; (7614 <dir_next+0x120>)
    75f4:	4798      	blx	r3
    75f6:	6130      	str	r0, [r6, #16]
    75f8:	e7a2      	b.n	7540 <dir_next+0x4c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
    75fa:	2001      	movs	r0, #1
    75fc:	e786      	b.n	750c <dir_next+0x18>
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
    75fe:	2001      	movs	r0, #1
    7600:	e784      	b.n	750c <dir_next+0x18>
    7602:	46c0      	nop			; (mov r8, r8)
    7604:	000070dd 	.word	0x000070dd
    7608:	000073b9 	.word	0x000073b9
    760c:	0000703d 	.word	0x0000703d
    7610:	00006b71 	.word	0x00006b71
    7614:	00006b83 	.word	0x00006b83

00007618 <dir_find>:
{
    7618:	b5f0      	push	{r4, r5, r6, r7, lr}
    761a:	46de      	mov	lr, fp
    761c:	4657      	mov	r7, sl
    761e:	464e      	mov	r6, r9
    7620:	4645      	mov	r5, r8
    7622:	b5e0      	push	{r5, r6, r7, lr}
    7624:	b083      	sub	sp, #12
    7626:	0005      	movs	r5, r0
	res = dir_sdi(dj, 0);			/* Rewind directory object */
    7628:	2100      	movs	r1, #0
    762a:	4b5a      	ldr	r3, [pc, #360]	; (7794 <dir_find+0x17c>)
    762c:	4798      	blx	r3
    762e:	1e07      	subs	r7, r0, #0
	if (res != FR_OK) return res;
    7630:	d000      	beq.n	7634 <dir_find+0x1c>
    7632:	e09e      	b.n	7772 <dir_find+0x15a>
    7634:	23ff      	movs	r3, #255	; 0xff
    7636:	4699      	mov	r9, r3
    7638:	469a      	mov	sl, r3
		res = move_window(dj->fs, dj->sect);
    763a:	4b57      	ldr	r3, [pc, #348]	; (7798 <dir_find+0x180>)
    763c:	469b      	mov	fp, r3
    763e:	e01b      	b.n	7678 <dir_find+0x60>
			if (a == AM_LFN) {			/* An LFN entry is found */
    7640:	2b0f      	cmp	r3, #15
    7642:	d030      	beq.n	76a6 <dir_find+0x8e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
    7644:	4653      	mov	r3, sl
    7646:	2b00      	cmp	r3, #0
    7648:	d105      	bne.n	7656 <dir_find+0x3e>
    764a:	0020      	movs	r0, r4
    764c:	4b53      	ldr	r3, [pc, #332]	; (779c <dir_find+0x184>)
    764e:	4798      	blx	r3
    7650:	4581      	cmp	r9, r0
    7652:	d100      	bne.n	7656 <dir_find+0x3e>
    7654:	e08d      	b.n	7772 <dir_find+0x15a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
    7656:	2301      	movs	r3, #1
    7658:	425b      	negs	r3, r3
    765a:	842b      	strh	r3, [r5, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
    765c:	69a8      	ldr	r0, [r5, #24]
    765e:	7ac3      	ldrb	r3, [r0, #11]
    7660:	07db      	lsls	r3, r3, #31
    7662:	d400      	bmi.n	7666 <dir_find+0x4e>
    7664:	e07d      	b.n	7762 <dir_find+0x14a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
    7666:	23ff      	movs	r3, #255	; 0xff
    7668:	469a      	mov	sl, r3
		res = dir_next(dj, 0);		/* Next entry */
    766a:	2100      	movs	r1, #0
    766c:	0028      	movs	r0, r5
    766e:	4b4c      	ldr	r3, [pc, #304]	; (77a0 <dir_find+0x188>)
    7670:	4798      	blx	r3
    7672:	1e07      	subs	r7, r0, #0
	} while (res == FR_OK);
    7674:	d000      	beq.n	7678 <dir_find+0x60>
    7676:	e07c      	b.n	7772 <dir_find+0x15a>
		res = move_window(dj->fs, dj->sect);
    7678:	6929      	ldr	r1, [r5, #16]
    767a:	6828      	ldr	r0, [r5, #0]
    767c:	47d8      	blx	fp
    767e:	1e07      	subs	r7, r0, #0
		if (res != FR_OK) break;
    7680:	d177      	bne.n	7772 <dir_find+0x15a>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
    7682:	696c      	ldr	r4, [r5, #20]
		c = dir[DIR_Name];
    7684:	7826      	ldrb	r6, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
    7686:	2e00      	cmp	r6, #0
    7688:	d100      	bne.n	768c <dir_find+0x74>
    768a:	e080      	b.n	778e <dir_find+0x176>
		a = dir[DIR_Attr] & AM_MASK;
    768c:	7ae2      	ldrb	r2, [r4, #11]
    768e:	233f      	movs	r3, #63	; 0x3f
    7690:	4013      	ands	r3, r2
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
    7692:	2ee5      	cmp	r6, #229	; 0xe5
    7694:	d100      	bne.n	7698 <dir_find+0x80>
    7696:	e077      	b.n	7788 <dir_find+0x170>
    7698:	0712      	lsls	r2, r2, #28
    769a:	d5d1      	bpl.n	7640 <dir_find+0x28>
    769c:	2b0f      	cmp	r3, #15
    769e:	d002      	beq.n	76a6 <dir_find+0x8e>
			ord = 0xFF;
    76a0:	23ff      	movs	r3, #255	; 0xff
    76a2:	469a      	mov	sl, r3
    76a4:	e7e1      	b.n	766a <dir_find+0x52>
				if (dj->lfn) {
    76a6:	69ef      	ldr	r7, [r5, #28]
    76a8:	2f00      	cmp	r7, #0
    76aa:	d0de      	beq.n	766a <dir_find+0x52>
					if (c & LLE) {		/* Is it start of LFN sequence? */
    76ac:	0673      	lsls	r3, r6, #25
    76ae:	d518      	bpl.n	76e2 <dir_find+0xca>
						sum = dir[LDIR_Chksum];
    76b0:	7b63      	ldrb	r3, [r4, #13]
    76b2:	4699      	mov	r9, r3
						c &= ~LLE; ord = c;	/* LFN start order */
    76b4:	2340      	movs	r3, #64	; 0x40
    76b6:	439e      	bics	r6, r3
						dj->lfn_idx = dj->index;
    76b8:	88eb      	ldrh	r3, [r5, #6]
    76ba:	842b      	strh	r3, [r5, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
    76bc:	7b63      	ldrb	r3, [r4, #13]
    76be:	9300      	str	r3, [sp, #0]
    76c0:	22ff      	movs	r2, #255	; 0xff
    76c2:	4692      	mov	sl, r2
    76c4:	454b      	cmp	r3, r9
    76c6:	d1d0      	bne.n	766a <dir_find+0x52>
	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
    76c8:	7823      	ldrb	r3, [r4, #0]
    76ca:	3abf      	subs	r2, #191	; 0xbf
    76cc:	4393      	bics	r3, r2
    76ce:	3b01      	subs	r3, #1
    76d0:	005a      	lsls	r2, r3, #1
    76d2:	18d2      	adds	r2, r2, r3
    76d4:	0092      	lsls	r2, r2, #2
    76d6:	4692      	mov	sl, r2
    76d8:	449a      	add	sl, r3
	s = 0; wc = 1;
    76da:	2201      	movs	r2, #1
    76dc:	2300      	movs	r3, #0
    76de:	4699      	mov	r9, r3
    76e0:	e01d      	b.n	771e <dir_find+0x106>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
    76e2:	45b2      	cmp	sl, r6
    76e4:	d0ea      	beq.n	76bc <dir_find+0xa4>
    76e6:	23ff      	movs	r3, #255	; 0xff
    76e8:	469a      	mov	sl, r3
    76ea:	e7be      	b.n	766a <dir_find+0x52>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
    76ec:	4b2d      	ldr	r3, [pc, #180]	; (77a4 <dir_find+0x18c>)
    76ee:	4798      	blx	r3
    76f0:	9001      	str	r0, [sp, #4]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
    76f2:	4653      	mov	r3, sl
    76f4:	2bfe      	cmp	r3, #254	; 0xfe
    76f6:	d81f      	bhi.n	7738 <dir_find+0x120>
    76f8:	2301      	movs	r3, #1
    76fa:	4453      	add	r3, sl
    76fc:	4698      	mov	r8, r3
    76fe:	4653      	mov	r3, sl
    7700:	005b      	lsls	r3, r3, #1
    7702:	5bd8      	ldrh	r0, [r3, r7]
    7704:	4b27      	ldr	r3, [pc, #156]	; (77a4 <dir_find+0x18c>)
    7706:	4798      	blx	r3
    7708:	0002      	movs	r2, r0
    770a:	9b01      	ldr	r3, [sp, #4]
    770c:	4283      	cmp	r3, r0
    770e:	d113      	bne.n	7738 <dir_find+0x120>
    7710:	46c2      	mov	sl, r8
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
    7712:	2301      	movs	r3, #1
    7714:	469c      	mov	ip, r3
    7716:	44e1      	add	r9, ip
    7718:	464b      	mov	r3, r9
    771a:	2b0d      	cmp	r3, #13
    771c:	d011      	beq.n	7742 <dir_find+0x12a>
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
    771e:	4b22      	ldr	r3, [pc, #136]	; (77a8 <dir_find+0x190>)
    7720:	4649      	mov	r1, r9
    7722:	5cc9      	ldrb	r1, [r1, r3]
    7724:	1863      	adds	r3, r4, r1
    7726:	785b      	ldrb	r3, [r3, #1]
    7728:	021b      	lsls	r3, r3, #8
    772a:	5c60      	ldrb	r0, [r4, r1]
    772c:	4318      	orrs	r0, r3
		if (wc) {	/* Last char has not been processed */
    772e:	2a00      	cmp	r2, #0
    7730:	d1dc      	bne.n	76ec <dir_find+0xd4>
			if (uc != 0xFFFF) return 0;	/* Check filler */
    7732:	4b1e      	ldr	r3, [pc, #120]	; (77ac <dir_find+0x194>)
    7734:	4298      	cmp	r0, r3
    7736:	d0ec      	beq.n	7712 <dir_find+0xfa>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
    7738:	9b00      	ldr	r3, [sp, #0]
    773a:	4699      	mov	r9, r3
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
    773c:	23ff      	movs	r3, #255	; 0xff
    773e:	469a      	mov	sl, r3
    7740:	e793      	b.n	766a <dir_find+0x52>
	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
    7742:	7823      	ldrb	r3, [r4, #0]
    7744:	065b      	lsls	r3, r3, #25
    7746:	d506      	bpl.n	7756 <dir_find+0x13e>
    7748:	2a00      	cmp	r2, #0
    774a:	d004      	beq.n	7756 <dir_find+0x13e>
    774c:	4653      	mov	r3, sl
    774e:	005b      	lsls	r3, r3, #1
    7750:	5bdb      	ldrh	r3, [r3, r7]
    7752:	2b00      	cmp	r3, #0
    7754:	d1f0      	bne.n	7738 <dir_find+0x120>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
    7756:	3e01      	subs	r6, #1
    7758:	b2f3      	uxtb	r3, r6
    775a:	469a      	mov	sl, r3
    775c:	9b00      	ldr	r3, [sp, #0]
    775e:	4699      	mov	r9, r3
    7760:	e783      	b.n	766a <dir_find+0x52>
    7762:	2300      	movs	r3, #0
	while (cnt-- && (r = *d++ - *s++) == 0) ;
    7764:	5ce1      	ldrb	r1, [r4, r3]
    7766:	5cc2      	ldrb	r2, [r0, r3]
    7768:	4291      	cmp	r1, r2
    776a:	d10a      	bne.n	7782 <dir_find+0x16a>
    776c:	3301      	adds	r3, #1
    776e:	2b0b      	cmp	r3, #11
    7770:	d1f8      	bne.n	7764 <dir_find+0x14c>
}
    7772:	0038      	movs	r0, r7
    7774:	b003      	add	sp, #12
    7776:	bc3c      	pop	{r2, r3, r4, r5}
    7778:	4690      	mov	r8, r2
    777a:	4699      	mov	r9, r3
    777c:	46a2      	mov	sl, r4
    777e:	46ab      	mov	fp, r5
    7780:	bdf0      	pop	{r4, r5, r6, r7, pc}
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
    7782:	23ff      	movs	r3, #255	; 0xff
    7784:	469a      	mov	sl, r3
    7786:	e770      	b.n	766a <dir_find+0x52>
			ord = 0xFF;
    7788:	23ff      	movs	r3, #255	; 0xff
    778a:	469a      	mov	sl, r3
    778c:	e76d      	b.n	766a <dir_find+0x52>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
    778e:	2704      	movs	r7, #4
    7790:	e7ef      	b.n	7772 <dir_find+0x15a>
    7792:	46c0      	nop			; (mov r8, r8)
    7794:	000071d9 	.word	0x000071d9
    7798:	0000703d 	.word	0x0000703d
    779c:	00006b9b 	.word	0x00006b9b
    77a0:	000074f5 	.word	0x000074f5
    77a4:	000085b1 	.word	0x000085b1
    77a8:	0000de90 	.word	0x0000de90
    77ac:	0000ffff 	.word	0x0000ffff

000077b0 <dir_register>:
{
    77b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    77b2:	46de      	mov	lr, fp
    77b4:	4657      	mov	r7, sl
    77b6:	464e      	mov	r6, r9
    77b8:	4645      	mov	r5, r8
    77ba:	b5e0      	push	{r5, r6, r7, lr}
    77bc:	b089      	sub	sp, #36	; 0x24
    77be:	0004      	movs	r4, r0
	fn = dj->fn; lfn = dj->lfn;
    77c0:	6987      	ldr	r7, [r0, #24]
    77c2:	69c3      	ldr	r3, [r0, #28]
    77c4:	469a      	mov	sl, r3
	mem_cpy(sn, fn, 12);
    77c6:	ad05      	add	r5, sp, #20
    77c8:	220c      	movs	r2, #12
    77ca:	0039      	movs	r1, r7
    77cc:	0028      	movs	r0, r5
    77ce:	4ba7      	ldr	r3, [pc, #668]	; (7a6c <dir_register+0x2bc>)
    77d0:	4798      	blx	r3
	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
    77d2:	7aeb      	ldrb	r3, [r5, #11]
    77d4:	07db      	lsls	r3, r3, #31
    77d6:	d400      	bmi.n	77da <dir_register+0x2a>
    77d8:	e070      	b.n	78bc <dir_register+0x10c>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
    77da:	2300      	movs	r3, #0
    77dc:	72fb      	strb	r3, [r7, #11]
    77de:	61e3      	str	r3, [r4, #28]
	mem_cpy(dst, src, 11);
    77e0:	220b      	movs	r2, #11
    77e2:	a905      	add	r1, sp, #20
    77e4:	0038      	movs	r0, r7
    77e6:	4ba1      	ldr	r3, [pc, #644]	; (7a6c <dir_register+0x2bc>)
    77e8:	4798      	blx	r3
		for (n = 1; n < 100; n++) {
    77ea:	2301      	movs	r3, #1
		ns[i--] = c;
    77ec:	ad03      	add	r5, sp, #12
    77ee:	001e      	movs	r6, r3
    77f0:	46a0      	mov	r8, r4
    77f2:	e049      	b.n	7888 <dir_register+0xd8>
    77f4:	3801      	subs	r0, #1
    77f6:	1829      	adds	r1, r5, r0
    77f8:	704a      	strb	r2, [r1, #1]
		seq /= 16;
    77fa:	091b      	lsrs	r3, r3, #4
    77fc:	b29b      	uxth	r3, r3
	} while (seq);
    77fe:	2b00      	cmp	r3, #0
    7800:	d007      	beq.n	7812 <dir_register+0x62>
		c = (seq % 16) + '0';
    7802:	0021      	movs	r1, r4
    7804:	4019      	ands	r1, r3
    7806:	000a      	movs	r2, r1
    7808:	3230      	adds	r2, #48	; 0x30
		if (c > '9') c += 7;
    780a:	2a39      	cmp	r2, #57	; 0x39
    780c:	d9f2      	bls.n	77f4 <dir_register+0x44>
    780e:	3207      	adds	r2, #7
    7810:	e7f0      	b.n	77f4 <dir_register+0x44>
	ns[i] = '~';
    7812:	337e      	adds	r3, #126	; 0x7e
    7814:	542b      	strb	r3, [r5, r0]
	for (j = 0; j < i && dst[j] != ' '; j++) {
    7816:	2800      	cmp	r0, #0
    7818:	d00a      	beq.n	7830 <dir_register+0x80>
    781a:	783b      	ldrb	r3, [r7, #0]
    781c:	2b20      	cmp	r3, #32
    781e:	d009      	beq.n	7834 <dir_register+0x84>
    7820:	2300      	movs	r3, #0
    7822:	3301      	adds	r3, #1
    7824:	4298      	cmp	r0, r3
    7826:	d007      	beq.n	7838 <dir_register+0x88>
    7828:	5cfa      	ldrb	r2, [r7, r3]
    782a:	2a20      	cmp	r2, #32
    782c:	d1f9      	bne.n	7822 <dir_register+0x72>
    782e:	e009      	b.n	7844 <dir_register+0x94>
    7830:	0003      	movs	r3, r0
    7832:	e007      	b.n	7844 <dir_register+0x94>
    7834:	2300      	movs	r3, #0
    7836:	e005      	b.n	7844 <dir_register+0x94>
    7838:	0003      	movs	r3, r0
    783a:	e003      	b.n	7844 <dir_register+0x94>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
    783c:	54fa      	strb	r2, [r7, r3]
    783e:	3301      	adds	r3, #1
	} while (j < 8);
    7840:	2b07      	cmp	r3, #7
    7842:	d805      	bhi.n	7850 <dir_register+0xa0>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
    7844:	2220      	movs	r2, #32
    7846:	2807      	cmp	r0, #7
    7848:	d8f8      	bhi.n	783c <dir_register+0x8c>
    784a:	5c2a      	ldrb	r2, [r5, r0]
    784c:	3001      	adds	r0, #1
    784e:	e7f5      	b.n	783c <dir_register+0x8c>
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
    7850:	4640      	mov	r0, r8
    7852:	4b87      	ldr	r3, [pc, #540]	; (7a70 <dir_register+0x2c0>)
    7854:	4798      	blx	r3
			if (res != FR_OK) break;
    7856:	2800      	cmp	r0, #0
    7858:	d11c      	bne.n	7894 <dir_register+0xe4>
		for (n = 1; n < 100; n++) {
    785a:	3601      	adds	r6, #1
    785c:	b2b6      	uxth	r6, r6
    785e:	2e64      	cmp	r6, #100	; 0x64
    7860:	d015      	beq.n	788e <dir_register+0xde>
	mem_cpy(dst, src, 11);
    7862:	220b      	movs	r2, #11
    7864:	a905      	add	r1, sp, #20
    7866:	0038      	movs	r0, r7
    7868:	4b80      	ldr	r3, [pc, #512]	; (7a6c <dir_register+0x2bc>)
    786a:	4798      	blx	r3
		for (n = 1; n < 100; n++) {
    786c:	0033      	movs	r3, r6
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
    786e:	2e05      	cmp	r6, #5
    7870:	d90a      	bls.n	7888 <dir_register+0xd8>
    7872:	4651      	mov	r1, sl
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
    7874:	085a      	lsrs	r2, r3, #1
    7876:	03db      	lsls	r3, r3, #15
    7878:	4313      	orrs	r3, r2
    787a:	880a      	ldrh	r2, [r1, #0]
    787c:	189b      	adds	r3, r3, r2
    787e:	b29b      	uxth	r3, r3
    7880:	3102      	adds	r1, #2
    7882:	880a      	ldrh	r2, [r1, #0]
    7884:	2a00      	cmp	r2, #0
    7886:	d1f5      	bne.n	7874 <dir_register+0xc4>
		for (n = 1; n < 100; n++) {
    7888:	2007      	movs	r0, #7
		c = (seq % 16) + '0';
    788a:	240f      	movs	r4, #15
    788c:	e7b9      	b.n	7802 <dir_register+0x52>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
    788e:	2307      	movs	r3, #7
    7890:	4698      	mov	r8, r3
    7892:	e006      	b.n	78a2 <dir_register+0xf2>
    7894:	4644      	mov	r4, r8
    7896:	4680      	mov	r8, r0
    7898:	2e64      	cmp	r6, #100	; 0x64
    789a:	d100      	bne.n	789e <dir_register+0xee>
    789c:	e0a5      	b.n	79ea <dir_register+0x23a>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
    789e:	2804      	cmp	r0, #4
    78a0:	d007      	beq.n	78b2 <dir_register+0x102>
}
    78a2:	4640      	mov	r0, r8
    78a4:	b009      	add	sp, #36	; 0x24
    78a6:	bc3c      	pop	{r2, r3, r4, r5}
    78a8:	4690      	mov	r8, r2
    78aa:	4699      	mov	r9, r3
    78ac:	46a2      	mov	sl, r4
    78ae:	46ab      	mov	fp, r5
    78b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		fn[NS] = sn[NS]; dj->lfn = lfn;
    78b2:	ab05      	add	r3, sp, #20
    78b4:	7adb      	ldrb	r3, [r3, #11]
    78b6:	72fb      	strb	r3, [r7, #11]
    78b8:	4653      	mov	r3, sl
    78ba:	61e3      	str	r3, [r4, #28]
	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
    78bc:	ab05      	add	r3, sp, #20
    78be:	7adb      	ldrb	r3, [r3, #11]
		ne = 1;
    78c0:	2201      	movs	r2, #1
    78c2:	4693      	mov	fp, r2
	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
    78c4:	079b      	lsls	r3, r3, #30
    78c6:	d511      	bpl.n	78ec <dir_register+0x13c>
		for (ne = 0; lfn[ne]; ne++) ;
    78c8:	4653      	mov	r3, sl
    78ca:	881b      	ldrh	r3, [r3, #0]
    78cc:	2b00      	cmp	r3, #0
    78ce:	d01b      	beq.n	7908 <dir_register+0x158>
    78d0:	2000      	movs	r0, #0
    78d2:	4652      	mov	r2, sl
    78d4:	3001      	adds	r0, #1
    78d6:	b280      	uxth	r0, r0
    78d8:	0043      	lsls	r3, r0, #1
    78da:	5a9b      	ldrh	r3, [r3, r2]
    78dc:	2b00      	cmp	r3, #0
    78de:	d1f9      	bne.n	78d4 <dir_register+0x124>
		ne = (ne + 25) / 13;
    78e0:	3019      	adds	r0, #25
    78e2:	210d      	movs	r1, #13
    78e4:	4b63      	ldr	r3, [pc, #396]	; (7a74 <dir_register+0x2c4>)
    78e6:	4798      	blx	r3
    78e8:	b283      	uxth	r3, r0
    78ea:	469b      	mov	fp, r3
	res = dir_sdi(dj, 0);
    78ec:	2100      	movs	r1, #0
    78ee:	0020      	movs	r0, r4
    78f0:	4b61      	ldr	r3, [pc, #388]	; (7a78 <dir_register+0x2c8>)
    78f2:	4798      	blx	r3
    78f4:	4680      	mov	r8, r0
	if (res != FR_OK) return res;
    78f6:	2800      	cmp	r0, #0
    78f8:	d1d3      	bne.n	78a2 <dir_register+0xf2>
    78fa:	4682      	mov	sl, r0
    78fc:	2500      	movs	r5, #0
		res = move_window(dj->fs, dj->sect);
    78fe:	4f5f      	ldr	r7, [pc, #380]	; (7a7c <dir_register+0x2cc>)
			n = 0;					/* Not a blank entry. Restart to search */
    7900:	2600      	movs	r6, #0
		res = dir_next(dj, 1);		/* Next entry with table stretch */
    7902:	4b5f      	ldr	r3, [pc, #380]	; (7a80 <dir_register+0x2d0>)
    7904:	4699      	mov	r9, r3
    7906:	e00b      	b.n	7920 <dir_register+0x170>
		for (ne = 0; lfn[ne]; ne++) ;
    7908:	2000      	movs	r0, #0
    790a:	e7e9      	b.n	78e0 <dir_register+0x130>
			if (++n == ne) break;	/* A contiguous entry that required count is found */
    790c:	1c6b      	adds	r3, r5, #1
    790e:	b29b      	uxth	r3, r3
    7910:	459b      	cmp	fp, r3
    7912:	d06d      	beq.n	79f0 <dir_register+0x240>
    7914:	001d      	movs	r5, r3
		res = dir_next(dj, 1);		/* Next entry with table stretch */
    7916:	2101      	movs	r1, #1
    7918:	0020      	movs	r0, r4
    791a:	47c8      	blx	r9
	} while (res == FR_OK);
    791c:	2800      	cmp	r0, #0
    791e:	d112      	bne.n	7946 <dir_register+0x196>
		res = move_window(dj->fs, dj->sect);
    7920:	6921      	ldr	r1, [r4, #16]
    7922:	6820      	ldr	r0, [r4, #0]
    7924:	47b8      	blx	r7
		if (res != FR_OK) break;
    7926:	2800      	cmp	r0, #0
    7928:	d000      	beq.n	792c <dir_register+0x17c>
    792a:	e098      	b.n	7a5e <dir_register+0x2ae>
		c = *dj->dir;				/* Check the entry status */
    792c:	6963      	ldr	r3, [r4, #20]
    792e:	781b      	ldrb	r3, [r3, #0]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
    7930:	2be5      	cmp	r3, #229	; 0xe5
    7932:	d001      	beq.n	7938 <dir_register+0x188>
    7934:	2b00      	cmp	r3, #0
    7936:	d104      	bne.n	7942 <dir_register+0x192>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
    7938:	2d00      	cmp	r5, #0
    793a:	d1e7      	bne.n	790c <dir_register+0x15c>
    793c:	88e3      	ldrh	r3, [r4, #6]
    793e:	469a      	mov	sl, r3
    7940:	e7e4      	b.n	790c <dir_register+0x15c>
			n = 0;					/* Not a blank entry. Restart to search */
    7942:	0035      	movs	r5, r6
    7944:	e7e7      	b.n	7916 <dir_register+0x166>
    7946:	4680      	mov	r8, r0
    7948:	e7ab      	b.n	78a2 <dir_register+0xf2>
		res = dir_sdi(dj, is);
    794a:	4651      	mov	r1, sl
    794c:	0020      	movs	r0, r4
    794e:	4b4a      	ldr	r3, [pc, #296]	; (7a78 <dir_register+0x2c8>)
    7950:	4798      	blx	r3
    7952:	4680      	mov	r8, r0
		if (res == FR_OK) {
    7954:	2800      	cmp	r0, #0
    7956:	d1a4      	bne.n	78a2 <dir_register+0xf2>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
    7958:	69a0      	ldr	r0, [r4, #24]
    795a:	4b4a      	ldr	r3, [pc, #296]	; (7a84 <dir_register+0x2d4>)
    795c:	4798      	blx	r3
    795e:	9001      	str	r0, [sp, #4]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
    7960:	46a8      	mov	r8, r5
    7962:	e01f      	b.n	79a4 <dir_register+0x1f4>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
    7964:	0022      	movs	r2, r4
    7966:	e067      	b.n	7a38 <dir_register+0x288>
    7968:	465e      	mov	r6, fp
    796a:	4664      	mov	r4, ip
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
    796c:	4946      	ldr	r1, [pc, #280]	; (7a88 <dir_register+0x2d8>)
    796e:	428b      	cmp	r3, r1
    7970:	d003      	beq.n	797a <dir_register+0x1ca>
    7972:	0052      	lsls	r2, r2, #1
    7974:	5b93      	ldrh	r3, [r2, r6]
    7976:	2b00      	cmp	r3, #0
    7978:	d103      	bne.n	7982 <dir_register+0x1d2>
    797a:	2340      	movs	r3, #64	; 0x40
    797c:	464a      	mov	r2, r9
    797e:	431a      	orrs	r2, r3
    7980:	4691      	mov	r9, r2
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
    7982:	464b      	mov	r3, r9
    7984:	7003      	strb	r3, [r0, #0]
				dj->fs->wflag = 1;
    7986:	2301      	movs	r3, #1
    7988:	6822      	ldr	r2, [r4, #0]
    798a:	7113      	strb	r3, [r2, #4]
				res = dir_next(dj, 0);	/* Next entry */
    798c:	2100      	movs	r1, #0
    798e:	0020      	movs	r0, r4
    7990:	4b3b      	ldr	r3, [pc, #236]	; (7a80 <dir_register+0x2d0>)
    7992:	4798      	blx	r3
			} while (res == FR_OK && --ne);
    7994:	2800      	cmp	r0, #0
    7996:	d166      	bne.n	7a66 <dir_register+0x2b6>
    7998:	4645      	mov	r5, r8
    799a:	3d01      	subs	r5, #1
    799c:	b2ab      	uxth	r3, r5
    799e:	4698      	mov	r8, r3
    79a0:	2b00      	cmp	r3, #0
    79a2:	d027      	beq.n	79f4 <dir_register+0x244>
				res = move_window(dj->fs, dj->sect);
    79a4:	6921      	ldr	r1, [r4, #16]
    79a6:	6820      	ldr	r0, [r4, #0]
    79a8:	4b34      	ldr	r3, [pc, #208]	; (7a7c <dir_register+0x2cc>)
    79aa:	4798      	blx	r3
				if (res != FR_OK) break;
    79ac:	2800      	cmp	r0, #0
    79ae:	d158      	bne.n	7a62 <dir_register+0x2b2>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
    79b0:	69e6      	ldr	r6, [r4, #28]
    79b2:	6960      	ldr	r0, [r4, #20]
    79b4:	4643      	mov	r3, r8
    79b6:	466a      	mov	r2, sp
    79b8:	70d3      	strb	r3, [r2, #3]
    79ba:	78d3      	ldrb	r3, [r2, #3]
    79bc:	4699      	mov	r9, r3
	dir[LDIR_Chksum] = sum;			/* Set check sum */
    79be:	7913      	ldrb	r3, [r2, #4]
    79c0:	7343      	strb	r3, [r0, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
    79c2:	230f      	movs	r3, #15
    79c4:	72c3      	strb	r3, [r0, #11]
	dir[LDIR_Type] = 0;
    79c6:	2300      	movs	r3, #0
    79c8:	7303      	strb	r3, [r0, #12]
	ST_WORD(dir+LDIR_FstClusLO, 0);
    79ca:	7683      	strb	r3, [r0, #26]
    79cc:	76c3      	strb	r3, [r0, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
    79ce:	464b      	mov	r3, r9
    79d0:	3b01      	subs	r3, #1
    79d2:	005a      	lsls	r2, r3, #1
    79d4:	18d2      	adds	r2, r2, r3
    79d6:	0092      	lsls	r2, r2, #2
    79d8:	18d2      	adds	r2, r2, r3
    79da:	492c      	ldr	r1, [pc, #176]	; (7a8c <dir_register+0x2dc>)
    79dc:	000d      	movs	r5, r1
    79de:	350d      	adds	r5, #13
	s = wc = 0;
    79e0:	2300      	movs	r3, #0
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
    79e2:	4f29      	ldr	r7, [pc, #164]	; (7a88 <dir_register+0x2d8>)
    79e4:	46b3      	mov	fp, r6
    79e6:	46a4      	mov	ip, r4
    79e8:	e029      	b.n	7a3e <dir_register+0x28e>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
    79ea:	2307      	movs	r3, #7
    79ec:	4698      	mov	r8, r3
    79ee:	e758      	b.n	78a2 <dir_register+0xf2>
	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
    79f0:	2b01      	cmp	r3, #1
    79f2:	d8aa      	bhi.n	794a <dir_register+0x19a>
		res = move_window(dj->fs, dj->sect);
    79f4:	6921      	ldr	r1, [r4, #16]
    79f6:	6820      	ldr	r0, [r4, #0]
    79f8:	4b20      	ldr	r3, [pc, #128]	; (7a7c <dir_register+0x2cc>)
    79fa:	4798      	blx	r3
    79fc:	4680      	mov	r8, r0
		if (res == FR_OK) {
    79fe:	2800      	cmp	r0, #0
    7a00:	d000      	beq.n	7a04 <dir_register+0x254>
    7a02:	e74e      	b.n	78a2 <dir_register+0xf2>
			dir = dj->dir;
    7a04:	6965      	ldr	r5, [r4, #20]
			mem_set(dir, 0, SZ_DIR);	/* Clean the entry */
    7a06:	2220      	movs	r2, #32
    7a08:	2100      	movs	r1, #0
    7a0a:	0028      	movs	r0, r5
    7a0c:	4b20      	ldr	r3, [pc, #128]	; (7a90 <dir_register+0x2e0>)
    7a0e:	4798      	blx	r3
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
    7a10:	220b      	movs	r2, #11
    7a12:	69a1      	ldr	r1, [r4, #24]
    7a14:	0028      	movs	r0, r5
    7a16:	4b15      	ldr	r3, [pc, #84]	; (7a6c <dir_register+0x2bc>)
    7a18:	4798      	blx	r3
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
    7a1a:	69a3      	ldr	r3, [r4, #24]
    7a1c:	7ada      	ldrb	r2, [r3, #11]
    7a1e:	2318      	movs	r3, #24
    7a20:	4013      	ands	r3, r2
    7a22:	732b      	strb	r3, [r5, #12]
			dj->fs->wflag = 1;
    7a24:	6823      	ldr	r3, [r4, #0]
    7a26:	2201      	movs	r2, #1
    7a28:	711a      	strb	r2, [r3, #4]
    7a2a:	e73a      	b.n	78a2 <dir_register+0xf2>
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
    7a2c:	780c      	ldrb	r4, [r1, #0]
    7a2e:	26ff      	movs	r6, #255	; 0xff
    7a30:	5506      	strb	r6, [r0, r4]
    7a32:	1904      	adds	r4, r0, r4
    7a34:	26ff      	movs	r6, #255	; 0xff
    7a36:	7066      	strb	r6, [r4, #1]
    7a38:	3101      	adds	r1, #1
	} while (++s < 13);
    7a3a:	42a9      	cmp	r1, r5
    7a3c:	d094      	beq.n	7968 <dir_register+0x1b8>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
    7a3e:	42bb      	cmp	r3, r7
    7a40:	d0f4      	beq.n	7a2c <dir_register+0x27c>
    7a42:	1c54      	adds	r4, r2, #1
    7a44:	0052      	lsls	r2, r2, #1
    7a46:	465b      	mov	r3, fp
    7a48:	5ad3      	ldrh	r3, [r2, r3]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
    7a4a:	780a      	ldrb	r2, [r1, #0]
    7a4c:	5483      	strb	r3, [r0, r2]
    7a4e:	1882      	adds	r2, r0, r2
    7a50:	0a1e      	lsrs	r6, r3, #8
    7a52:	7056      	strb	r6, [r2, #1]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
    7a54:	2b00      	cmp	r3, #0
    7a56:	d185      	bne.n	7964 <dir_register+0x1b4>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
    7a58:	0022      	movs	r2, r4
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
    7a5a:	003b      	movs	r3, r7
    7a5c:	e7ec      	b.n	7a38 <dir_register+0x288>
    7a5e:	4680      	mov	r8, r0
    7a60:	e71f      	b.n	78a2 <dir_register+0xf2>
    7a62:	4680      	mov	r8, r0
    7a64:	e71d      	b.n	78a2 <dir_register+0xf2>
    7a66:	4680      	mov	r8, r0
    7a68:	e71b      	b.n	78a2 <dir_register+0xf2>
    7a6a:	46c0      	nop			; (mov r8, r8)
    7a6c:	00006b5d 	.word	0x00006b5d
    7a70:	00007619 	.word	0x00007619
    7a74:	0000b44d 	.word	0x0000b44d
    7a78:	000071d9 	.word	0x000071d9
    7a7c:	0000703d 	.word	0x0000703d
    7a80:	000074f5 	.word	0x000074f5
    7a84:	00006b9b 	.word	0x00006b9b
    7a88:	0000ffff 	.word	0x0000ffff
    7a8c:	0000de90 	.word	0x0000de90
    7a90:	00006b71 	.word	0x00006b71

00007a94 <sync>:
{
    7a94:	b570      	push	{r4, r5, r6, lr}
    7a96:	0004      	movs	r4, r0
	res = move_window(fs, 0);
    7a98:	2100      	movs	r1, #0
    7a9a:	4b2c      	ldr	r3, [pc, #176]	; (7b4c <sync+0xb8>)
    7a9c:	4798      	blx	r3
	if (res == FR_OK) {
    7a9e:	2800      	cmp	r0, #0
    7aa0:	d10a      	bne.n	7ab8 <sync+0x24>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
    7aa2:	7823      	ldrb	r3, [r4, #0]
    7aa4:	2b03      	cmp	r3, #3
    7aa6:	d008      	beq.n	7aba <sync+0x26>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
    7aa8:	7860      	ldrb	r0, [r4, #1]
    7aaa:	2200      	movs	r2, #0
    7aac:	2100      	movs	r1, #0
    7aae:	4b28      	ldr	r3, [pc, #160]	; (7b50 <sync+0xbc>)
    7ab0:	4798      	blx	r3
    7ab2:	1e43      	subs	r3, r0, #1
    7ab4:	4198      	sbcs	r0, r3
	res = move_window(fs, 0);
    7ab6:	b2c0      	uxtb	r0, r0
}
    7ab8:	bd70      	pop	{r4, r5, r6, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
    7aba:	7963      	ldrb	r3, [r4, #5]
    7abc:	2b00      	cmp	r3, #0
    7abe:	d0f3      	beq.n	7aa8 <sync+0x14>
			fs->winsect = 0;
    7ac0:	2600      	movs	r6, #0
    7ac2:	62e6      	str	r6, [r4, #44]	; 0x2c
			mem_set(fs->win, 0, 512);
    7ac4:	0025      	movs	r5, r4
    7ac6:	3530      	adds	r5, #48	; 0x30
    7ac8:	2280      	movs	r2, #128	; 0x80
    7aca:	0092      	lsls	r2, r2, #2
    7acc:	2100      	movs	r1, #0
    7ace:	0028      	movs	r0, r5
    7ad0:	4b20      	ldr	r3, [pc, #128]	; (7b54 <sync+0xc0>)
    7ad2:	4798      	blx	r3
			ST_WORD(fs->win+BS_55AA, 0xAA55);
    7ad4:	2255      	movs	r2, #85	; 0x55
    7ad6:	4b20      	ldr	r3, [pc, #128]	; (7b58 <sync+0xc4>)
    7ad8:	54e2      	strb	r2, [r4, r3]
    7ada:	3255      	adds	r2, #85	; 0x55
    7adc:	4b1f      	ldr	r3, [pc, #124]	; (7b5c <sync+0xc8>)
    7ade:	54e2      	strb	r2, [r4, r3]
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
    7ae0:	3bde      	subs	r3, #222	; 0xde
    7ae2:	3bff      	subs	r3, #255	; 0xff
    7ae4:	3a7a      	subs	r2, #122	; 0x7a
    7ae6:	54a3      	strb	r3, [r4, r2]
    7ae8:	3201      	adds	r2, #1
    7aea:	54a3      	strb	r3, [r4, r2]
    7aec:	330f      	adds	r3, #15
    7aee:	3201      	adds	r2, #1
    7af0:	54a3      	strb	r3, [r4, r2]
    7af2:	320f      	adds	r2, #15
    7af4:	2133      	movs	r1, #51	; 0x33
    7af6:	5462      	strb	r2, [r4, r1]
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
    7af8:	313f      	adds	r1, #63	; 0x3f
    7afa:	2085      	movs	r0, #133	; 0x85
    7afc:	0080      	lsls	r0, r0, #2
    7afe:	5421      	strb	r1, [r4, r0]
    7b00:	4817      	ldr	r0, [pc, #92]	; (7b60 <sync+0xcc>)
    7b02:	5421      	strb	r1, [r4, r0]
    7b04:	4917      	ldr	r1, [pc, #92]	; (7b64 <sync+0xd0>)
    7b06:	5462      	strb	r2, [r4, r1]
    7b08:	4a17      	ldr	r2, [pc, #92]	; (7b68 <sync+0xd4>)
    7b0a:	54a3      	strb	r3, [r4, r2]
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
    7b0c:	6923      	ldr	r3, [r4, #16]
    7b0e:	3201      	adds	r2, #1
    7b10:	54a3      	strb	r3, [r4, r2]
    7b12:	0a19      	lsrs	r1, r3, #8
    7b14:	4a15      	ldr	r2, [pc, #84]	; (7b6c <sync+0xd8>)
    7b16:	54a1      	strb	r1, [r4, r2]
    7b18:	0c19      	lsrs	r1, r3, #16
    7b1a:	4a15      	ldr	r2, [pc, #84]	; (7b70 <sync+0xdc>)
    7b1c:	54a1      	strb	r1, [r4, r2]
    7b1e:	0e1b      	lsrs	r3, r3, #24
    7b20:	4a14      	ldr	r2, [pc, #80]	; (7b74 <sync+0xe0>)
    7b22:	54a3      	strb	r3, [r4, r2]
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
    7b24:	68e3      	ldr	r3, [r4, #12]
    7b26:	3201      	adds	r2, #1
    7b28:	54a3      	strb	r3, [r4, r2]
    7b2a:	0a19      	lsrs	r1, r3, #8
    7b2c:	4a12      	ldr	r2, [pc, #72]	; (7b78 <sync+0xe4>)
    7b2e:	54a1      	strb	r1, [r4, r2]
    7b30:	0c19      	lsrs	r1, r3, #16
    7b32:	4a12      	ldr	r2, [pc, #72]	; (7b7c <sync+0xe8>)
    7b34:	54a1      	strb	r1, [r4, r2]
    7b36:	0e1b      	lsrs	r3, r3, #24
    7b38:	4a11      	ldr	r2, [pc, #68]	; (7b80 <sync+0xec>)
    7b3a:	54a3      	strb	r3, [r4, r2]
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
    7b3c:	7860      	ldrb	r0, [r4, #1]
    7b3e:	2301      	movs	r3, #1
    7b40:	6962      	ldr	r2, [r4, #20]
    7b42:	0029      	movs	r1, r5
    7b44:	4d0f      	ldr	r5, [pc, #60]	; (7b84 <sync+0xf0>)
    7b46:	47a8      	blx	r5
			fs->fsi_flag = 0;
    7b48:	7166      	strb	r6, [r4, #5]
    7b4a:	e7ad      	b.n	7aa8 <sync+0x14>
    7b4c:	0000703d 	.word	0x0000703d
    7b50:	00006aa1 	.word	0x00006aa1
    7b54:	00006b71 	.word	0x00006b71
    7b58:	0000022e 	.word	0x0000022e
    7b5c:	0000022f 	.word	0x0000022f
    7b60:	00000215 	.word	0x00000215
    7b64:	00000216 	.word	0x00000216
    7b68:	00000217 	.word	0x00000217
    7b6c:	00000219 	.word	0x00000219
    7b70:	0000021a 	.word	0x0000021a
    7b74:	0000021b 	.word	0x0000021b
    7b78:	0000021d 	.word	0x0000021d
    7b7c:	0000021e 	.word	0x0000021e
    7b80:	0000021f 	.word	0x0000021f
    7b84:	00006a1d 	.word	0x00006a1d

00007b88 <follow_path>:
{
    7b88:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b8a:	46de      	mov	lr, fp
    7b8c:	4657      	mov	r7, sl
    7b8e:	464e      	mov	r6, r9
    7b90:	4645      	mov	r5, r8
    7b92:	b5e0      	push	{r5, r6, r7, lr}
    7b94:	b083      	sub	sp, #12
    7b96:	4682      	mov	sl, r0
    7b98:	000d      	movs	r5, r1
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
    7b9a:	780b      	ldrb	r3, [r1, #0]
    7b9c:	2b2f      	cmp	r3, #47	; 0x2f
    7b9e:	d00f      	beq.n	7bc0 <follow_path+0x38>
    7ba0:	2b5c      	cmp	r3, #92	; 0x5c
    7ba2:	d00d      	beq.n	7bc0 <follow_path+0x38>
	dj->sclust = 0;						/* Start from the root dir */
    7ba4:	2300      	movs	r3, #0
    7ba6:	4652      	mov	r2, sl
    7ba8:	6093      	str	r3, [r2, #8]
	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
    7baa:	782b      	ldrb	r3, [r5, #0]
    7bac:	4657      	mov	r7, sl
    7bae:	2b1f      	cmp	r3, #31
    7bb0:	d809      	bhi.n	7bc6 <follow_path+0x3e>
		res = dir_sdi(dj, 0);
    7bb2:	2100      	movs	r1, #0
    7bb4:	4650      	mov	r0, sl
    7bb6:	4bb2      	ldr	r3, [pc, #712]	; (7e80 <follow_path+0x2f8>)
    7bb8:	4798      	blx	r3
		dj->dir = 0;
    7bba:	2300      	movs	r3, #0
    7bbc:	617b      	str	r3, [r7, #20]
    7bbe:	e13a      	b.n	7e36 <follow_path+0x2ae>
		path++;
    7bc0:	3501      	adds	r5, #1
    7bc2:	e7ef      	b.n	7ba4 <follow_path+0x1c>
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
    7bc4:	3501      	adds	r5, #1
    7bc6:	7828      	ldrb	r0, [r5, #0]
    7bc8:	282f      	cmp	r0, #47	; 0x2f
    7bca:	d0fb      	beq.n	7bc4 <follow_path+0x3c>
    7bcc:	285c      	cmp	r0, #92	; 0x5c
    7bce:	d0f9      	beq.n	7bc4 <follow_path+0x3c>
	lfn = dj->lfn;
    7bd0:	69fb      	ldr	r3, [r7, #28]
    7bd2:	469a      	mov	sl, r3
		w = p[si++];					/* Get a character */
    7bd4:	b280      	uxth	r0, r0
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
    7bd6:	281f      	cmp	r0, #31
    7bd8:	d800      	bhi.n	7bdc <follow_path+0x54>
    7bda:	e13b      	b.n	7e54 <follow_path+0x2cc>
    7bdc:	282f      	cmp	r0, #47	; 0x2f
    7bde:	d100      	bne.n	7be2 <follow_path+0x5a>
    7be0:	e13b      	b.n	7e5a <follow_path+0x2d2>
    7be2:	285c      	cmp	r0, #92	; 0x5c
    7be4:	d100      	bne.n	7be8 <follow_path+0x60>
    7be6:	e13b      	b.n	7e60 <follow_path+0x2d8>
    7be8:	1c6e      	adds	r6, r5, #1
    7bea:	2401      	movs	r4, #1
		if (di >= _MAX_LFN)				/* Reject too long name */
    7bec:	2380      	movs	r3, #128	; 0x80
    7bee:	005b      	lsls	r3, r3, #1
    7bf0:	4698      	mov	r8, r3
    7bf2:	46bb      	mov	fp, r7
    7bf4:	002b      	movs	r3, r5
    7bf6:	0025      	movs	r5, r4
    7bf8:	0034      	movs	r4, r6
    7bfa:	4656      	mov	r6, sl
    7bfc:	4699      	mov	r9, r3
    7bfe:	e011      	b.n	7c24 <follow_path+0x9c>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
    7c00:	2b00      	cmp	r3, #0
    7c02:	d135      	bne.n	7c70 <follow_path+0xe8>
		lfn[di++] = w;					/* Store the Unicode char */
    7c04:	8030      	strh	r0, [r6, #0]
		w = p[si++];					/* Get a character */
    7c06:	1c6b      	adds	r3, r5, #1
    7c08:	7820      	ldrb	r0, [r4, #0]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
    7c0a:	281f      	cmp	r0, #31
    7c0c:	d91e      	bls.n	7c4c <follow_path+0xc4>
    7c0e:	282f      	cmp	r0, #47	; 0x2f
    7c10:	d100      	bne.n	7c14 <follow_path+0x8c>
    7c12:	e128      	b.n	7e66 <follow_path+0x2de>
    7c14:	285c      	cmp	r0, #92	; 0x5c
    7c16:	d100      	bne.n	7c1a <follow_path+0x92>
    7c18:	e142      	b.n	7ea0 <follow_path+0x318>
    7c1a:	3602      	adds	r6, #2
    7c1c:	3401      	adds	r4, #1
		if (di >= _MAX_LFN)				/* Reject too long name */
    7c1e:	4543      	cmp	r3, r8
    7c20:	d026      	beq.n	7c70 <follow_path+0xe8>
		w = p[si++];					/* Get a character */
    7c22:	001d      	movs	r5, r3
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
    7c24:	2101      	movs	r1, #1
    7c26:	4b97      	ldr	r3, [pc, #604]	; (7e84 <follow_path+0x2fc>)
    7c28:	4798      	blx	r3
    7c2a:	1e01      	subs	r1, r0, #0
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
    7c2c:	d020      	beq.n	7c70 <follow_path+0xe8>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
    7c2e:	287f      	cmp	r0, #127	; 0x7f
    7c30:	d8e8      	bhi.n	7c04 <follow_path+0x7c>
	while (*str && *str != chr) str++;
    7c32:	2822      	cmp	r0, #34	; 0x22
    7c34:	d100      	bne.n	7c38 <follow_path+0xb0>
    7c36:	e0fd      	b.n	7e34 <follow_path+0x2ac>
    7c38:	232a      	movs	r3, #42	; 0x2a
    7c3a:	4a93      	ldr	r2, [pc, #588]	; (7e88 <follow_path+0x300>)
    7c3c:	b29f      	uxth	r7, r3
    7c3e:	428f      	cmp	r7, r1
    7c40:	d0de      	beq.n	7c00 <follow_path+0x78>
    7c42:	3201      	adds	r2, #1
    7c44:	7813      	ldrb	r3, [r2, #0]
    7c46:	2b00      	cmp	r3, #0
    7c48:	d1f8      	bne.n	7c3c <follow_path+0xb4>
    7c4a:	e7db      	b.n	7c04 <follow_path+0x7c>
    7c4c:	002c      	movs	r4, r5
    7c4e:	465f      	mov	r7, fp
    7c50:	464d      	mov	r5, r9
	*path = &p[si];						/* Return pointer to the next segment */
    7c52:	18ed      	adds	r5, r5, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
    7c54:	2604      	movs	r6, #4
    7c56:	e10b      	b.n	7e70 <follow_path+0x2e8>
		di--;
    7c58:	3c01      	subs	r4, #1
    7c5a:	3b02      	subs	r3, #2
	while (di) {						/* Strip trailing spaces and dots */
    7c5c:	2c00      	cmp	r4, #0
    7c5e:	d100      	bne.n	7c62 <follow_path+0xda>
    7c60:	e0e8      	b.n	7e34 <follow_path+0x2ac>
		w = lfn[di-1];
    7c62:	881a      	ldrh	r2, [r3, #0]
		if (w != ' ' && w != '.') break;
    7c64:	2a20      	cmp	r2, #32
    7c66:	d0f7      	beq.n	7c58 <follow_path+0xd0>
    7c68:	2a2e      	cmp	r2, #46	; 0x2e
    7c6a:	d0f5      	beq.n	7c58 <follow_path+0xd0>
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
    7c6c:	2c00      	cmp	r4, #0
    7c6e:	d101      	bne.n	7c74 <follow_path+0xec>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
    7c70:	2006      	movs	r0, #6
	return res;
    7c72:	e0e0      	b.n	7e36 <follow_path+0x2ae>
	lfn[di] = 0;						/* LFN is created */
    7c74:	0063      	lsls	r3, r4, #1
    7c76:	4698      	mov	r8, r3
    7c78:	2300      	movs	r3, #0
    7c7a:	4652      	mov	r2, sl
    7c7c:	4641      	mov	r1, r8
    7c7e:	5253      	strh	r3, [r2, r1]
	mem_set(dj->fn, ' ', 11);
    7c80:	220b      	movs	r2, #11
    7c82:	2120      	movs	r1, #32
    7c84:	69b8      	ldr	r0, [r7, #24]
    7c86:	4b81      	ldr	r3, [pc, #516]	; (7e8c <follow_path+0x304>)
    7c88:	4798      	blx	r3
    7c8a:	4652      	mov	r2, sl
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
    7c8c:	2300      	movs	r3, #0
    7c8e:	e001      	b.n	7c94 <follow_path+0x10c>
    7c90:	3301      	adds	r3, #1
    7c92:	3202      	adds	r2, #2
    7c94:	8811      	ldrh	r1, [r2, #0]
    7c96:	2920      	cmp	r1, #32
    7c98:	d0fa      	beq.n	7c90 <follow_path+0x108>
    7c9a:	292e      	cmp	r1, #46	; 0x2e
    7c9c:	d0f8      	beq.n	7c90 <follow_path+0x108>
	if (si) cf |= NS_LOSS | NS_LFN;
    7c9e:	2b00      	cmp	r3, #0
    7ca0:	d001      	beq.n	7ca6 <follow_path+0x11e>
    7ca2:	2203      	movs	r2, #3
    7ca4:	4316      	orrs	r6, r2
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
    7ca6:	4652      	mov	r2, sl
    7ca8:	4442      	add	r2, r8
    7caa:	3a02      	subs	r2, #2
    7cac:	8812      	ldrh	r2, [r2, #0]
    7cae:	2a2e      	cmp	r2, #46	; 0x2e
    7cb0:	d009      	beq.n	7cc6 <follow_path+0x13e>
    7cb2:	4642      	mov	r2, r8
    7cb4:	3a04      	subs	r2, #4
    7cb6:	4452      	add	r2, sl
    7cb8:	3c01      	subs	r4, #1
    7cba:	2c00      	cmp	r4, #0
    7cbc:	d003      	beq.n	7cc6 <follow_path+0x13e>
    7cbe:	3a02      	subs	r2, #2
    7cc0:	8851      	ldrh	r1, [r2, #2]
    7cc2:	292e      	cmp	r1, #46	; 0x2e
    7cc4:	d1f8      	bne.n	7cb8 <follow_path+0x130>
		dj->fn[i++] = (BYTE)w;
    7cc6:	2208      	movs	r2, #8
    7cc8:	9201      	str	r2, [sp, #4]
    7cca:	2200      	movs	r2, #0
    7ccc:	4693      	mov	fp, r2
    7cce:	4691      	mov	r9, r2
    7cd0:	46a0      	mov	r8, r4
    7cd2:	e006      	b.n	7ce2 <follow_path+0x15a>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
    7cd4:	4544      	cmp	r4, r8
    7cd6:	d100      	bne.n	7cda <follow_path+0x152>
    7cd8:	e0e6      	b.n	7ea8 <follow_path+0x320>
			cf |= NS_LOSS | NS_LFN; continue;
    7cda:	2303      	movs	r3, #3
    7cdc:	431e      	orrs	r6, r3
    7cde:	b2f6      	uxtb	r6, r6
		w = lfn[si++];					/* Get an LFN char */
    7ce0:	0023      	movs	r3, r4
    7ce2:	1c5c      	adds	r4, r3, #1
    7ce4:	005b      	lsls	r3, r3, #1
    7ce6:	4652      	mov	r2, sl
    7ce8:	5a98      	ldrh	r0, [r3, r2]
		if (!w) break;					/* Break on end of the LFN */
    7cea:	2800      	cmp	r0, #0
    7cec:	d02c      	beq.n	7d48 <follow_path+0x1c0>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
    7cee:	2820      	cmp	r0, #32
    7cf0:	d0f3      	beq.n	7cda <follow_path+0x152>
    7cf2:	282e      	cmp	r0, #46	; 0x2e
    7cf4:	d0ee      	beq.n	7cd4 <follow_path+0x14c>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
    7cf6:	9b01      	ldr	r3, [sp, #4]
    7cf8:	459b      	cmp	fp, r3
    7cfa:	d219      	bcs.n	7d30 <follow_path+0x1a8>
    7cfc:	4544      	cmp	r4, r8
    7cfe:	d100      	bne.n	7d02 <follow_path+0x17a>
    7d00:	e0d2      	b.n	7ea8 <follow_path+0x320>
		if (w >= 0x80) {				/* Non ASCII char */
    7d02:	287f      	cmp	r0, #127	; 0x7f
    7d04:	d85e      	bhi.n	7dc4 <follow_path+0x23c>
	while (*str && *str != chr) str++;
    7d06:	282b      	cmp	r0, #43	; 0x2b
    7d08:	d06e      	beq.n	7de8 <follow_path+0x260>
    7d0a:	232c      	movs	r3, #44	; 0x2c
    7d0c:	4a60      	ldr	r2, [pc, #384]	; (7e90 <follow_path+0x308>)
    7d0e:	b299      	uxth	r1, r3
    7d10:	4281      	cmp	r1, r0
    7d12:	d067      	beq.n	7de4 <follow_path+0x25c>
    7d14:	3201      	adds	r2, #1
    7d16:	7813      	ldrb	r3, [r2, #0]
    7d18:	2b00      	cmp	r3, #0
    7d1a:	d1f8      	bne.n	7d0e <follow_path+0x186>
				if (IsUpper(w)) {		/* ASCII large capital */
    7d1c:	0003      	movs	r3, r0
    7d1e:	3b41      	subs	r3, #65	; 0x41
    7d20:	b29b      	uxth	r3, r3
    7d22:	2b19      	cmp	r3, #25
    7d24:	d86c      	bhi.n	7e00 <follow_path+0x278>
					b |= 2;
    7d26:	2302      	movs	r3, #2
    7d28:	464a      	mov	r2, r9
    7d2a:	431a      	orrs	r2, r3
    7d2c:	4691      	mov	r9, r2
    7d2e:	e05f      	b.n	7df0 <follow_path+0x268>
			if (ni == 11) {				/* Long extension */
    7d30:	9b01      	ldr	r3, [sp, #4]
    7d32:	2b0b      	cmp	r3, #11
    7d34:	d03b      	beq.n	7dae <follow_path+0x226>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
    7d36:	4544      	cmp	r4, r8
    7d38:	d100      	bne.n	7d3c <follow_path+0x1b4>
    7d3a:	e0b9      	b.n	7eb0 <follow_path+0x328>
    7d3c:	2303      	movs	r3, #3
    7d3e:	431e      	orrs	r6, r3
    7d40:	b2f6      	uxtb	r6, r6
			if (si > di) break;			/* No extension */
    7d42:	4544      	cmp	r4, r8
    7d44:	d800      	bhi.n	7d48 <follow_path+0x1c0>
    7d46:	e0b3      	b.n	7eb0 <follow_path+0x328>
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
    7d48:	69bb      	ldr	r3, [r7, #24]
    7d4a:	781a      	ldrb	r2, [r3, #0]
    7d4c:	2ae5      	cmp	r2, #229	; 0xe5
    7d4e:	d036      	beq.n	7dbe <follow_path+0x236>
	if (ni == 8) b <<= 2;
    7d50:	9b01      	ldr	r3, [sp, #4]
    7d52:	2b08      	cmp	r3, #8
    7d54:	d060      	beq.n	7e18 <follow_path+0x290>
    7d56:	230c      	movs	r3, #12
    7d58:	464a      	mov	r2, r9
    7d5a:	4013      	ands	r3, r2
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
    7d5c:	2b0c      	cmp	r3, #12
    7d5e:	d060      	beq.n	7e22 <follow_path+0x29a>
    7d60:	43d2      	mvns	r2, r2
    7d62:	0792      	lsls	r2, r2, #30
    7d64:	d05d      	beq.n	7e22 <follow_path+0x29a>
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
    7d66:	07b2      	lsls	r2, r6, #30
    7d68:	d406      	bmi.n	7d78 <follow_path+0x1f0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
    7d6a:	2203      	movs	r2, #3
    7d6c:	4649      	mov	r1, r9
    7d6e:	400a      	ands	r2, r1
    7d70:	2a01      	cmp	r2, #1
    7d72:	d059      	beq.n	7e28 <follow_path+0x2a0>
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
    7d74:	2b04      	cmp	r3, #4
    7d76:	d05a      	beq.n	7e2e <follow_path+0x2a6>
	dj->fn[NS] = cf;	/* SFN is created */
    7d78:	69bb      	ldr	r3, [r7, #24]
    7d7a:	72de      	strb	r6, [r3, #11]
			res = dir_find(dj);				/* Find it */
    7d7c:	0038      	movs	r0, r7
    7d7e:	4b45      	ldr	r3, [pc, #276]	; (7e94 <follow_path+0x30c>)
    7d80:	4798      	blx	r3
			ns = *(dj->fn+NS);
    7d82:	69bb      	ldr	r3, [r7, #24]
    7d84:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
    7d86:	2800      	cmp	r0, #0
    7d88:	d15c      	bne.n	7e44 <follow_path+0x2bc>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
    7d8a:	075b      	lsls	r3, r3, #29
    7d8c:	d453      	bmi.n	7e36 <follow_path+0x2ae>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
    7d8e:	697a      	ldr	r2, [r7, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
    7d90:	7ad3      	ldrb	r3, [r2, #11]
    7d92:	06db      	lsls	r3, r3, #27
    7d94:	d55c      	bpl.n	7e50 <follow_path+0x2c8>
			dj->sclust = LD_CLUST(dir);
    7d96:	7d51      	ldrb	r1, [r2, #21]
    7d98:	0209      	lsls	r1, r1, #8
    7d9a:	7d13      	ldrb	r3, [r2, #20]
    7d9c:	430b      	orrs	r3, r1
    7d9e:	041b      	lsls	r3, r3, #16
    7da0:	7ed1      	ldrb	r1, [r2, #27]
    7da2:	0209      	lsls	r1, r1, #8
    7da4:	7e92      	ldrb	r2, [r2, #26]
    7da6:	430a      	orrs	r2, r1
    7da8:	4313      	orrs	r3, r2
    7daa:	60bb      	str	r3, [r7, #8]
			res = create_name(dj, &path);	/* Get a segment */
    7dac:	e70b      	b.n	7bc6 <follow_path+0x3e>
				cf |= NS_LOSS | NS_LFN; break;
    7dae:	2303      	movs	r3, #3
    7db0:	431e      	orrs	r6, r3
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
    7db2:	69bb      	ldr	r3, [r7, #24]
    7db4:	781a      	ldrb	r2, [r3, #0]
    7db6:	2ae5      	cmp	r2, #229	; 0xe5
    7db8:	d1cd      	bne.n	7d56 <follow_path+0x1ce>
    7dba:	220b      	movs	r2, #11
    7dbc:	9201      	str	r2, [sp, #4]
    7dbe:	2205      	movs	r2, #5
    7dc0:	701a      	strb	r2, [r3, #0]
    7dc2:	e7c5      	b.n	7d50 <follow_path+0x1c8>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
    7dc4:	2100      	movs	r1, #0
    7dc6:	4b2f      	ldr	r3, [pc, #188]	; (7e84 <follow_path+0x2fc>)
    7dc8:	4798      	blx	r3
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
    7dca:	2800      	cmp	r0, #0
    7dcc:	d100      	bne.n	7dd0 <follow_path+0x248>
    7dce:	e079      	b.n	7ec4 <follow_path+0x33c>
    7dd0:	4b31      	ldr	r3, [pc, #196]	; (7e98 <follow_path+0x310>)
    7dd2:	469c      	mov	ip, r3
    7dd4:	4460      	add	r0, ip
    7dd6:	3880      	subs	r0, #128	; 0x80
    7dd8:	7800      	ldrb	r0, [r0, #0]
			cf |= NS_LFN;				/* Force create LFN entry */
    7dda:	2302      	movs	r3, #2
    7ddc:	431e      	orrs	r6, r3
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
    7dde:	2800      	cmp	r0, #0
    7de0:	d002      	beq.n	7de8 <follow_path+0x260>
    7de2:	e790      	b.n	7d06 <follow_path+0x17e>
    7de4:	2b00      	cmp	r3, #0
    7de6:	d099      	beq.n	7d1c <follow_path+0x194>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
    7de8:	2303      	movs	r3, #3
    7dea:	431e      	orrs	r6, r3
    7dec:	b2f6      	uxtb	r6, r6
    7dee:	205f      	movs	r0, #95	; 0x5f
		dj->fn[i++] = (BYTE)w;
    7df0:	69bb      	ldr	r3, [r7, #24]
    7df2:	465a      	mov	r2, fp
    7df4:	5498      	strb	r0, [r3, r2]
		w = lfn[si++];					/* Get an LFN char */
    7df6:	0023      	movs	r3, r4
		dj->fn[i++] = (BYTE)w;
    7df8:	2201      	movs	r2, #1
    7dfa:	4694      	mov	ip, r2
    7dfc:	44e3      	add	fp, ip
    7dfe:	e770      	b.n	7ce2 <follow_path+0x15a>
					if (IsLower(w)) {	/* ASCII small capital */
    7e00:	0003      	movs	r3, r0
    7e02:	3b61      	subs	r3, #97	; 0x61
    7e04:	b29b      	uxth	r3, r3
    7e06:	2b19      	cmp	r3, #25
    7e08:	d8f2      	bhi.n	7df0 <follow_path+0x268>
						b |= 1; w -= 0x20;
    7e0a:	2301      	movs	r3, #1
    7e0c:	464a      	mov	r2, r9
    7e0e:	431a      	orrs	r2, r3
    7e10:	4691      	mov	r9, r2
    7e12:	3820      	subs	r0, #32
    7e14:	b280      	uxth	r0, r0
    7e16:	e7eb      	b.n	7df0 <follow_path+0x268>
	if (ni == 8) b <<= 2;
    7e18:	464b      	mov	r3, r9
    7e1a:	009b      	lsls	r3, r3, #2
    7e1c:	b2db      	uxtb	r3, r3
    7e1e:	4699      	mov	r9, r3
    7e20:	e799      	b.n	7d56 <follow_path+0x1ce>
		cf |= NS_LFN;
    7e22:	2202      	movs	r2, #2
    7e24:	4316      	orrs	r6, r2
    7e26:	e79e      	b.n	7d66 <follow_path+0x1de>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
    7e28:	320f      	adds	r2, #15
    7e2a:	4316      	orrs	r6, r2
    7e2c:	e7a2      	b.n	7d74 <follow_path+0x1ec>
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
    7e2e:	3304      	adds	r3, #4
    7e30:	431e      	orrs	r6, r3
    7e32:	e7a1      	b.n	7d78 <follow_path+0x1f0>
    7e34:	2006      	movs	r0, #6
}
    7e36:	b003      	add	sp, #12
    7e38:	bc3c      	pop	{r2, r3, r4, r5}
    7e3a:	4690      	mov	r8, r2
    7e3c:	4699      	mov	r9, r3
    7e3e:	46a2      	mov	sl, r4
    7e40:	46ab      	mov	fp, r5
    7e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
    7e44:	2804      	cmp	r0, #4
    7e46:	d1f6      	bne.n	7e36 <follow_path+0x2ae>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
    7e48:	075b      	lsls	r3, r3, #29
    7e4a:	d4f4      	bmi.n	7e36 <follow_path+0x2ae>
    7e4c:	3001      	adds	r0, #1
    7e4e:	e7f2      	b.n	7e36 <follow_path+0x2ae>
				res = FR_NO_PATH; break;
    7e50:	2005      	movs	r0, #5
    7e52:	e7f0      	b.n	7e36 <follow_path+0x2ae>
		w = p[si++];					/* Get a character */
    7e54:	2301      	movs	r3, #1
	si = di = 0;
    7e56:	2400      	movs	r4, #0
    7e58:	e6fb      	b.n	7c52 <follow_path+0xca>
		w = p[si++];					/* Get a character */
    7e5a:	2301      	movs	r3, #1
	si = di = 0;
    7e5c:	2400      	movs	r4, #0
    7e5e:	e005      	b.n	7e6c <follow_path+0x2e4>
		w = p[si++];					/* Get a character */
    7e60:	2301      	movs	r3, #1
	si = di = 0;
    7e62:	2400      	movs	r4, #0
    7e64:	e002      	b.n	7e6c <follow_path+0x2e4>
    7e66:	002c      	movs	r4, r5
    7e68:	465f      	mov	r7, fp
    7e6a:	464d      	mov	r5, r9
	*path = &p[si];						/* Return pointer to the next segment */
    7e6c:	18ed      	adds	r5, r5, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
    7e6e:	2600      	movs	r6, #0
	while (di) {						/* Strip trailing spaces and dots */
    7e70:	2c00      	cmp	r4, #0
    7e72:	d0df      	beq.n	7e34 <follow_path+0x2ac>
    7e74:	4b09      	ldr	r3, [pc, #36]	; (7e9c <follow_path+0x314>)
    7e76:	18e3      	adds	r3, r4, r3
    7e78:	005b      	lsls	r3, r3, #1
    7e7a:	4453      	add	r3, sl
    7e7c:	e6f1      	b.n	7c62 <follow_path+0xda>
    7e7e:	46c0      	nop			; (mov r8, r8)
    7e80:	000071d9 	.word	0x000071d9
    7e84:	00008569 	.word	0x00008569
    7e88:	0000df21 	.word	0x0000df21
    7e8c:	00006b71 	.word	0x00006b71
    7e90:	0000df2d 	.word	0x0000df2d
    7e94:	00007619 	.word	0x00007619
    7e98:	0000dea0 	.word	0x0000dea0
    7e9c:	7fffffff 	.word	0x7fffffff
    7ea0:	002c      	movs	r4, r5
    7ea2:	465f      	mov	r7, fp
    7ea4:	464d      	mov	r5, r9
    7ea6:	e7e1      	b.n	7e6c <follow_path+0x2e4>
			if (ni == 11) {				/* Long extension */
    7ea8:	9b01      	ldr	r3, [sp, #4]
    7eaa:	2b0b      	cmp	r3, #11
    7eac:	d100      	bne.n	7eb0 <follow_path+0x328>
    7eae:	e77e      	b.n	7dae <follow_path+0x226>
			b <<= 2; continue;
    7eb0:	464b      	mov	r3, r9
    7eb2:	009b      	lsls	r3, r3, #2
    7eb4:	b2db      	uxtb	r3, r3
    7eb6:	4699      	mov	r9, r3
    7eb8:	4643      	mov	r3, r8
			si = di; i = 8; ni = 11;	/* Enter extension section */
    7eba:	220b      	movs	r2, #11
    7ebc:	9201      	str	r2, [sp, #4]
    7ebe:	3a03      	subs	r2, #3
    7ec0:	4693      	mov	fp, r2
    7ec2:	e70e      	b.n	7ce2 <follow_path+0x15a>
			cf |= NS_LFN;				/* Force create LFN entry */
    7ec4:	2302      	movs	r3, #2
    7ec6:	431e      	orrs	r6, r3
    7ec8:	e78e      	b.n	7de8 <follow_path+0x260>
    7eca:	46c0      	nop			; (mov r8, r8)

00007ecc <f_mount>:
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
		return FR_INVALID_DRIVE;
    7ecc:	230b      	movs	r3, #11
	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
    7ece:	2807      	cmp	r0, #7
    7ed0:	d901      	bls.n	7ed6 <f_mount+0xa>
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
    7ed2:	0018      	movs	r0, r3
    7ed4:	4770      	bx	lr
	rfs = FatFs[vol];			/* Get current fs object */
    7ed6:	0083      	lsls	r3, r0, #2
    7ed8:	4a07      	ldr	r2, [pc, #28]	; (7ef8 <f_mount+0x2c>)
    7eda:	589b      	ldr	r3, [r3, r2]
	if (rfs) {
    7edc:	2b00      	cmp	r3, #0
    7ede:	d001      	beq.n	7ee4 <f_mount+0x18>
		rfs->fs_type = 0;		/* Clear old fs object */
    7ee0:	2200      	movs	r2, #0
    7ee2:	701a      	strb	r2, [r3, #0]
	if (fs) {
    7ee4:	2900      	cmp	r1, #0
    7ee6:	d001      	beq.n	7eec <f_mount+0x20>
		fs->fs_type = 0;		/* Clear new fs object */
    7ee8:	2300      	movs	r3, #0
    7eea:	700b      	strb	r3, [r1, #0]
	FatFs[vol] = fs;			/* Register new fs object */
    7eec:	0080      	lsls	r0, r0, #2
    7eee:	4b02      	ldr	r3, [pc, #8]	; (7ef8 <f_mount+0x2c>)
    7ef0:	50c1      	str	r1, [r0, r3]
	return FR_OK;
    7ef2:	2300      	movs	r3, #0
    7ef4:	e7ed      	b.n	7ed2 <f_mount+0x6>
    7ef6:	46c0      	nop			; (mov r8, r8)
    7ef8:	200003fc 	.word	0x200003fc

00007efc <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
    7efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7efe:	46c6      	mov	lr, r8
    7f00:	b500      	push	{lr}
    7f02:	4c59      	ldr	r4, [pc, #356]	; (8068 <f_open+0x16c>)
    7f04:	44a5      	add	sp, r4
    7f06:	0005      	movs	r5, r0
    7f08:	9101      	str	r1, [sp, #4]
    7f0a:	0017      	movs	r7, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
    7f0c:	2300      	movs	r3, #0
    7f0e:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
    7f10:	261f      	movs	r6, #31
    7f12:	4016      	ands	r6, r2
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
    7f14:	221e      	movs	r2, #30
    7f16:	403a      	ands	r2, r7
    7f18:	a985      	add	r1, sp, #532	; 0x214
    7f1a:	a801      	add	r0, sp, #4
    7f1c:	4b53      	ldr	r3, [pc, #332]	; (806c <f_open+0x170>)
    7f1e:	4798      	blx	r3
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
    7f20:	ab82      	add	r3, sp, #520	; 0x208
    7f22:	938b      	str	r3, [sp, #556]	; 0x22c
    7f24:	ab02      	add	r3, sp, #8
    7f26:	938c      	str	r3, [sp, #560]	; 0x230
	if (res == FR_OK)
    7f28:	2800      	cmp	r0, #0
    7f2a:	d006      	beq.n	7f3a <f_open+0x3e>
		res = follow_path(&dj, path);	/* Follow the file path */
	dir = dj.dir;
    7f2c:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
    7f2e:	231c      	movs	r3, #28
    7f30:	423b      	tst	r3, r7
    7f32:	d145      	bne.n	7fc0 <f_open+0xc4>
				}
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
    7f34:	2800      	cmp	r0, #0
    7f36:	d13d      	bne.n	7fb4 <f_open+0xb8>
    7f38:	e00c      	b.n	7f54 <f_open+0x58>
		res = follow_path(&dj, path);	/* Follow the file path */
    7f3a:	9901      	ldr	r1, [sp, #4]
    7f3c:	a885      	add	r0, sp, #532	; 0x214
    7f3e:	4b4c      	ldr	r3, [pc, #304]	; (8070 <f_open+0x174>)
    7f40:	4798      	blx	r3
	dir = dj.dir;
    7f42:	9c8a      	ldr	r4, [sp, #552]	; 0x228
	if (res == FR_OK) {
    7f44:	2800      	cmp	r0, #0
    7f46:	d1f2      	bne.n	7f2e <f_open+0x32>
		if (!dir)	/* Current dir itself */
    7f48:	2c00      	cmp	r4, #0
    7f4a:	d100      	bne.n	7f4e <f_open+0x52>
    7f4c:	e086      	b.n	805c <f_open+0x160>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
    7f4e:	231c      	movs	r3, #28
    7f50:	423b      	tst	r3, r7
    7f52:	d146      	bne.n	7fe2 <f_open+0xe6>
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
    7f54:	7ae3      	ldrb	r3, [r4, #11]
				res = FR_NO_FILE;
    7f56:	2004      	movs	r0, #4
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
    7f58:	06da      	lsls	r2, r3, #27
    7f5a:	d42b      	bmi.n	7fb4 <f_open+0xb8>
			} else {
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
    7f5c:	07ba      	lsls	r2, r7, #30
    7f5e:	d502      	bpl.n	7f66 <f_open+0x6a>
					res = FR_DENIED;
    7f60:	3003      	adds	r0, #3
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
    7f62:	07db      	lsls	r3, r3, #31
    7f64:	d426      	bmi.n	7fb4 <f_open+0xb8>
			}
		}
	}
	if (res == FR_OK) {
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
    7f66:	073b      	lsls	r3, r7, #28
    7f68:	d501      	bpl.n	7f6e <f_open+0x72>
			mode |= FA__WRITTEN;
    7f6a:	2320      	movs	r3, #32
    7f6c:	431e      	orrs	r6, r3
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
    7f6e:	9b85      	ldr	r3, [sp, #532]	; 0x214
    7f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7f72:	61eb      	str	r3, [r5, #28]
		fp->dir_ptr = dir;
    7f74:	622c      	str	r4, [r5, #32]
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
		fp->flag = mode;					/* File access mode */
    7f76:	71ae      	strb	r6, [r5, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
    7f78:	7d62      	ldrb	r2, [r4, #21]
    7f7a:	0212      	lsls	r2, r2, #8
    7f7c:	7d23      	ldrb	r3, [r4, #20]
    7f7e:	4313      	orrs	r3, r2
    7f80:	041b      	lsls	r3, r3, #16
    7f82:	7ee1      	ldrb	r1, [r4, #27]
    7f84:	0209      	lsls	r1, r1, #8
    7f86:	7ea2      	ldrb	r2, [r4, #26]
    7f88:	430a      	orrs	r2, r1
    7f8a:	4313      	orrs	r3, r2
    7f8c:	612b      	str	r3, [r5, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
    7f8e:	7fe3      	ldrb	r3, [r4, #31]
    7f90:	061b      	lsls	r3, r3, #24
    7f92:	7fa2      	ldrb	r2, [r4, #30]
    7f94:	0412      	lsls	r2, r2, #16
    7f96:	4313      	orrs	r3, r2
    7f98:	7f22      	ldrb	r2, [r4, #28]
    7f9a:	4313      	orrs	r3, r2
    7f9c:	7f62      	ldrb	r2, [r4, #29]
    7f9e:	0212      	lsls	r2, r2, #8
    7fa0:	4313      	orrs	r3, r2
    7fa2:	60eb      	str	r3, [r5, #12]
		fp->fptr = 0;						/* File pointer */
    7fa4:	2300      	movs	r3, #0
    7fa6:	60ab      	str	r3, [r5, #8]
		fp->dsect = 0;
    7fa8:	61ab      	str	r3, [r5, #24]
#if _USE_FASTSEEK
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
    7faa:	9b85      	ldr	r3, [sp, #532]	; 0x214
    7fac:	602b      	str	r3, [r5, #0]
    7fae:	88db      	ldrh	r3, [r3, #6]
    7fb0:	80ab      	strh	r3, [r5, #4]
    7fb2:	2000      	movs	r0, #0
	}

	LEAVE_FF(dj.fs, res);
}
    7fb4:	238e      	movs	r3, #142	; 0x8e
    7fb6:	009b      	lsls	r3, r3, #2
    7fb8:	449d      	add	sp, r3
    7fba:	bc04      	pop	{r2}
    7fbc:	4690      	mov	r8, r2
    7fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
    7fc0:	2804      	cmp	r0, #4
    7fc2:	d005      	beq.n	7fd0 <f_open+0xd4>
			mode |= FA_CREATE_ALWAYS;		/* File is created */
    7fc4:	2308      	movs	r3, #8
    7fc6:	431e      	orrs	r6, r3
			dir = dj.dir;					/* New entry */
    7fc8:	9c8a      	ldr	r4, [sp, #552]	; 0x228
	if (res == FR_OK) {
    7fca:	2800      	cmp	r0, #0
    7fcc:	d0d3      	beq.n	7f76 <f_open+0x7a>
    7fce:	e7f1      	b.n	7fb4 <f_open+0xb8>
				res = dir_register(&dj);
    7fd0:	a885      	add	r0, sp, #532	; 0x214
    7fd2:	4b28      	ldr	r3, [pc, #160]	; (8074 <f_open+0x178>)
    7fd4:	4798      	blx	r3
			mode |= FA_CREATE_ALWAYS;		/* File is created */
    7fd6:	2308      	movs	r3, #8
    7fd8:	431e      	orrs	r6, r3
			dir = dj.dir;					/* New entry */
    7fda:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
    7fdc:	2800      	cmp	r0, #0
    7fde:	d008      	beq.n	7ff2 <f_open+0xf6>
    7fe0:	e7e8      	b.n	7fb4 <f_open+0xb8>
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
    7fe2:	7ae3      	ldrb	r3, [r4, #11]
    7fe4:	2211      	movs	r2, #17
				res = FR_DENIED;
    7fe6:	2007      	movs	r0, #7
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
    7fe8:	421a      	tst	r2, r3
    7fea:	d1e3      	bne.n	7fb4 <f_open+0xb8>
					res = FR_EXIST;
    7fec:	3001      	adds	r0, #1
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
    7fee:	077b      	lsls	r3, r7, #29
    7ff0:	d4e0      	bmi.n	7fb4 <f_open+0xb8>
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
    7ff2:	0733      	lsls	r3, r6, #28
    7ff4:	d5bb      	bpl.n	7f6e <f_open+0x72>
			dw = get_fattime();					/* Created time */
    7ff6:	4b20      	ldr	r3, [pc, #128]	; (8078 <f_open+0x17c>)
    7ff8:	4798      	blx	r3
			ST_DWORD(dir+DIR_CrtTime, dw);
    7ffa:	73a0      	strb	r0, [r4, #14]
    7ffc:	0a03      	lsrs	r3, r0, #8
    7ffe:	73e3      	strb	r3, [r4, #15]
    8000:	0c03      	lsrs	r3, r0, #16
    8002:	7423      	strb	r3, [r4, #16]
    8004:	0e00      	lsrs	r0, r0, #24
    8006:	7460      	strb	r0, [r4, #17]
			dir[DIR_Attr] = 0;					/* Reset attribute */
    8008:	2300      	movs	r3, #0
    800a:	72e3      	strb	r3, [r4, #11]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
    800c:	7723      	strb	r3, [r4, #28]
    800e:	7763      	strb	r3, [r4, #29]
    8010:	77a3      	strb	r3, [r4, #30]
    8012:	77e3      	strb	r3, [r4, #31]
			cl = LD_CLUST(dir);					/* Get start cluster */
    8014:	7d62      	ldrb	r2, [r4, #21]
    8016:	0212      	lsls	r2, r2, #8
    8018:	7d27      	ldrb	r7, [r4, #20]
    801a:	4317      	orrs	r7, r2
    801c:	043f      	lsls	r7, r7, #16
    801e:	7ee1      	ldrb	r1, [r4, #27]
    8020:	0209      	lsls	r1, r1, #8
    8022:	7ea2      	ldrb	r2, [r4, #26]
    8024:	430a      	orrs	r2, r1
    8026:	4317      	orrs	r7, r2
			ST_CLUST(dir, 0);					/* cluster = 0 */
    8028:	76a3      	strb	r3, [r4, #26]
    802a:	76e3      	strb	r3, [r4, #27]
    802c:	7523      	strb	r3, [r4, #20]
    802e:	7563      	strb	r3, [r4, #21]
			dj.fs->wflag = 1;
    8030:	9885      	ldr	r0, [sp, #532]	; 0x214
    8032:	3301      	adds	r3, #1
    8034:	7103      	strb	r3, [r0, #4]
			if (cl) {							/* Remove the cluster chain if exist */
    8036:	2f00      	cmp	r7, #0
    8038:	d097      	beq.n	7f6a <f_open+0x6e>
				dw = dj.fs->winsect;
    803a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    803c:	4698      	mov	r8, r3
				res = remove_chain(dj.fs, cl);
    803e:	0039      	movs	r1, r7
    8040:	4b0e      	ldr	r3, [pc, #56]	; (807c <f_open+0x180>)
    8042:	4798      	blx	r3
				if (res == FR_OK) {
    8044:	2800      	cmp	r0, #0
    8046:	d1b5      	bne.n	7fb4 <f_open+0xb8>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
    8048:	9885      	ldr	r0, [sp, #532]	; 0x214
    804a:	3f01      	subs	r7, #1
    804c:	60c7      	str	r7, [r0, #12]
					res = move_window(dj.fs, dw);
    804e:	4641      	mov	r1, r8
    8050:	4b0b      	ldr	r3, [pc, #44]	; (8080 <f_open+0x184>)
    8052:	4798      	blx	r3
	if (res == FR_OK) {
    8054:	2800      	cmp	r0, #0
    8056:	d100      	bne.n	805a <f_open+0x15e>
    8058:	e787      	b.n	7f6a <f_open+0x6e>
    805a:	e7ab      	b.n	7fb4 <f_open+0xb8>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
    805c:	231c      	movs	r3, #28
			res = FR_INVALID_NAME;
    805e:	2006      	movs	r0, #6
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
    8060:	423b      	tst	r3, r7
    8062:	d0b2      	beq.n	7fca <f_open+0xce>
			res = FR_INVALID_NAME;
    8064:	2006      	movs	r0, #6
    8066:	e7ad      	b.n	7fc4 <f_open+0xc8>
    8068:	fffffdc8 	.word	0xfffffdc8
    806c:	00006c8d 	.word	0x00006c8d
    8070:	00007b89 	.word	0x00007b89
    8074:	000077b1 	.word	0x000077b1
    8078:	00006b0d 	.word	0x00006b0d
    807c:	0000747d 	.word	0x0000747d
    8080:	0000703d 	.word	0x0000703d

00008084 <f_read>:
	FIL *fp, 		/* Pointer to the file object */
	void *buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT *br		/* Pointer to number of bytes read */
)
{
    8084:	b5f0      	push	{r4, r5, r6, r7, lr}
    8086:	46de      	mov	lr, fp
    8088:	4657      	mov	r7, sl
    808a:	464e      	mov	r6, r9
    808c:	4645      	mov	r5, r8
    808e:	b5e0      	push	{r5, r6, r7, lr}
    8090:	b083      	sub	sp, #12
    8092:	0004      	movs	r4, r0
    8094:	000f      	movs	r7, r1
    8096:	0015      	movs	r5, r2
    8098:	4699      	mov	r9, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = buff;


	*br = 0;	/* Initialize byte counter */
    809a:	2300      	movs	r3, #0
    809c:	464a      	mov	r2, r9
    809e:	6013      	str	r3, [r2, #0]

	res = validate(fp->fs, fp->id);				/* Check validity */
    80a0:	8881      	ldrh	r1, [r0, #4]
    80a2:	6800      	ldr	r0, [r0, #0]
    80a4:	4b5e      	ldr	r3, [pc, #376]	; (8220 <f_read+0x19c>)
    80a6:	4798      	blx	r3
    80a8:	9000      	str	r0, [sp, #0]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
    80aa:	2800      	cmp	r0, #0
    80ac:	d000      	beq.n	80b0 <f_read+0x2c>
    80ae:	e0af      	b.n	8210 <f_read+0x18c>
	if (fp->flag & FA__ERROR)					/* Aborted file? */
    80b0:	79a3      	ldrb	r3, [r4, #6]
    80b2:	b25a      	sxtb	r2, r3
    80b4:	2a00      	cmp	r2, #0
    80b6:	da00      	bge.n	80ba <f_read+0x36>
    80b8:	e0a8      	b.n	820c <f_read+0x188>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
    80ba:	07db      	lsls	r3, r3, #31
    80bc:	d402      	bmi.n	80c4 <f_read+0x40>
		LEAVE_FF(fp->fs, FR_DENIED);
    80be:	2307      	movs	r3, #7
    80c0:	9300      	str	r3, [sp, #0]
    80c2:	e0a5      	b.n	8210 <f_read+0x18c>
	remain = fp->fsize - fp->fptr;
    80c4:	68e3      	ldr	r3, [r4, #12]
    80c6:	68a2      	ldr	r2, [r4, #8]
    80c8:	1a9e      	subs	r6, r3, r2
    80ca:	42ae      	cmp	r6, r5
    80cc:	d900      	bls.n	80d0 <f_read+0x4c>
    80ce:	002e      	movs	r6, r5
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
    80d0:	2e00      	cmp	r6, #0
    80d2:	d153      	bne.n	817c <f_read+0xf8>
    80d4:	e09c      	b.n	8210 <f_read+0x18c>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
    80d6:	6961      	ldr	r1, [r4, #20]
    80d8:	4b52      	ldr	r3, [pc, #328]	; (8224 <f_read+0x1a0>)
    80da:	4798      	blx	r3
    80dc:	e05c      	b.n	8198 <f_read+0x114>
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
    80de:	79a2      	ldrb	r2, [r4, #6]
    80e0:	2380      	movs	r3, #128	; 0x80
    80e2:	425b      	negs	r3, r3
    80e4:	4313      	orrs	r3, r2
    80e6:	71a3      	strb	r3, [r4, #6]
    80e8:	2302      	movs	r3, #2
    80ea:	9300      	str	r3, [sp, #0]
    80ec:	e090      	b.n	8210 <f_read+0x18c>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
    80ee:	79a2      	ldrb	r2, [r4, #6]
    80f0:	2380      	movs	r3, #128	; 0x80
    80f2:	425b      	negs	r3, r3
    80f4:	4313      	orrs	r3, r2
    80f6:	71a3      	strb	r3, [r4, #6]
    80f8:	2301      	movs	r3, #1
    80fa:	9300      	str	r3, [sp, #0]
    80fc:	e088      	b.n	8210 <f_read+0x18c>
				fp->clust = clst;				/* Update current cluster */
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
    80fe:	79a2      	ldrb	r2, [r4, #6]
    8100:	2380      	movs	r3, #128	; 0x80
    8102:	425b      	negs	r3, r3
    8104:	4313      	orrs	r3, r2
    8106:	71a3      	strb	r3, [r4, #6]
    8108:	2302      	movs	r3, #2
    810a:	9300      	str	r3, [sp, #0]
    810c:	e080      	b.n	8210 <f_read+0x18c>
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
			if (cc) {							/* Read maximum contiguous sectors directly */
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
					cc = fp->fs->csize - csect;
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
    810e:	79a2      	ldrb	r2, [r4, #6]
    8110:	2380      	movs	r3, #128	; 0x80
    8112:	425b      	negs	r3, r3
    8114:	4313      	orrs	r3, r2
    8116:	71a3      	strb	r3, [r4, #6]
    8118:	2301      	movs	r3, #1
    811a:	9300      	str	r3, [sp, #0]
    811c:	e078      	b.n	8210 <f_read+0x18c>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
    811e:	3130      	adds	r1, #48	; 0x30
    8120:	0240      	lsls	r0, r0, #9
    8122:	1838      	adds	r0, r7, r0
    8124:	2280      	movs	r2, #128	; 0x80
    8126:	0092      	lsls	r2, r2, #2
    8128:	4b3f      	ldr	r3, [pc, #252]	; (8228 <f_read+0x1a4>)
    812a:	4798      	blx	r3
    812c:	e063      	b.n	81f6 <f_read+0x172>
#endif
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
					ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
    812e:	4643      	mov	r3, r8
    8130:	61a3      	str	r3, [r4, #24]
		}
		rcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
    8132:	68a3      	ldr	r3, [r4, #8]
    8134:	05dd      	lsls	r5, r3, #23
    8136:	0ded      	lsrs	r5, r5, #23
    8138:	2380      	movs	r3, #128	; 0x80
    813a:	009b      	lsls	r3, r3, #2
    813c:	1b5d      	subs	r5, r3, r5
    813e:	42b5      	cmp	r5, r6
    8140:	d900      	bls.n	8144 <f_read+0xc0>
    8142:	0035      	movs	r5, r6
		if (rcnt > btr) rcnt = btr;
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))		/* Move sector window */
    8144:	69a1      	ldr	r1, [r4, #24]
    8146:	6820      	ldr	r0, [r4, #0]
    8148:	4b38      	ldr	r3, [pc, #224]	; (822c <f_read+0x1a8>)
    814a:	4798      	blx	r3
    814c:	2800      	cmp	r0, #0
    814e:	d155      	bne.n	81fc <f_read+0x178>
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
    8150:	68a3      	ldr	r3, [r4, #8]
    8152:	05d9      	lsls	r1, r3, #23
    8154:	0dc9      	lsrs	r1, r1, #23
    8156:	3130      	adds	r1, #48	; 0x30
    8158:	6823      	ldr	r3, [r4, #0]
    815a:	469c      	mov	ip, r3
    815c:	4461      	add	r1, ip
    815e:	002a      	movs	r2, r5
    8160:	0038      	movs	r0, r7
    8162:	4b31      	ldr	r3, [pc, #196]	; (8228 <f_read+0x1a4>)
    8164:	4798      	blx	r3
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
    8166:	197f      	adds	r7, r7, r5
    8168:	68a3      	ldr	r3, [r4, #8]
    816a:	195b      	adds	r3, r3, r5
    816c:	60a3      	str	r3, [r4, #8]
    816e:	464b      	mov	r3, r9
    8170:	681b      	ldr	r3, [r3, #0]
    8172:	195b      	adds	r3, r3, r5
    8174:	464a      	mov	r2, r9
    8176:	6013      	str	r3, [r2, #0]
    8178:	1b76      	subs	r6, r6, r5
	for ( ;  btr;								/* Repeat until all data read */
    817a:	d049      	beq.n	8210 <f_read+0x18c>
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
    817c:	68a3      	ldr	r3, [r4, #8]
    817e:	05da      	lsls	r2, r3, #23
    8180:	d1d7      	bne.n	8132 <f_read+0xae>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
    8182:	6820      	ldr	r0, [r4, #0]
    8184:	7882      	ldrb	r2, [r0, #2]
    8186:	3a01      	subs	r2, #1
    8188:	0a5d      	lsrs	r5, r3, #9
    818a:	4015      	ands	r5, r2
    818c:	b2ed      	uxtb	r5, r5
			if (!csect) {						/* On the cluster boundary? */
    818e:	2d00      	cmp	r5, #0
    8190:	d107      	bne.n	81a2 <f_read+0x11e>
				if (fp->fptr == 0) {			/* On the top of the file? */
    8192:	2b00      	cmp	r3, #0
    8194:	d19f      	bne.n	80d6 <f_read+0x52>
					clst = fp->sclust;			/* Follow from the origin */
    8196:	6920      	ldr	r0, [r4, #16]
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
    8198:	2801      	cmp	r0, #1
    819a:	d9a0      	bls.n	80de <f_read+0x5a>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
    819c:	1c43      	adds	r3, r0, #1
    819e:	d0a6      	beq.n	80ee <f_read+0x6a>
				fp->clust = clst;				/* Update current cluster */
    81a0:	6160      	str	r0, [r4, #20]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
    81a2:	6823      	ldr	r3, [r4, #0]
    81a4:	469a      	mov	sl, r3
    81a6:	6961      	ldr	r1, [r4, #20]
    81a8:	0018      	movs	r0, r3
    81aa:	4b21      	ldr	r3, [pc, #132]	; (8230 <f_read+0x1ac>)
    81ac:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
    81ae:	2800      	cmp	r0, #0
    81b0:	d0a5      	beq.n	80fe <f_read+0x7a>
			sect += csect;
    81b2:	4680      	mov	r8, r0
    81b4:	44a8      	add	r8, r5
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
    81b6:	0a73      	lsrs	r3, r6, #9
    81b8:	469b      	mov	fp, r3
			if (cc) {							/* Read maximum contiguous sectors directly */
    81ba:	d0b8      	beq.n	812e <f_read+0xaa>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
    81bc:	4653      	mov	r3, sl
    81be:	789b      	ldrb	r3, [r3, #2]
    81c0:	465a      	mov	r2, fp
    81c2:	18aa      	adds	r2, r5, r2
    81c4:	429a      	cmp	r2, r3
    81c6:	d901      	bls.n	81cc <f_read+0x148>
					cc = fp->fs->csize - csect;
    81c8:	1b5b      	subs	r3, r3, r5
    81ca:	469b      	mov	fp, r3
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
    81cc:	465b      	mov	r3, fp
    81ce:	466a      	mov	r2, sp
    81d0:	71d3      	strb	r3, [r2, #7]
    81d2:	79d3      	ldrb	r3, [r2, #7]
    81d4:	4652      	mov	r2, sl
    81d6:	7850      	ldrb	r0, [r2, #1]
    81d8:	4642      	mov	r2, r8
    81da:	0039      	movs	r1, r7
    81dc:	4d15      	ldr	r5, [pc, #84]	; (8234 <f_read+0x1b0>)
    81de:	47a8      	blx	r5
    81e0:	2800      	cmp	r0, #0
    81e2:	d194      	bne.n	810e <f_read+0x8a>
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
    81e4:	6821      	ldr	r1, [r4, #0]
    81e6:	790b      	ldrb	r3, [r1, #4]
    81e8:	2b00      	cmp	r3, #0
    81ea:	d004      	beq.n	81f6 <f_read+0x172>
    81ec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    81ee:	4642      	mov	r2, r8
    81f0:	1a98      	subs	r0, r3, r2
    81f2:	4583      	cmp	fp, r0
    81f4:	d893      	bhi.n	811e <f_read+0x9a>
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
    81f6:	465b      	mov	r3, fp
    81f8:	025d      	lsls	r5, r3, #9
				continue;
    81fa:	e7b4      	b.n	8166 <f_read+0xe2>
			ABORT(fp->fs, FR_DISK_ERR);
    81fc:	79a2      	ldrb	r2, [r4, #6]
    81fe:	2380      	movs	r3, #128	; 0x80
    8200:	425b      	negs	r3, r3
    8202:	4313      	orrs	r3, r2
    8204:	71a3      	strb	r3, [r4, #6]
    8206:	2301      	movs	r3, #1
    8208:	9300      	str	r3, [sp, #0]
    820a:	e001      	b.n	8210 <f_read+0x18c>
		LEAVE_FF(fp->fs, FR_INT_ERR);
    820c:	2302      	movs	r3, #2
    820e:	9300      	str	r3, [sp, #0]
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
    8210:	9800      	ldr	r0, [sp, #0]
    8212:	b003      	add	sp, #12
    8214:	bc3c      	pop	{r2, r3, r4, r5}
    8216:	4690      	mov	r8, r2
    8218:	4699      	mov	r9, r3
    821a:	46a2      	mov	sl, r4
    821c:	46ab      	mov	fp, r5
    821e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8220:	00006bb9 	.word	0x00006bb9
    8224:	000070dd 	.word	0x000070dd
    8228:	00006b5d 	.word	0x00006b5d
    822c:	0000703d 	.word	0x0000703d
    8230:	00006b83 	.word	0x00006b83
    8234:	00006999 	.word	0x00006999

00008238 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
    8238:	b5f0      	push	{r4, r5, r6, r7, lr}
    823a:	46de      	mov	lr, fp
    823c:	4657      	mov	r7, sl
    823e:	464e      	mov	r6, r9
    8240:	4645      	mov	r5, r8
    8242:	b5e0      	push	{r5, r6, r7, lr}
    8244:	b083      	sub	sp, #12
    8246:	0004      	movs	r4, r0
    8248:	000d      	movs	r5, r1
    824a:	0016      	movs	r6, r2
    824c:	4699      	mov	r9, r3
	UINT wcnt, cc;
	const BYTE *wbuff = buff;
	BYTE csect;


	*bw = 0;	/* Initialize byte counter */
    824e:	2300      	movs	r3, #0
    8250:	464a      	mov	r2, r9
    8252:	6013      	str	r3, [r2, #0]

	res = validate(fp->fs, fp->id);			/* Check validity */
    8254:	8881      	ldrh	r1, [r0, #4]
    8256:	6800      	ldr	r0, [r0, #0]
    8258:	4b7f      	ldr	r3, [pc, #508]	; (8458 <f_write+0x220>)
    825a:	4798      	blx	r3
    825c:	9000      	str	r0, [sp, #0]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
    825e:	2800      	cmp	r0, #0
    8260:	d000      	beq.n	8264 <f_write+0x2c>
    8262:	e0f1      	b.n	8448 <f_write+0x210>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
    8264:	79a3      	ldrb	r3, [r4, #6]
    8266:	b25a      	sxtb	r2, r3
    8268:	2a00      	cmp	r2, #0
    826a:	da00      	bge.n	826e <f_write+0x36>
    826c:	e0ea      	b.n	8444 <f_write+0x20c>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
    826e:	079b      	lsls	r3, r3, #30
    8270:	d402      	bmi.n	8278 <f_write+0x40>
		LEAVE_FF(fp->fs, FR_DENIED);
    8272:	2307      	movs	r3, #7
    8274:	9300      	str	r3, [sp, #0]
    8276:	e0e7      	b.n	8448 <f_write+0x210>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
    8278:	68e3      	ldr	r3, [r4, #12]
    827a:	199a      	adds	r2, r3, r6
    827c:	4293      	cmp	r3, r2
    827e:	d810      	bhi.n	82a2 <f_write+0x6a>

	for ( ;  btw;							/* Repeat until all data written */
    8280:	2e00      	cmp	r6, #0
    8282:	d00e      	beq.n	82a2 <f_write+0x6a>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
    8284:	002f      	movs	r7, r5
    8286:	e07b      	b.n	8380 <f_write+0x148>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
    8288:	2100      	movs	r1, #0
    828a:	4b74      	ldr	r3, [pc, #464]	; (845c <f_write+0x224>)
    828c:	4798      	blx	r3
    828e:	0003      	movs	r3, r0
    8290:	6120      	str	r0, [r4, #16]
    8292:	e003      	b.n	829c <f_write+0x64>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
    8294:	6961      	ldr	r1, [r4, #20]
    8296:	4b71      	ldr	r3, [pc, #452]	; (845c <f_write+0x224>)
    8298:	4798      	blx	r3
    829a:	0003      	movs	r3, r0
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
    829c:	2b00      	cmp	r3, #0
    829e:	d000      	beq.n	82a2 <f_write+0x6a>
    82a0:	e080      	b.n	83a4 <f_write+0x16c>
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
    82a2:	68a3      	ldr	r3, [r4, #8]
    82a4:	68e2      	ldr	r2, [r4, #12]
    82a6:	4293      	cmp	r3, r2
    82a8:	d900      	bls.n	82ac <f_write+0x74>
    82aa:	60e3      	str	r3, [r4, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
    82ac:	79a3      	ldrb	r3, [r4, #6]
    82ae:	2220      	movs	r2, #32
    82b0:	4313      	orrs	r3, r2
    82b2:	71a3      	strb	r3, [r4, #6]

	LEAVE_FF(fp->fs, FR_OK);
    82b4:	e0c8      	b.n	8448 <f_write+0x210>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
    82b6:	79a2      	ldrb	r2, [r4, #6]
    82b8:	3b81      	subs	r3, #129	; 0x81
    82ba:	4313      	orrs	r3, r2
    82bc:	71a3      	strb	r3, [r4, #6]
    82be:	2302      	movs	r3, #2
    82c0:	9300      	str	r3, [sp, #0]
    82c2:	e0c1      	b.n	8448 <f_write+0x210>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
    82c4:	79a2      	ldrb	r2, [r4, #6]
    82c6:	3b7f      	subs	r3, #127	; 0x7f
    82c8:	4313      	orrs	r3, r2
    82ca:	71a3      	strb	r3, [r4, #6]
    82cc:	2301      	movs	r3, #1
    82ce:	9300      	str	r3, [sp, #0]
    82d0:	e0ba      	b.n	8448 <f_write+0x210>
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
    82d2:	2100      	movs	r1, #0
    82d4:	4b62      	ldr	r3, [pc, #392]	; (8460 <f_write+0x228>)
    82d6:	4798      	blx	r3
    82d8:	2800      	cmp	r0, #0
    82da:	d06d      	beq.n	83b8 <f_write+0x180>
				ABORT(fp->fs, FR_DISK_ERR);
    82dc:	79a2      	ldrb	r2, [r4, #6]
    82de:	2380      	movs	r3, #128	; 0x80
    82e0:	425b      	negs	r3, r3
    82e2:	4313      	orrs	r3, r2
    82e4:	71a3      	strb	r3, [r4, #6]
    82e6:	2301      	movs	r3, #1
    82e8:	9300      	str	r3, [sp, #0]
    82ea:	e0ad      	b.n	8448 <f_write+0x210>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
    82ec:	79a2      	ldrb	r2, [r4, #6]
    82ee:	2380      	movs	r3, #128	; 0x80
    82f0:	425b      	negs	r3, r3
    82f2:	4313      	orrs	r3, r2
    82f4:	71a3      	strb	r3, [r4, #6]
    82f6:	2302      	movs	r3, #2
    82f8:	9300      	str	r3, [sp, #0]
    82fa:	e0a5      	b.n	8448 <f_write+0x210>
					ABORT(fp->fs, FR_DISK_ERR);
    82fc:	79a2      	ldrb	r2, [r4, #6]
    82fe:	2380      	movs	r3, #128	; 0x80
    8300:	425b      	negs	r3, r3
    8302:	4313      	orrs	r3, r2
    8304:	71a3      	strb	r3, [r4, #6]
    8306:	2301      	movs	r3, #1
    8308:	9300      	str	r3, [sp, #0]
    830a:	e09d      	b.n	8448 <f_write+0x210>
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
    830c:	0240      	lsls	r0, r0, #9
    830e:	1839      	adds	r1, r7, r0
    8310:	3330      	adds	r3, #48	; 0x30
    8312:	0018      	movs	r0, r3
    8314:	2280      	movs	r2, #128	; 0x80
    8316:	0092      	lsls	r2, r2, #2
    8318:	4b52      	ldr	r3, [pc, #328]	; (8464 <f_write+0x22c>)
    831a:	4798      	blx	r3
					fp->fs->wflag = 0;
    831c:	2300      	movs	r3, #0
    831e:	6822      	ldr	r2, [r4, #0]
    8320:	7113      	strb	r3, [r2, #4]
    8322:	e072      	b.n	840a <f_write+0x1d2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
    8324:	68a3      	ldr	r3, [r4, #8]
    8326:	68e2      	ldr	r2, [r4, #12]
    8328:	4293      	cmp	r3, r2
    832a:	d271      	bcs.n	8410 <f_write+0x1d8>
			fp->dsect = sect;
    832c:	4643      	mov	r3, r8
    832e:	61a3      	str	r3, [r4, #24]
		wcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
    8330:	68a3      	ldr	r3, [r4, #8]
    8332:	05dd      	lsls	r5, r3, #23
    8334:	0ded      	lsrs	r5, r5, #23
    8336:	2380      	movs	r3, #128	; 0x80
    8338:	009b      	lsls	r3, r3, #2
    833a:	1b5d      	subs	r5, r3, r5
    833c:	42b5      	cmp	r5, r6
    833e:	d900      	bls.n	8342 <f_write+0x10a>
    8340:	0035      	movs	r5, r6
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
    8342:	69a1      	ldr	r1, [r4, #24]
    8344:	6820      	ldr	r0, [r4, #0]
    8346:	4b46      	ldr	r3, [pc, #280]	; (8460 <f_write+0x228>)
    8348:	4798      	blx	r3
    834a:	2800      	cmp	r0, #0
    834c:	d172      	bne.n	8434 <f_write+0x1fc>
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
    834e:	68a3      	ldr	r3, [r4, #8]
    8350:	05d8      	lsls	r0, r3, #23
    8352:	0dc0      	lsrs	r0, r0, #23
    8354:	3030      	adds	r0, #48	; 0x30
    8356:	6823      	ldr	r3, [r4, #0]
    8358:	469c      	mov	ip, r3
    835a:	4460      	add	r0, ip
    835c:	002a      	movs	r2, r5
    835e:	0039      	movs	r1, r7
    8360:	4b40      	ldr	r3, [pc, #256]	; (8464 <f_write+0x22c>)
    8362:	4798      	blx	r3
		fp->fs->wflag = 1;
    8364:	2301      	movs	r3, #1
    8366:	6822      	ldr	r2, [r4, #0]
    8368:	7113      	strb	r3, [r2, #4]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
    836a:	197f      	adds	r7, r7, r5
    836c:	68a3      	ldr	r3, [r4, #8]
    836e:	195b      	adds	r3, r3, r5
    8370:	60a3      	str	r3, [r4, #8]
    8372:	464b      	mov	r3, r9
    8374:	681b      	ldr	r3, [r3, #0]
    8376:	195b      	adds	r3, r3, r5
    8378:	464a      	mov	r2, r9
    837a:	6013      	str	r3, [r2, #0]
    837c:	1b76      	subs	r6, r6, r5
	for ( ;  btw;							/* Repeat until all data written */
    837e:	d090      	beq.n	82a2 <f_write+0x6a>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
    8380:	68a3      	ldr	r3, [r4, #8]
    8382:	05da      	lsls	r2, r3, #23
    8384:	d1d4      	bne.n	8330 <f_write+0xf8>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
    8386:	6820      	ldr	r0, [r4, #0]
    8388:	7882      	ldrb	r2, [r0, #2]
    838a:	3a01      	subs	r2, #1
    838c:	0a5d      	lsrs	r5, r3, #9
    838e:	4015      	ands	r5, r2
    8390:	b2ed      	uxtb	r5, r5
			if (!csect) {					/* On the cluster boundary? */
    8392:	2d00      	cmp	r5, #0
    8394:	d10b      	bne.n	83ae <f_write+0x176>
				if (fp->fptr == 0) {		/* On the top of the file? */
    8396:	2b00      	cmp	r3, #0
    8398:	d000      	beq.n	839c <f_write+0x164>
    839a:	e77b      	b.n	8294 <f_write+0x5c>
					clst = fp->sclust;		/* Follow from the origin */
    839c:	6923      	ldr	r3, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
    839e:	2b00      	cmp	r3, #0
    83a0:	d100      	bne.n	83a4 <f_write+0x16c>
    83a2:	e771      	b.n	8288 <f_write+0x50>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
    83a4:	2b01      	cmp	r3, #1
    83a6:	d086      	beq.n	82b6 <f_write+0x7e>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
    83a8:	1c5a      	adds	r2, r3, #1
    83aa:	d08b      	beq.n	82c4 <f_write+0x8c>
				fp->clust = clst;			/* Update current cluster */
    83ac:	6163      	str	r3, [r4, #20]
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
    83ae:	6820      	ldr	r0, [r4, #0]
    83b0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    83b2:	69a2      	ldr	r2, [r4, #24]
    83b4:	4293      	cmp	r3, r2
    83b6:	d08c      	beq.n	82d2 <f_write+0x9a>
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
    83b8:	6823      	ldr	r3, [r4, #0]
    83ba:	469a      	mov	sl, r3
    83bc:	6961      	ldr	r1, [r4, #20]
    83be:	0018      	movs	r0, r3
    83c0:	4b29      	ldr	r3, [pc, #164]	; (8468 <f_write+0x230>)
    83c2:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
    83c4:	2800      	cmp	r0, #0
    83c6:	d091      	beq.n	82ec <f_write+0xb4>
			sect += csect;
    83c8:	4680      	mov	r8, r0
    83ca:	44a8      	add	r8, r5
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
    83cc:	0a73      	lsrs	r3, r6, #9
    83ce:	469b      	mov	fp, r3
			if (cc) {						/* Write maximum contiguous sectors directly */
    83d0:	d0a8      	beq.n	8324 <f_write+0xec>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
    83d2:	4653      	mov	r3, sl
    83d4:	789b      	ldrb	r3, [r3, #2]
    83d6:	465a      	mov	r2, fp
    83d8:	18aa      	adds	r2, r5, r2
    83da:	429a      	cmp	r2, r3
    83dc:	d901      	bls.n	83e2 <f_write+0x1aa>
					cc = fp->fs->csize - csect;
    83de:	1b5b      	subs	r3, r3, r5
    83e0:	469b      	mov	fp, r3
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
    83e2:	465b      	mov	r3, fp
    83e4:	466a      	mov	r2, sp
    83e6:	71d3      	strb	r3, [r2, #7]
    83e8:	79d3      	ldrb	r3, [r2, #7]
    83ea:	4652      	mov	r2, sl
    83ec:	7850      	ldrb	r0, [r2, #1]
    83ee:	4642      	mov	r2, r8
    83f0:	0039      	movs	r1, r7
    83f2:	4d1e      	ldr	r5, [pc, #120]	; (846c <f_write+0x234>)
    83f4:	47a8      	blx	r5
    83f6:	2800      	cmp	r0, #0
    83f8:	d000      	beq.n	83fc <f_write+0x1c4>
    83fa:	e77f      	b.n	82fc <f_write+0xc4>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
    83fc:	6823      	ldr	r3, [r4, #0]
    83fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8400:	4641      	mov	r1, r8
    8402:	1a50      	subs	r0, r2, r1
    8404:	4583      	cmp	fp, r0
    8406:	d900      	bls.n	840a <f_write+0x1d2>
    8408:	e780      	b.n	830c <f_write+0xd4>
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
    840a:	465b      	mov	r3, fp
    840c:	025d      	lsls	r5, r3, #9
				continue;
    840e:	e7ac      	b.n	836a <f_write+0x132>
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
    8410:	2100      	movs	r1, #0
    8412:	4650      	mov	r0, sl
    8414:	4b12      	ldr	r3, [pc, #72]	; (8460 <f_write+0x228>)
    8416:	4798      	blx	r3
    8418:	2800      	cmp	r0, #0
    841a:	d103      	bne.n	8424 <f_write+0x1ec>
				fp->fs->winsect = sect;
    841c:	6823      	ldr	r3, [r4, #0]
    841e:	4642      	mov	r2, r8
    8420:	62da      	str	r2, [r3, #44]	; 0x2c
    8422:	e783      	b.n	832c <f_write+0xf4>
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
    8424:	79a2      	ldrb	r2, [r4, #6]
    8426:	2380      	movs	r3, #128	; 0x80
    8428:	425b      	negs	r3, r3
    842a:	4313      	orrs	r3, r2
    842c:	71a3      	strb	r3, [r4, #6]
    842e:	2301      	movs	r3, #1
    8430:	9300      	str	r3, [sp, #0]
    8432:	e009      	b.n	8448 <f_write+0x210>
			ABORT(fp->fs, FR_DISK_ERR);
    8434:	79a2      	ldrb	r2, [r4, #6]
    8436:	2380      	movs	r3, #128	; 0x80
    8438:	425b      	negs	r3, r3
    843a:	4313      	orrs	r3, r2
    843c:	71a3      	strb	r3, [r4, #6]
    843e:	2301      	movs	r3, #1
    8440:	9300      	str	r3, [sp, #0]
    8442:	e001      	b.n	8448 <f_write+0x210>
		LEAVE_FF(fp->fs, FR_INT_ERR);
    8444:	2302      	movs	r3, #2
    8446:	9300      	str	r3, [sp, #0]
}
    8448:	9800      	ldr	r0, [sp, #0]
    844a:	b003      	add	sp, #12
    844c:	bc3c      	pop	{r2, r3, r4, r5}
    844e:	4690      	mov	r8, r2
    8450:	4699      	mov	r9, r3
    8452:	46a2      	mov	sl, r4
    8454:	46ab      	mov	fp, r5
    8456:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8458:	00006bb9 	.word	0x00006bb9
    845c:	000073b9 	.word	0x000073b9
    8460:	0000703d 	.word	0x0000703d
    8464:	00006b5d 	.word	0x00006b5d
    8468:	00006b83 	.word	0x00006b83
    846c:	00006a1d 	.word	0x00006a1d

00008470 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
    8470:	b570      	push	{r4, r5, r6, lr}
    8472:	0004      	movs	r4, r0
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
    8474:	8881      	ldrh	r1, [r0, #4]
    8476:	6800      	ldr	r0, [r0, #0]
    8478:	4b1c      	ldr	r3, [pc, #112]	; (84ec <f_sync+0x7c>)
    847a:	4798      	blx	r3
	if (res == FR_OK) {
    847c:	2800      	cmp	r0, #0
    847e:	d102      	bne.n	8486 <f_sync+0x16>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
    8480:	79a3      	ldrb	r3, [r4, #6]
    8482:	069b      	lsls	r3, r3, #26
    8484:	d400      	bmi.n	8488 <f_sync+0x18>
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
    8486:	bd70      	pop	{r4, r5, r6, pc}
			res = move_window(fp->fs, fp->dir_sect);
    8488:	69e1      	ldr	r1, [r4, #28]
    848a:	6820      	ldr	r0, [r4, #0]
    848c:	4b18      	ldr	r3, [pc, #96]	; (84f0 <f_sync+0x80>)
    848e:	4798      	blx	r3
			if (res == FR_OK) {
    8490:	2800      	cmp	r0, #0
    8492:	d1f8      	bne.n	8486 <f_sync+0x16>
				dir = fp->dir_ptr;
    8494:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
    8496:	7aeb      	ldrb	r3, [r5, #11]
    8498:	2220      	movs	r2, #32
    849a:	4313      	orrs	r3, r2
    849c:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
    849e:	7b23      	ldrb	r3, [r4, #12]
    84a0:	772b      	strb	r3, [r5, #28]
    84a2:	89a3      	ldrh	r3, [r4, #12]
    84a4:	0a1b      	lsrs	r3, r3, #8
    84a6:	776b      	strb	r3, [r5, #29]
    84a8:	89e3      	ldrh	r3, [r4, #14]
    84aa:	77ab      	strb	r3, [r5, #30]
    84ac:	7be3      	ldrb	r3, [r4, #15]
    84ae:	77eb      	strb	r3, [r5, #31]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
    84b0:	7c23      	ldrb	r3, [r4, #16]
    84b2:	76ab      	strb	r3, [r5, #26]
    84b4:	8a23      	ldrh	r3, [r4, #16]
    84b6:	0a1b      	lsrs	r3, r3, #8
    84b8:	76eb      	strb	r3, [r5, #27]
    84ba:	8a63      	ldrh	r3, [r4, #18]
    84bc:	752b      	strb	r3, [r5, #20]
    84be:	8a63      	ldrh	r3, [r4, #18]
    84c0:	0a1b      	lsrs	r3, r3, #8
    84c2:	756b      	strb	r3, [r5, #21]
				tim = get_fattime();						/* Update updated time */
    84c4:	4b0b      	ldr	r3, [pc, #44]	; (84f4 <f_sync+0x84>)
    84c6:	4798      	blx	r3
				ST_DWORD(dir+DIR_WrtTime, tim);
    84c8:	75a8      	strb	r0, [r5, #22]
    84ca:	0a03      	lsrs	r3, r0, #8
    84cc:	75eb      	strb	r3, [r5, #23]
    84ce:	0c03      	lsrs	r3, r0, #16
    84d0:	762b      	strb	r3, [r5, #24]
    84d2:	0e00      	lsrs	r0, r0, #24
    84d4:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
    84d6:	79a3      	ldrb	r3, [r4, #6]
    84d8:	2220      	movs	r2, #32
    84da:	4393      	bics	r3, r2
    84dc:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
    84de:	2301      	movs	r3, #1
    84e0:	6822      	ldr	r2, [r4, #0]
    84e2:	7113      	strb	r3, [r2, #4]
				res = sync(fp->fs);
    84e4:	6820      	ldr	r0, [r4, #0]
    84e6:	4b04      	ldr	r3, [pc, #16]	; (84f8 <f_sync+0x88>)
    84e8:	4798      	blx	r3
    84ea:	e7cc      	b.n	8486 <f_sync+0x16>
    84ec:	00006bb9 	.word	0x00006bb9
    84f0:	0000703d 	.word	0x0000703d
    84f4:	00006b0d 	.word	0x00006b0d
    84f8:	00007a95 	.word	0x00007a95

000084fc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
    84fc:	b510      	push	{r4, lr}
    84fe:	0004      	movs	r4, r0
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
    8500:	4b03      	ldr	r3, [pc, #12]	; (8510 <f_close+0x14>)
    8502:	4798      	blx	r3
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
    8504:	2800      	cmp	r0, #0
    8506:	d101      	bne.n	850c <f_close+0x10>
    8508:	2300      	movs	r3, #0
    850a:	6023      	str	r3, [r4, #0]
	return res;
#endif
}
    850c:	bd10      	pop	{r4, pc}
    850e:	46c0      	nop			; (mov r8, r8)
    8510:	00008471 	.word	0x00008471

00008514 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fil		/* Pointer to the file object */
)
{
    8514:	b5f0      	push	{r4, r5, r6, r7, lr}
    8516:	46c6      	mov	lr, r8
    8518:	b500      	push	{lr}
    851a:	b084      	sub	sp, #16
    851c:	0007      	movs	r7, r0
    851e:	9201      	str	r2, [sp, #4]
	int n = 0;
	TCHAR c, *p = buff;
    8520:	0005      	movs	r5, r0
	int n = 0;
    8522:	2400      	movs	r4, #0
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {			/* Read bytes until buffer gets filled */
    8524:	1e4b      	subs	r3, r1, #1
    8526:	4698      	mov	r8, r3
		f_read(fil, s, 1, &rc);
    8528:	4e0e      	ldr	r6, [pc, #56]	; (8564 <f_gets+0x50>)
	while (n < len - 1) {			/* Read bytes until buffer gets filled */
    852a:	4544      	cmp	r4, r8
    852c:	da0e      	bge.n	854c <f_gets+0x38>
		f_read(fil, s, 1, &rc);
    852e:	ab02      	add	r3, sp, #8
    8530:	2201      	movs	r2, #1
    8532:	a903      	add	r1, sp, #12
    8534:	9801      	ldr	r0, [sp, #4]
    8536:	47b0      	blx	r6
		if (rc != 1) break;			/* Break on EOF or error */
    8538:	9b02      	ldr	r3, [sp, #8]
    853a:	2b01      	cmp	r3, #1
    853c:	d106      	bne.n	854c <f_gets+0x38>
		c = s[0];
    853e:	ab03      	add	r3, sp, #12
    8540:	781b      	ldrb	r3, [r3, #0]
		}
#endif
#if _USE_STRFUNC >= 2
		if (c == '\r') continue;	/* Strip '\r' */
#endif
		*p++ = c;
    8542:	3501      	adds	r5, #1
    8544:	553b      	strb	r3, [r7, r4]
		n++;
    8546:	3401      	adds	r4, #1
		if (c == '\n') break;		/* Break on EOL */
    8548:	2b0a      	cmp	r3, #10
    854a:	d1ee      	bne.n	852a <f_gets+0x16>
	}
	*p = 0;
    854c:	2300      	movs	r3, #0
    854e:	702b      	strb	r3, [r5, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
    8550:	1e63      	subs	r3, r4, #1
    8552:	419c      	sbcs	r4, r3
    8554:	4264      	negs	r4, r4
    8556:	4027      	ands	r7, r4
}
    8558:	0038      	movs	r0, r7
    855a:	b004      	add	sp, #16
    855c:	bc04      	pop	{r2}
    855e:	4690      	mov	r8, r2
    8560:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8562:	46c0      	nop			; (mov r8, r8)
    8564:	00008085 	.word	0x00008085

00008568 <ff_convert>:
{
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
		c = src;
    8568:	0003      	movs	r3, r0
	if (src < 0x80) {	/* ASCII */
    856a:	287f      	cmp	r0, #127	; 0x7f
    856c:	d911      	bls.n	8592 <ff_convert+0x2a>

	} else {
		if (dir) {		/* OEMCP to Unicode */
    856e:	2900      	cmp	r1, #0
    8570:	d111      	bne.n	8596 <ff_convert+0x2e>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
				if (src == Tbl[c]) break;
    8572:	28c7      	cmp	r0, #199	; 0xc7
    8574:	d017      	beq.n	85a6 <ff_convert+0x3e>
    8576:	4a0d      	ldr	r2, [pc, #52]	; (85ac <ff_convert+0x44>)
    8578:	3202      	adds	r2, #2
			for (c = 0; c < 0x80; c++) {
    857a:	2301      	movs	r3, #1
				if (src == Tbl[c]) break;
    857c:	8811      	ldrh	r1, [r2, #0]
    857e:	4281      	cmp	r1, r0
    8580:	d004      	beq.n	858c <ff_convert+0x24>
			for (c = 0; c < 0x80; c++) {
    8582:	3301      	adds	r3, #1
    8584:	b29b      	uxth	r3, r3
    8586:	3202      	adds	r2, #2
    8588:	2b80      	cmp	r3, #128	; 0x80
    858a:	d1f7      	bne.n	857c <ff_convert+0x14>
			}
			c = (c + 0x80) & 0xFF;
    858c:	3380      	adds	r3, #128	; 0x80
    858e:	20ff      	movs	r0, #255	; 0xff
    8590:	4003      	ands	r3, r0
		}
	}

	return c;
}
    8592:	0018      	movs	r0, r3
    8594:	4770      	bx	lr
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
    8596:	2300      	movs	r3, #0
    8598:	28ff      	cmp	r0, #255	; 0xff
    859a:	d8fa      	bhi.n	8592 <ff_convert+0x2a>
    859c:	3880      	subs	r0, #128	; 0x80
    859e:	0040      	lsls	r0, r0, #1
    85a0:	4b02      	ldr	r3, [pc, #8]	; (85ac <ff_convert+0x44>)
    85a2:	5ac3      	ldrh	r3, [r0, r3]
    85a4:	e7f5      	b.n	8592 <ff_convert+0x2a>
				if (src == Tbl[c]) break;
    85a6:	2300      	movs	r3, #0
    85a8:	e7f0      	b.n	858c <ff_convert+0x24>
    85aa:	46c0      	nop			; (mov r8, r8)
    85ac:	0000df34 	.word	0x0000df34

000085b0 <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
    85b0:	2861      	cmp	r0, #97	; 0x61
    85b2:	d014      	beq.n	85de <ff_wtoupper+0x2e>
    85b4:	4b0b      	ldr	r3, [pc, #44]	; (85e4 <ff_wtoupper+0x34>)
    85b6:	3304      	adds	r3, #4
    85b8:	2101      	movs	r1, #1
    85ba:	2262      	movs	r2, #98	; 0x62
    85bc:	4290      	cmp	r0, r2
    85be:	d007      	beq.n	85d0 <ff_wtoupper+0x20>
    85c0:	3101      	adds	r1, #1
    85c2:	3302      	adds	r3, #2
    85c4:	1e9a      	subs	r2, r3, #2
    85c6:	8812      	ldrh	r2, [r2, #0]
    85c8:	2a00      	cmp	r2, #0
    85ca:	d1f7      	bne.n	85bc <ff_wtoupper+0xc>

	return tbl_lower[i] ? tbl_upper[i] : chr;
    85cc:	0003      	movs	r3, r0
    85ce:	e004      	b.n	85da <ff_wtoupper+0x2a>
    85d0:	1e03      	subs	r3, r0, #0
    85d2:	d002      	beq.n	85da <ff_wtoupper+0x2a>
    85d4:	0049      	lsls	r1, r1, #1
    85d6:	4b04      	ldr	r3, [pc, #16]	; (85e8 <ff_wtoupper+0x38>)
    85d8:	5acb      	ldrh	r3, [r1, r3]
}
    85da:	0018      	movs	r0, r3
    85dc:	4770      	bx	lr
	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
    85de:	2100      	movs	r1, #0
    85e0:	e7f8      	b.n	85d4 <ff_wtoupper+0x24>
    85e2:	46c0      	nop			; (mov r8, r8)
    85e4:	0000e034 	.word	0x0000e034
    85e8:	0000e214 	.word	0x0000e214

000085ec <sendPacket>:
    return c->next_packetid = (c->next_packetid == MAX_PACKET_ID) ? 1 : c->next_packetid + 1;
}


static int sendPacket(MQTTClient* c, int length, Timer* timer)
{
    85ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    85ee:	46de      	mov	lr, fp
    85f0:	4657      	mov	r7, sl
    85f2:	464e      	mov	r6, r9
    85f4:	4645      	mov	r5, r8
    85f6:	b5e0      	push	{r5, r6, r7, lr}
    85f8:	b083      	sub	sp, #12
    85fa:	0007      	movs	r7, r0
    85fc:	4688      	mov	r8, r1
    85fe:	9201      	str	r2, [sp, #4]
    int rc = FAILURE, 
        sent = 0;
    
    while (sent < length && !TimerIsExpired(timer))
    8600:	2400      	movs	r4, #0
    8602:	2900      	cmp	r1, #0
    8604:	dd18      	ble.n	8638 <sendPacket+0x4c>
    8606:	4b15      	ldr	r3, [pc, #84]	; (865c <sendPacket+0x70>)
    8608:	469a      	mov	sl, r3
    {
        rc = c->ipstack->mqttwrite(c->ipstack, &c->buf[sent], length, TimerLeftMS(timer));
    860a:	4b15      	ldr	r3, [pc, #84]	; (8660 <sendPacket+0x74>)
    860c:	469b      	mov	fp, r3
    while (sent < length && !TimerIsExpired(timer))
    860e:	9801      	ldr	r0, [sp, #4]
    8610:	47d0      	blx	sl
    8612:	2800      	cmp	r0, #0
    8614:	d110      	bne.n	8638 <sendPacket+0x4c>
        rc = c->ipstack->mqttwrite(c->ipstack, &c->buf[sent], length, TimerLeftMS(timer));
    8616:	6d3e      	ldr	r6, [r7, #80]	; 0x50
    8618:	68f3      	ldr	r3, [r6, #12]
    861a:	4699      	mov	r9, r3
    861c:	693b      	ldr	r3, [r7, #16]
    861e:	191d      	adds	r5, r3, r4
    8620:	9801      	ldr	r0, [sp, #4]
    8622:	47d8      	blx	fp
    8624:	0003      	movs	r3, r0
    8626:	4642      	mov	r2, r8
    8628:	0029      	movs	r1, r5
    862a:	0030      	movs	r0, r6
    862c:	47c8      	blx	r9
        if (rc < 0)  // there was an error writing the data
    862e:	2800      	cmp	r0, #0
    8630:	db02      	blt.n	8638 <sendPacket+0x4c>
            break;
        sent += rc;
    8632:	1824      	adds	r4, r4, r0
    while (sent < length && !TimerIsExpired(timer))
    8634:	45a0      	cmp	r8, r4
    8636:	dcea      	bgt.n	860e <sendPacket+0x22>
    }
    if (sent == length)
    8638:	45a0      	cmp	r8, r4
    863a:	d10c      	bne.n	8656 <sendPacket+0x6a>
    {
        TimerCountdown(&c->ping_timer, c->keepAliveInterval); // record the fact that we have successfully sent the packet
    863c:	69b9      	ldr	r1, [r7, #24]
    863e:	0038      	movs	r0, r7
    8640:	3054      	adds	r0, #84	; 0x54
    8642:	4b08      	ldr	r3, [pc, #32]	; (8664 <sendPacket+0x78>)
    8644:	4798      	blx	r3
        rc = SUCCESS;
    8646:	2000      	movs	r0, #0
    }
    else
        rc = FAILURE;
    return rc;
}
    8648:	b003      	add	sp, #12
    864a:	bc3c      	pop	{r2, r3, r4, r5}
    864c:	4690      	mov	r8, r2
    864e:	4699      	mov	r9, r3
    8650:	46a2      	mov	sl, r4
    8652:	46ab      	mov	fp, r5
    8654:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rc = FAILURE;
    8656:	2001      	movs	r0, #1
    8658:	4240      	negs	r0, r0
    return rc;
    865a:	e7f5      	b.n	8648 <sendPacket+0x5c>
    865c:	00008d7d 	.word	0x00008d7d
    8660:	00008db1 	.word	0x00008db1
    8664:	00008d9d 	.word	0x00008d9d

00008668 <MQTTClientInit>:


void MQTTClientInit(MQTTClient* c, Network* network, unsigned int command_timeout_ms,
		unsigned char* sendbuf, size_t sendbuf_size, unsigned char* readbuf, size_t readbuf_size)
{
    8668:	b510      	push	{r4, lr}
    int i;
    c->ipstack = network;
    866a:	6501      	str	r1, [r0, #80]	; 0x50
    
    for (i = 0; i < MAX_MESSAGE_HANDLERS; ++i)
        c->messageHandlers[i].topicFilter = 0;
    866c:	2100      	movs	r1, #0
    866e:	6241      	str	r1, [r0, #36]	; 0x24
    8670:	62c1      	str	r1, [r0, #44]	; 0x2c
    8672:	6341      	str	r1, [r0, #52]	; 0x34
    8674:	63c1      	str	r1, [r0, #60]	; 0x3c
    8676:	6441      	str	r1, [r0, #68]	; 0x44
    c->command_timeout_ms = command_timeout_ms;
    8678:	6042      	str	r2, [r0, #4]
    c->buf = sendbuf;
    867a:	6103      	str	r3, [r0, #16]
    c->buf_size = sendbuf_size;
    867c:	9b02      	ldr	r3, [sp, #8]
    867e:	6083      	str	r3, [r0, #8]
    c->readbuf = readbuf;
    8680:	9b03      	ldr	r3, [sp, #12]
    8682:	6143      	str	r3, [r0, #20]
    c->readbuf_size = readbuf_size;
    8684:	9b04      	ldr	r3, [sp, #16]
    8686:	60c3      	str	r3, [r0, #12]
    c->isconnected = 0;
    8688:	6201      	str	r1, [r0, #32]
    c->ping_outstanding = 0;
    868a:	7701      	strb	r1, [r0, #28]
    c->defaultMessageHandler = NULL;
    868c:	64c1      	str	r1, [r0, #76]	; 0x4c
	c->next_packetid = 1;
    868e:	2301      	movs	r3, #1
    8690:	6003      	str	r3, [r0, #0]
    TimerInit(&c->ping_timer);
    8692:	3054      	adds	r0, #84	; 0x54
    8694:	4b01      	ldr	r3, [pc, #4]	; (869c <MQTTClientInit+0x34>)
    8696:	4798      	blx	r3
#if defined(MQTT_TASK)
	MutexInit(&c->mutex);
#endif
}
    8698:	bd10      	pop	{r4, pc}
    869a:	46c0      	nop			; (mov r8, r8)
    869c:	00008dc5 	.word	0x00008dc5

000086a0 <deliverMessage>:
    return (curn == curn_end) && (*curf == '\0');
}


int deliverMessage(MQTTClient* c, MQTTString* topicName, MQTTMessage* message)
{
    86a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    86a2:	46de      	mov	lr, fp
    86a4:	4657      	mov	r7, sl
    86a6:	464e      	mov	r6, r9
    86a8:	4645      	mov	r5, r8
    86aa:	b5e0      	push	{r5, r6, r7, lr}
    86ac:	b085      	sub	sp, #20
    86ae:	4682      	mov	sl, r0
    86b0:	000f      	movs	r7, r1
    86b2:	4691      	mov	r9, r2
    86b4:	0004      	movs	r4, r0
    86b6:	3424      	adds	r4, #36	; 0x24
    86b8:	234c      	movs	r3, #76	; 0x4c
    86ba:	4453      	add	r3, sl
    86bc:	4698      	mov	r8, r3
    int i;
    int rc = FAILURE;
    86be:	2301      	movs	r3, #1
    86c0:	425b      	negs	r3, r3
    86c2:	9301      	str	r3, [sp, #4]
    86c4:	e056      	b.n	8774 <deliverMessage+0xd4>

    // we have to find the right message handler - indexed by topic
    for (i = 0; i < MAX_MESSAGE_HANDLERS; ++i)
    {
        if (c->messageHandlers[i].topicFilter != 0 && (MQTTPacket_equals(topicName, (char*)c->messageHandlers[i].topicFilter) ||
                isTopicMatched((char*)c->messageHandlers[i].topicFilter, topicName)))
    86c6:	6821      	ldr	r1, [r4, #0]
    char* curn = topicName->lenstring.data;
    86c8:	68bb      	ldr	r3, [r7, #8]
    char* curn_end = curn + topicName->lenstring.len;
    86ca:	687a      	ldr	r2, [r7, #4]
    86cc:	189e      	adds	r6, r3, r2
    while (*curf && curn < curn_end)
    86ce:	780a      	ldrb	r2, [r1, #0]
    86d0:	2a00      	cmp	r2, #0
    86d2:	d04a      	beq.n	876a <deliverMessage+0xca>
    86d4:	42b3      	cmp	r3, r6
    86d6:	d24a      	bcs.n	876e <deliverMessage+0xce>
    86d8:	3101      	adds	r1, #1
    86da:	1e70      	subs	r0, r6, #1
    86dc:	e008      	b.n	86f0 <deliverMessage+0x50>
        if (*curn == '/' && *curf != '/')
    86de:	2a2f      	cmp	r2, #47	; 0x2f
    86e0:	d10f      	bne.n	8702 <deliverMessage+0x62>
        curn++;
    86e2:	3301      	adds	r3, #1
    while (*curf && curn < curn_end)
    86e4:	780a      	ldrb	r2, [r1, #0]
    86e6:	2a00      	cmp	r2, #0
    86e8:	d03f      	beq.n	876a <deliverMessage+0xca>
    86ea:	429e      	cmp	r6, r3
    86ec:	d93f      	bls.n	876e <deliverMessage+0xce>
    86ee:	3101      	adds	r1, #1
        if (*curn == '/' && *curf != '/')
    86f0:	781d      	ldrb	r5, [r3, #0]
    86f2:	2d2f      	cmp	r5, #47	; 0x2f
    86f4:	d0f3      	beq.n	86de <deliverMessage+0x3e>
        if (*curf != '+' && *curf != '#' && *curf != *curn)
    86f6:	2a2b      	cmp	r2, #43	; 0x2b
    86f8:	d008      	beq.n	870c <deliverMessage+0x6c>
    86fa:	2a23      	cmp	r2, #35	; 0x23
    86fc:	d013      	beq.n	8726 <deliverMessage+0x86>
    86fe:	4295      	cmp	r5, r2
    8700:	d0ef      	beq.n	86e2 <deliverMessage+0x42>
    return (curn == curn_end) && (*curf == '\0');
    8702:	429e      	cmp	r6, r3
    8704:	d133      	bne.n	876e <deliverMessage+0xce>
    8706:	2a00      	cmp	r2, #0
    8708:	d03d      	beq.n	8786 <deliverMessage+0xe6>
    870a:	e030      	b.n	876e <deliverMessage+0xce>
            char* nextpos = curn + 1;
    870c:	1c5d      	adds	r5, r3, #1
            while (nextpos < curn_end && *nextpos != '/')
    870e:	42ae      	cmp	r6, r5
    8710:	d927      	bls.n	8762 <deliverMessage+0xc2>
    8712:	785a      	ldrb	r2, [r3, #1]
    8714:	2a2f      	cmp	r2, #47	; 0x2f
    8716:	d01f      	beq.n	8758 <deliverMessage+0xb8>
                nextpos = ++curn + 1;
    8718:	3301      	adds	r3, #1
            while (nextpos < curn_end && *nextpos != '/')
    871a:	4283      	cmp	r3, r0
    871c:	d0e1      	beq.n	86e2 <deliverMessage+0x42>
    871e:	785a      	ldrb	r2, [r3, #1]
    8720:	2a2f      	cmp	r2, #47	; 0x2f
    8722:	d1f9      	bne.n	8718 <deliverMessage+0x78>
    8724:	e7dd      	b.n	86e2 <deliverMessage+0x42>
            curn = curn_end - 1;    // skip until end of string
    8726:	1e73      	subs	r3, r6, #1
    8728:	e7db      	b.n	86e2 <deliverMessage+0x42>
                rc = SUCCESS;
            }
        }
    }
    
    if (rc == FAILURE && c->defaultMessageHandler != NULL) 
    872a:	9b01      	ldr	r3, [sp, #4]
    872c:	3301      	adds	r3, #1
    872e:	d007      	beq.n	8740 <deliverMessage+0xa0>
        c->defaultMessageHandler(&md);
        rc = SUCCESS;
    }   
    
    return rc;
}
    8730:	9801      	ldr	r0, [sp, #4]
    8732:	b005      	add	sp, #20
    8734:	bc3c      	pop	{r2, r3, r4, r5}
    8736:	4690      	mov	r8, r2
    8738:	4699      	mov	r9, r3
    873a:	46a2      	mov	sl, r4
    873c:	46ab      	mov	fp, r5
    873e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (rc == FAILURE && c->defaultMessageHandler != NULL) 
    8740:	4653      	mov	r3, sl
    8742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    8744:	2b00      	cmp	r3, #0
    8746:	d0f3      	beq.n	8730 <deliverMessage+0x90>
    md->topicName = aTopicName;
    8748:	9703      	str	r7, [sp, #12]
    md->message = aMessage;
    874a:	464a      	mov	r2, r9
    874c:	9202      	str	r2, [sp, #8]
        c->defaultMessageHandler(&md);
    874e:	a802      	add	r0, sp, #8
    8750:	4798      	blx	r3
        rc = SUCCESS;
    8752:	2300      	movs	r3, #0
    8754:	9301      	str	r3, [sp, #4]
    return rc;
    8756:	e7eb      	b.n	8730 <deliverMessage+0x90>
    while (*curf && curn < curn_end)
    8758:	780a      	ldrb	r2, [r1, #0]
    875a:	2a00      	cmp	r2, #0
    875c:	d007      	beq.n	876e <deliverMessage+0xce>
        curn++;
    875e:	002b      	movs	r3, r5
    8760:	e7c5      	b.n	86ee <deliverMessage+0x4e>
    8762:	3301      	adds	r3, #1
    while (*curf && curn < curn_end)
    8764:	780a      	ldrb	r2, [r1, #0]
    8766:	2a00      	cmp	r2, #0
    8768:	d101      	bne.n	876e <deliverMessage+0xce>
    return (curn == curn_end) && (*curf == '\0');
    876a:	429e      	cmp	r6, r3
    876c:	d00b      	beq.n	8786 <deliverMessage+0xe6>
    876e:	3408      	adds	r4, #8
    for (i = 0; i < MAX_MESSAGE_HANDLERS; ++i)
    8770:	4544      	cmp	r4, r8
    8772:	d0da      	beq.n	872a <deliverMessage+0x8a>
    8774:	46a3      	mov	fp, r4
        if (c->messageHandlers[i].topicFilter != 0 && (MQTTPacket_equals(topicName, (char*)c->messageHandlers[i].topicFilter) ||
    8776:	6821      	ldr	r1, [r4, #0]
    8778:	2900      	cmp	r1, #0
    877a:	d0f8      	beq.n	876e <deliverMessage+0xce>
    877c:	0038      	movs	r0, r7
    877e:	4b08      	ldr	r3, [pc, #32]	; (87a0 <deliverMessage+0x100>)
    8780:	4798      	blx	r3
    8782:	2800      	cmp	r0, #0
    8784:	d09f      	beq.n	86c6 <deliverMessage+0x26>
            if (c->messageHandlers[i].fp != NULL)
    8786:	465b      	mov	r3, fp
    8788:	685b      	ldr	r3, [r3, #4]
    878a:	2b00      	cmp	r3, #0
    878c:	d0ef      	beq.n	876e <deliverMessage+0xce>
    md->topicName = aTopicName;
    878e:	9703      	str	r7, [sp, #12]
    md->message = aMessage;
    8790:	464a      	mov	r2, r9
    8792:	9202      	str	r2, [sp, #8]
                c->messageHandlers[i].fp(&md);
    8794:	a802      	add	r0, sp, #8
    8796:	4798      	blx	r3
                rc = SUCCESS;
    8798:	2300      	movs	r3, #0
    879a:	9301      	str	r3, [sp, #4]
    879c:	e7e7      	b.n	876e <deliverMessage+0xce>
    879e:	46c0      	nop			; (mov r8, r8)
    87a0:	00009635 	.word	0x00009635

000087a4 <keepalive>:


int keepalive(MQTTClient* c)
{
    87a4:	b510      	push	{r4, lr}
    87a6:	b082      	sub	sp, #8
    87a8:	0004      	movs	r4, r0
    int rc = FAILURE;

    if (c->keepAliveInterval == 0)
    {
        rc = SUCCESS;
    87aa:	2000      	movs	r0, #0
    if (c->keepAliveInterval == 0)
    87ac:	69a3      	ldr	r3, [r4, #24]
    87ae:	2b00      	cmp	r3, #0
    87b0:	d101      	bne.n	87b6 <keepalive+0x12>
        }
    }

exit:
    return rc;
}
    87b2:	b002      	add	sp, #8
    87b4:	bd10      	pop	{r4, pc}
    if (TimerIsExpired(&c->ping_timer))
    87b6:	0020      	movs	r0, r4
    87b8:	3054      	adds	r0, #84	; 0x54
    87ba:	4b14      	ldr	r3, [pc, #80]	; (880c <keepalive+0x68>)
    87bc:	4798      	blx	r3
    87be:	2800      	cmp	r0, #0
    87c0:	d01d      	beq.n	87fe <keepalive+0x5a>
        if (!c->ping_outstanding)
    87c2:	7f23      	ldrb	r3, [r4, #28]
    87c4:	2b00      	cmp	r3, #0
    87c6:	d11d      	bne.n	8804 <keepalive+0x60>
            TimerInit(&timer);
    87c8:	4668      	mov	r0, sp
    87ca:	4b11      	ldr	r3, [pc, #68]	; (8810 <keepalive+0x6c>)
    87cc:	4798      	blx	r3
            TimerCountdownMS(&timer, 1000);
    87ce:	21fa      	movs	r1, #250	; 0xfa
    87d0:	0089      	lsls	r1, r1, #2
    87d2:	4668      	mov	r0, sp
    87d4:	4b0f      	ldr	r3, [pc, #60]	; (8814 <keepalive+0x70>)
    87d6:	4798      	blx	r3
            int len = MQTTSerialize_pingreq(c->buf, c->buf_size);
    87d8:	68a1      	ldr	r1, [r4, #8]
    87da:	6920      	ldr	r0, [r4, #16]
    87dc:	4b0e      	ldr	r3, [pc, #56]	; (8818 <keepalive+0x74>)
    87de:	4798      	blx	r3
            if (len > 0 && (rc = sendPacket(c, len, &timer)) == SUCCESS) // send the ping packet
    87e0:	2800      	cmp	r0, #0
    87e2:	dd09      	ble.n	87f8 <keepalive+0x54>
    87e4:	466a      	mov	r2, sp
    87e6:	0001      	movs	r1, r0
    87e8:	0020      	movs	r0, r4
    87ea:	4b0c      	ldr	r3, [pc, #48]	; (881c <keepalive+0x78>)
    87ec:	4798      	blx	r3
    87ee:	2800      	cmp	r0, #0
    87f0:	d1df      	bne.n	87b2 <keepalive+0xe>
                c->ping_outstanding = 1;
    87f2:	2301      	movs	r3, #1
    87f4:	7723      	strb	r3, [r4, #28]
    87f6:	e7dc      	b.n	87b2 <keepalive+0xe>
    int rc = FAILURE;
    87f8:	2001      	movs	r0, #1
    87fa:	4240      	negs	r0, r0
    87fc:	e7d9      	b.n	87b2 <keepalive+0xe>
    87fe:	2001      	movs	r0, #1
    8800:	4240      	negs	r0, r0
    8802:	e7d6      	b.n	87b2 <keepalive+0xe>
    8804:	2001      	movs	r0, #1
    8806:	4240      	negs	r0, r0
    return rc;
    8808:	e7d3      	b.n	87b2 <keepalive+0xe>
    880a:	46c0      	nop			; (mov r8, r8)
    880c:	00008d7d 	.word	0x00008d7d
    8810:	00008dc5 	.word	0x00008dc5
    8814:	00008d8d 	.word	0x00008d8d
    8818:	0000931d 	.word	0x0000931d
    881c:	000085ed 	.word	0x000085ed

00008820 <cycle>:


int cycle(MQTTClient* c, Timer* timer)
{
    8820:	b5f0      	push	{r4, r5, r6, r7, lr}
    8822:	46de      	mov	lr, fp
    8824:	464f      	mov	r7, r9
    8826:	4646      	mov	r6, r8
    8828:	b5c0      	push	{r6, r7, lr}
    882a:	b090      	sub	sp, #64	; 0x40
    882c:	0004      	movs	r4, r0
    if (c->ipstack->mqttread(c->ipstack, c->readbuf, 1, TimerLeftMS(timer)) != 1)
    882e:	6d05      	ldr	r5, [r0, #80]	; 0x50
    8830:	68ae      	ldr	r6, [r5, #8]
    8832:	6947      	ldr	r7, [r0, #20]
    8834:	9107      	str	r1, [sp, #28]
    8836:	0008      	movs	r0, r1
    8838:	4b65      	ldr	r3, [pc, #404]	; (89d0 <cycle+0x1b0>)
    883a:	4798      	blx	r3
    883c:	0003      	movs	r3, r0
    883e:	2201      	movs	r2, #1
    8840:	0039      	movs	r1, r7
    8842:	0028      	movs	r0, r5
    8844:	47b0      	blx	r6
    8846:	0005      	movs	r5, r0
    8848:	2801      	cmp	r0, #1
    884a:	d000      	beq.n	884e <cycle+0x2e>
    884c:	e0bd      	b.n	89ca <cycle+0x1aa>
    decodePacket(c, &rem_len, TimerLeftMS(timer));
    884e:	9807      	ldr	r0, [sp, #28]
    8850:	4b5f      	ldr	r3, [pc, #380]	; (89d0 <cycle+0x1b0>)
    8852:	4798      	blx	r3
    8854:	9006      	str	r0, [sp, #24]
    8856:	2604      	movs	r6, #4
    *value = 0;
    8858:	2700      	movs	r7, #0
        *value += (i & 127) * multiplier;
    885a:	237f      	movs	r3, #127	; 0x7f
    885c:	469b      	mov	fp, r3
        rc = c->ipstack->mqttread(c->ipstack, &i, 1, timeout);
    885e:	6d20      	ldr	r0, [r4, #80]	; 0x50
    8860:	6883      	ldr	r3, [r0, #8]
    8862:	4698      	mov	r8, r3
    8864:	9b06      	ldr	r3, [sp, #24]
    8866:	2201      	movs	r2, #1
    8868:	a90c      	add	r1, sp, #48	; 0x30
    886a:	47c0      	blx	r8
        if (rc != 1)
    886c:	2801      	cmp	r0, #1
    886e:	d10e      	bne.n	888e <cycle+0x6e>
        *value += (i & 127) * multiplier;
    8870:	ab02      	add	r3, sp, #8
    8872:	2228      	movs	r2, #40	; 0x28
    8874:	189b      	adds	r3, r3, r2
    8876:	781b      	ldrb	r3, [r3, #0]
    8878:	465a      	mov	r2, fp
    887a:	401a      	ands	r2, r3
    887c:	436a      	muls	r2, r5
    887e:	18bf      	adds	r7, r7, r2
        multiplier *= 128;
    8880:	01ed      	lsls	r5, r5, #7
    } while ((i & 128) != 0);
    8882:	b25b      	sxtb	r3, r3
    8884:	2b00      	cmp	r3, #0
    8886:	da02      	bge.n	888e <cycle+0x6e>
    8888:	3e01      	subs	r6, #1
        if (++len > MAX_NO_OF_REMAINING_LENGTH_BYTES)
    888a:	2e00      	cmp	r6, #0
    888c:	d1e7      	bne.n	885e <cycle+0x3e>
    len += MQTTPacket_encode(c->readbuf + 1, rem_len); /* put the original remaining length back into the buffer */
    888e:	6963      	ldr	r3, [r4, #20]
    8890:	1c58      	adds	r0, r3, #1
    8892:	0039      	movs	r1, r7
    8894:	4b4f      	ldr	r3, [pc, #316]	; (89d4 <cycle+0x1b4>)
    8896:	4798      	blx	r3
    if (rem_len > 0 && (c->ipstack->mqttread(c->ipstack, c->readbuf + len, rem_len, TimerLeftMS(timer)) != rem_len))
    8898:	2f00      	cmp	r7, #0
    889a:	dd10      	ble.n	88be <cycle+0x9e>
    889c:	6d26      	ldr	r6, [r4, #80]	; 0x50
    889e:	68b3      	ldr	r3, [r6, #8]
    88a0:	4699      	mov	r9, r3
    len += MQTTPacket_encode(c->readbuf + 1, rem_len); /* put the original remaining length back into the buffer */
    88a2:	3001      	adds	r0, #1
    if (rem_len > 0 && (c->ipstack->mqttread(c->ipstack, c->readbuf + len, rem_len, TimerLeftMS(timer)) != rem_len))
    88a4:	6963      	ldr	r3, [r4, #20]
    88a6:	181d      	adds	r5, r3, r0
    88a8:	9807      	ldr	r0, [sp, #28]
    88aa:	4b49      	ldr	r3, [pc, #292]	; (89d0 <cycle+0x1b0>)
    88ac:	4798      	blx	r3
    88ae:	0003      	movs	r3, r0
    88b0:	003a      	movs	r2, r7
    88b2:	0029      	movs	r1, r5
    88b4:	0030      	movs	r0, r6
    88b6:	47c8      	blx	r9
    88b8:	42b8      	cmp	r0, r7
    88ba:	d000      	beq.n	88be <cycle+0x9e>
    88bc:	e085      	b.n	89ca <cycle+0x1aa>
    header.byte = c->readbuf[0];
    88be:	6963      	ldr	r3, [r4, #20]
    88c0:	781d      	ldrb	r5, [r3, #0]
    88c2:	092d      	lsrs	r5, r5, #4
    unsigned short packet_type = readPacket(c, timer);
    
    int len = 0,
        rc = SUCCESS;

    switch (packet_type)
    88c4:	2d05      	cmp	r5, #5
    88c6:	d051      	beq.n	896c <cycle+0x14c>
    88c8:	2d0d      	cmp	r5, #13
    88ca:	d06e      	beq.n	89aa <cycle+0x18a>
        rc = SUCCESS;
    88cc:	2600      	movs	r6, #0
    switch (packet_type)
    88ce:	2d03      	cmp	r5, #3
    88d0:	d16e      	bne.n	89b0 <cycle+0x190>
        case PUBLISH:
        {
            MQTTString topicName;
            MQTTMessage msg;
            int intQoS;
            if (MQTTDeserialize_publish(&msg.dup, &intQoS, &msg.retained, &msg.id, &topicName,
    88d2:	68e2      	ldr	r2, [r4, #12]
    88d4:	9204      	str	r2, [sp, #16]
    88d6:	9303      	str	r3, [sp, #12]
    88d8:	ab0f      	add	r3, sp, #60	; 0x3c
    88da:	9302      	str	r3, [sp, #8]
    88dc:	ab0e      	add	r3, sp, #56	; 0x38
    88de:	9301      	str	r3, [sp, #4]
    88e0:	ab09      	add	r3, sp, #36	; 0x24
    88e2:	9300      	str	r3, [sp, #0]
    88e4:	ab0d      	add	r3, sp, #52	; 0x34
    88e6:	2229      	movs	r2, #41	; 0x29
    88e8:	a902      	add	r1, sp, #8
    88ea:	468c      	mov	ip, r1
    88ec:	4462      	add	r2, ip
    88ee:	a908      	add	r1, sp, #32
    88f0:	202a      	movs	r0, #42	; 0x2a
    88f2:	4460      	add	r0, ip
    88f4:	4e38      	ldr	r6, [pc, #224]	; (89d8 <cycle+0x1b8>)
    88f6:	47b0      	blx	r6
        rc = SUCCESS;
    88f8:	2600      	movs	r6, #0
            if (MQTTDeserialize_publish(&msg.dup, &intQoS, &msg.retained, &msg.id, &topicName,
    88fa:	2801      	cmp	r0, #1
    88fc:	d15b      	bne.n	89b6 <cycle+0x196>
               (unsigned char**)&msg.payload, (int*)&msg.payloadlen, c->readbuf, c->readbuf_size) != 1)
                goto exit;
            msg.qos = (enum QoS)intQoS;
    88fe:	ae0c      	add	r6, sp, #48	; 0x30
    8900:	ab02      	add	r3, sp, #8
    8902:	7e1b      	ldrb	r3, [r3, #24]
    8904:	7033      	strb	r3, [r6, #0]
            deliverMessage(c, &topicName, &msg);
    8906:	0032      	movs	r2, r6
    8908:	a909      	add	r1, sp, #36	; 0x24
    890a:	0020      	movs	r0, r4
    890c:	4b33      	ldr	r3, [pc, #204]	; (89dc <cycle+0x1bc>)
    890e:	4798      	blx	r3
            if (msg.qos != QOS0)
    8910:	7833      	ldrb	r3, [r6, #0]
    8912:	2b00      	cmp	r3, #0
    8914:	d028      	beq.n	8968 <cycle+0x148>
            {
                if (msg.qos == QOS1)
    8916:	2b01      	cmp	r3, #1
    8918:	d004      	beq.n	8924 <cycle+0x104>
                    len = MQTTSerialize_ack(c->buf, c->buf_size, PUBACK, 0, msg.id);
                else if (msg.qos == QOS2)
    891a:	2b02      	cmp	r3, #2
    891c:	d016      	beq.n	894c <cycle+0x12c>
    891e:	2601      	movs	r6, #1
    8920:	4276      	negs	r6, r6
    8922:	e048      	b.n	89b6 <cycle+0x196>
                    len = MQTTSerialize_ack(c->buf, c->buf_size, PUBACK, 0, msg.id);
    8924:	ab0c      	add	r3, sp, #48	; 0x30
    8926:	889b      	ldrh	r3, [r3, #4]
    8928:	9300      	str	r3, [sp, #0]
    892a:	2300      	movs	r3, #0
    892c:	2204      	movs	r2, #4
    892e:	68a1      	ldr	r1, [r4, #8]
    8930:	6920      	ldr	r0, [r4, #16]
    8932:	4e2b      	ldr	r6, [pc, #172]	; (89e0 <cycle+0x1c0>)
    8934:	47b0      	blx	r6
    8936:	0001      	movs	r1, r0
                    len = MQTTSerialize_ack(c->buf, c->buf_size, PUBREC, 0, msg.id);
                if (len <= 0)
    8938:	2900      	cmp	r1, #0
    893a:	dd12      	ble.n	8962 <cycle+0x142>
                    rc = FAILURE;
                else
                    rc = sendPacket(c, len, timer);
    893c:	9a07      	ldr	r2, [sp, #28]
    893e:	0020      	movs	r0, r4
    8940:	4b28      	ldr	r3, [pc, #160]	; (89e4 <cycle+0x1c4>)
    8942:	4798      	blx	r3
    8944:	0006      	movs	r6, r0
                if (rc == FAILURE)
    8946:	1c43      	adds	r3, r0, #1
    8948:	d132      	bne.n	89b0 <cycle+0x190>
    894a:	e034      	b.n	89b6 <cycle+0x196>
                    len = MQTTSerialize_ack(c->buf, c->buf_size, PUBREC, 0, msg.id);
    894c:	ab0c      	add	r3, sp, #48	; 0x30
    894e:	889b      	ldrh	r3, [r3, #4]
    8950:	9300      	str	r3, [sp, #0]
    8952:	2300      	movs	r3, #0
    8954:	2205      	movs	r2, #5
    8956:	68a1      	ldr	r1, [r4, #8]
    8958:	6920      	ldr	r0, [r4, #16]
    895a:	4e21      	ldr	r6, [pc, #132]	; (89e0 <cycle+0x1c0>)
    895c:	47b0      	blx	r6
    895e:	0001      	movs	r1, r0
    8960:	e7ea      	b.n	8938 <cycle+0x118>
    8962:	2601      	movs	r6, #1
    8964:	4276      	negs	r6, r6
    8966:	e026      	b.n	89b6 <cycle+0x196>
        rc = SUCCESS;
    8968:	2600      	movs	r6, #0
    896a:	e021      	b.n	89b0 <cycle+0x190>
        }
        case PUBREC:
        {
            unsigned short mypacketid;
            unsigned char dup, type;
            if (MQTTDeserialize_ack(&type, &dup, &mypacketid, c->readbuf, c->readbuf_size) != 1)
    896c:	68e2      	ldr	r2, [r4, #12]
    896e:	9200      	str	r2, [sp, #0]
    8970:	aa0c      	add	r2, sp, #48	; 0x30
    8972:	a908      	add	r1, sp, #32
    8974:	a809      	add	r0, sp, #36	; 0x24
    8976:	4e1c      	ldr	r6, [pc, #112]	; (89e8 <cycle+0x1c8>)
    8978:	47b0      	blx	r6
    897a:	2801      	cmp	r0, #1
    897c:	d002      	beq.n	8984 <cycle+0x164>
    897e:	2601      	movs	r6, #1
    8980:	4276      	negs	r6, r6
    8982:	e01b      	b.n	89bc <cycle+0x19c>
                rc = FAILURE;
            else if ((len = MQTTSerialize_ack(c->buf, c->buf_size, PUBREL, 0, mypacketid)) <= 0)
    8984:	ab0c      	add	r3, sp, #48	; 0x30
    8986:	881b      	ldrh	r3, [r3, #0]
    8988:	9300      	str	r3, [sp, #0]
    898a:	2300      	movs	r3, #0
    898c:	2206      	movs	r2, #6
    898e:	68a1      	ldr	r1, [r4, #8]
    8990:	6920      	ldr	r0, [r4, #16]
    8992:	4e13      	ldr	r6, [pc, #76]	; (89e0 <cycle+0x1c0>)
    8994:	47b0      	blx	r6
    8996:	2800      	cmp	r0, #0
    8998:	ddf1      	ble.n	897e <cycle+0x15e>
                rc = FAILURE;
            else if ((rc = sendPacket(c, len, timer)) != SUCCESS) // send the PUBREL packet
    899a:	9a07      	ldr	r2, [sp, #28]
    899c:	0001      	movs	r1, r0
    899e:	0020      	movs	r0, r4
    89a0:	4b10      	ldr	r3, [pc, #64]	; (89e4 <cycle+0x1c4>)
    89a2:	4798      	blx	r3
    89a4:	1e06      	subs	r6, r0, #0
    89a6:	d1ea      	bne.n	897e <cycle+0x15e>
    89a8:	e002      	b.n	89b0 <cycle+0x190>
            break;
        }
        case PUBCOMP:
            break;
        case PINGRESP:
            c->ping_outstanding = 0;
    89aa:	2300      	movs	r3, #0
    89ac:	7723      	strb	r3, [r4, #28]
        rc = SUCCESS;
    89ae:	2600      	movs	r6, #0
            break;
    }
    keepalive(c);
    89b0:	0020      	movs	r0, r4
    89b2:	4b0e      	ldr	r3, [pc, #56]	; (89ec <cycle+0x1cc>)
    89b4:	4798      	blx	r3
exit:
    if (rc == SUCCESS)
    89b6:	2e00      	cmp	r6, #0
    89b8:	d100      	bne.n	89bc <cycle+0x19c>
    89ba:	002e      	movs	r6, r5
        rc = packet_type;
    return rc;
}
    89bc:	0030      	movs	r0, r6
    89be:	b010      	add	sp, #64	; 0x40
    89c0:	bc1c      	pop	{r2, r3, r4}
    89c2:	4690      	mov	r8, r2
    89c4:	4699      	mov	r9, r3
    89c6:	46a3      	mov	fp, r4
    89c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89ca:	4d09      	ldr	r5, [pc, #36]	; (89f0 <cycle+0x1d0>)
        rc = SUCCESS;
    89cc:	2600      	movs	r6, #0
    89ce:	e7ef      	b.n	89b0 <cycle+0x190>
    89d0:	00008db1 	.word	0x00008db1
    89d4:	00009435 	.word	0x00009435
    89d8:	0000932d 	.word	0x0000932d
    89dc:	000086a1 	.word	0x000086a1
    89e0:	00009679 	.word	0x00009679
    89e4:	000085ed 	.word	0x000085ed
    89e8:	000093c5 	.word	0x000093c5
    89ec:	000087a5 	.word	0x000087a5
    89f0:	0000ffff 	.word	0x0000ffff

000089f4 <waitfor>:
}
#endif


int waitfor(MQTTClient* c, int packet_type, Timer* timer)
{
    89f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    89f6:	b083      	sub	sp, #12
    89f8:	9001      	str	r0, [sp, #4]
    89fa:	000e      	movs	r6, r1
    89fc:	9200      	str	r2, [sp, #0]
    int rc = FAILURE;
    89fe:	2401      	movs	r4, #1
    8a00:	4264      	negs	r4, r4
    
    do
    {
        if (TimerIsExpired(timer))
    8a02:	4f08      	ldr	r7, [pc, #32]	; (8a24 <waitfor+0x30>)
            break; // we timed out
    }
    while ((rc = cycle(c, timer)) != packet_type);  
    8a04:	4d08      	ldr	r5, [pc, #32]	; (8a28 <waitfor+0x34>)
        if (TimerIsExpired(timer))
    8a06:	9800      	ldr	r0, [sp, #0]
    8a08:	47b8      	blx	r7
    8a0a:	2800      	cmp	r0, #0
    8a0c:	d106      	bne.n	8a1c <waitfor+0x28>
    while ((rc = cycle(c, timer)) != packet_type);  
    8a0e:	9900      	ldr	r1, [sp, #0]
    8a10:	9801      	ldr	r0, [sp, #4]
    8a12:	47a8      	blx	r5
    8a14:	0004      	movs	r4, r0
    8a16:	42b0      	cmp	r0, r6
    8a18:	d1f5      	bne.n	8a06 <waitfor+0x12>
    8a1a:	0034      	movs	r4, r6
    
    return rc;
}
    8a1c:	0020      	movs	r0, r4
    8a1e:	b003      	add	sp, #12
    8a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8a22:	46c0      	nop			; (mov r8, r8)
    8a24:	00008d7d 	.word	0x00008d7d
    8a28:	00008821 	.word	0x00008821

00008a2c <MQTTConnect>:


int MQTTConnect(MQTTClient* c, MQTTPacket_connectData* options)
{
    8a2c:	b530      	push	{r4, r5, lr}
    8a2e:	b09b      	sub	sp, #108	; 0x6c
    8a30:	0004      	movs	r4, r0
    8a32:	000d      	movs	r5, r1
    Timer connect_timer;
    int rc = FAILURE;
    MQTTPacket_connectData default_options = MQTTPacket_connectData_initializer;
    8a34:	2258      	movs	r2, #88	; 0x58
    8a36:	4928      	ldr	r1, [pc, #160]	; (8ad8 <MQTTConnect+0xac>)
    8a38:	a802      	add	r0, sp, #8
    8a3a:	4b28      	ldr	r3, [pc, #160]	; (8adc <MQTTConnect+0xb0>)
    8a3c:	4798      	blx	r3
    int len = 0;

#if defined(MQTT_TASK)
	MutexLock(&c->mutex);
#endif
	if (c->isconnected) /* don't send connect packet again if we are already connected */
    8a3e:	6a23      	ldr	r3, [r4, #32]
    8a40:	2b00      	cmp	r3, #0
    8a42:	d13f      	bne.n	8ac4 <MQTTConnect+0x98>
		goto exit;
    
    TimerInit(&connect_timer);
    8a44:	a818      	add	r0, sp, #96	; 0x60
    8a46:	4b26      	ldr	r3, [pc, #152]	; (8ae0 <MQTTConnect+0xb4>)
    8a48:	4798      	blx	r3
    TimerCountdownMS(&connect_timer, c->command_timeout_ms);
    8a4a:	6861      	ldr	r1, [r4, #4]
    8a4c:	a818      	add	r0, sp, #96	; 0x60
    8a4e:	4b25      	ldr	r3, [pc, #148]	; (8ae4 <MQTTConnect+0xb8>)
    8a50:	4798      	blx	r3

    if (options == 0)
    8a52:	2d00      	cmp	r5, #0
    8a54:	d015      	beq.n	8a82 <MQTTConnect+0x56>
        options = &default_options; /* set default options if none were supplied */
    
    c->keepAliveInterval = options->keepAliveInterval;
    8a56:	8b29      	ldrh	r1, [r5, #24]
    8a58:	61a1      	str	r1, [r4, #24]
    TimerCountdown(&c->ping_timer, c->keepAliveInterval);
    8a5a:	0020      	movs	r0, r4
    8a5c:	3054      	adds	r0, #84	; 0x54
    8a5e:	4b22      	ldr	r3, [pc, #136]	; (8ae8 <MQTTConnect+0xbc>)
    8a60:	4798      	blx	r3
    if ((len = MQTTSerialize_connect(c->buf, c->buf_size, options)) <= 0)
    8a62:	002a      	movs	r2, r5
    8a64:	68a1      	ldr	r1, [r4, #8]
    8a66:	6920      	ldr	r0, [r4, #16]
    8a68:	4b20      	ldr	r3, [pc, #128]	; (8aec <MQTTConnect+0xc0>)
    8a6a:	4798      	blx	r3
    8a6c:	2800      	cmp	r0, #0
    8a6e:	dd2c      	ble.n	8aca <MQTTConnect+0x9e>
        goto exit;
    if ((rc = sendPacket(c, len, &connect_timer)) != SUCCESS)  // send the connect packet
    8a70:	aa18      	add	r2, sp, #96	; 0x60
    8a72:	0001      	movs	r1, r0
    8a74:	0020      	movs	r0, r4
    8a76:	4b1e      	ldr	r3, [pc, #120]	; (8af0 <MQTTConnect+0xc4>)
    8a78:	4798      	blx	r3
    8a7a:	2800      	cmp	r0, #0
    8a7c:	d003      	beq.n	8a86 <MQTTConnect+0x5a>
#if defined(MQTT_TASK)
	MutexUnlock(&c->mutex);
#endif

    return rc;
}
    8a7e:	b01b      	add	sp, #108	; 0x6c
    8a80:	bd30      	pop	{r4, r5, pc}
        options = &default_options; /* set default options if none were supplied */
    8a82:	ad02      	add	r5, sp, #8
    8a84:	e7e7      	b.n	8a56 <MQTTConnect+0x2a>
    if (waitfor(c, CONNACK, &connect_timer) == CONNACK)
    8a86:	aa18      	add	r2, sp, #96	; 0x60
    8a88:	2102      	movs	r1, #2
    8a8a:	0020      	movs	r0, r4
    8a8c:	4b19      	ldr	r3, [pc, #100]	; (8af4 <MQTTConnect+0xc8>)
    8a8e:	4798      	blx	r3
    8a90:	2802      	cmp	r0, #2
    8a92:	d11d      	bne.n	8ad0 <MQTTConnect+0xa4>
        unsigned char connack_rc = 255;
    8a94:	466b      	mov	r3, sp
    8a96:	1d99      	adds	r1, r3, #6
    8a98:	23ff      	movs	r3, #255	; 0xff
    8a9a:	700b      	strb	r3, [r1, #0]
        unsigned char sessionPresent = 0;
    8a9c:	466b      	mov	r3, sp
    8a9e:	1dd8      	adds	r0, r3, #7
    8aa0:	2300      	movs	r3, #0
    8aa2:	7003      	strb	r3, [r0, #0]
        if (MQTTDeserialize_connack(&sessionPresent, &connack_rc, c->readbuf, c->readbuf_size) == 1)
    8aa4:	68e3      	ldr	r3, [r4, #12]
    8aa6:	6962      	ldr	r2, [r4, #20]
    8aa8:	4d13      	ldr	r5, [pc, #76]	; (8af8 <MQTTConnect+0xcc>)
    8aaa:	47a8      	blx	r5
    8aac:	2801      	cmp	r0, #1
    8aae:	d002      	beq.n	8ab6 <MQTTConnect+0x8a>
            rc = FAILURE;
    8ab0:	2001      	movs	r0, #1
    8ab2:	4240      	negs	r0, r0
    8ab4:	e7e3      	b.n	8a7e <MQTTConnect+0x52>
            rc = connack_rc;
    8ab6:	466b      	mov	r3, sp
    8ab8:	7998      	ldrb	r0, [r3, #6]
    if (rc == SUCCESS)
    8aba:	2800      	cmp	r0, #0
    8abc:	d1df      	bne.n	8a7e <MQTTConnect+0x52>
        c->isconnected = 1;
    8abe:	2301      	movs	r3, #1
    8ac0:	6223      	str	r3, [r4, #32]
    return rc;
    8ac2:	e7dc      	b.n	8a7e <MQTTConnect+0x52>
    int rc = FAILURE;
    8ac4:	2001      	movs	r0, #1
    8ac6:	4240      	negs	r0, r0
    8ac8:	e7d9      	b.n	8a7e <MQTTConnect+0x52>
    8aca:	2001      	movs	r0, #1
    8acc:	4240      	negs	r0, r0
    8ace:	e7d6      	b.n	8a7e <MQTTConnect+0x52>
        rc = FAILURE;
    8ad0:	2001      	movs	r0, #1
    8ad2:	4240      	negs	r0, r0
    8ad4:	e7d3      	b.n	8a7e <MQTTConnect+0x52>
    8ad6:	46c0      	nop			; (mov r8, r8)
    8ad8:	0000e3f4 	.word	0x0000e3f4
    8adc:	0000b6f5 	.word	0x0000b6f5
    8ae0:	00008dc5 	.word	0x00008dc5
    8ae4:	00008d8d 	.word	0x00008d8d
    8ae8:	00008d9d 	.word	0x00008d9d
    8aec:	00009139 	.word	0x00009139
    8af0:	000085ed 	.word	0x000085ed
    8af4:	000089f5 	.word	0x000089f5
    8af8:	00009281 	.word	0x00009281

00008afc <MQTTSubscribe>:


int MQTTSubscribe(MQTTClient* c, const char* topicFilter, enum QoS qos, messageHandler msgHandler)
{ 
    8afc:	b5f0      	push	{r4, r5, r6, r7, lr}
    8afe:	b091      	sub	sp, #68	; 0x44
    8b00:	0004      	movs	r4, r0
    8b02:	000f      	movs	r7, r1
    8b04:	9305      	str	r3, [sp, #20]
    int rc = FAILURE;  
    Timer timer;
    int len = 0;
    MQTTString topic = MQTTString_initializer;
    8b06:	2300      	movs	r3, #0
    8b08:	930c      	str	r3, [sp, #48]	; 0x30
    8b0a:	930d      	str	r3, [sp, #52]	; 0x34
	int Qoss = (int) qos;
    8b0c:	920a      	str	r2, [sp, #40]	; 0x28
    topic.cstring = (char *)topicFilter;
    8b0e:	910b      	str	r1, [sp, #44]	; 0x2c
    
#if defined(MQTT_TASK)
	MutexLock(&c->mutex);
#endif
	if (!c->isconnected)
    8b10:	6a03      	ldr	r3, [r0, #32]
    8b12:	2b00      	cmp	r3, #0
    8b14:	d05c      	beq.n	8bd0 <MQTTSubscribe+0xd4>
		goto exit;

    TimerInit(&timer);
    8b16:	a80e      	add	r0, sp, #56	; 0x38
    8b18:	4b32      	ldr	r3, [pc, #200]	; (8be4 <MQTTSubscribe+0xe8>)
    8b1a:	4798      	blx	r3
    TimerCountdownMS(&timer, c->command_timeout_ms);
    8b1c:	6861      	ldr	r1, [r4, #4]
    8b1e:	a80e      	add	r0, sp, #56	; 0x38
    8b20:	4b31      	ldr	r3, [pc, #196]	; (8be8 <MQTTSubscribe+0xec>)
    8b22:	4798      	blx	r3
    
	len = MQTTSerialize_subscribe(c->buf, c->buf_size, 0, getNextPacketId(c), 1, &topic, (int*)&Qoss);
    8b24:	6920      	ldr	r0, [r4, #16]
    8b26:	68a1      	ldr	r1, [r4, #8]
    return c->next_packetid = (c->next_packetid == MAX_PACKET_ID) ? 1 : c->next_packetid + 1;
    8b28:	6823      	ldr	r3, [r4, #0]
    8b2a:	4a30      	ldr	r2, [pc, #192]	; (8bec <MQTTSubscribe+0xf0>)
    8b2c:	4293      	cmp	r3, r2
    8b2e:	d017      	beq.n	8b60 <MQTTSubscribe+0x64>
    8b30:	3301      	adds	r3, #1
    8b32:	6023      	str	r3, [r4, #0]
	len = MQTTSerialize_subscribe(c->buf, c->buf_size, 0, getNextPacketId(c), 1, &topic, (int*)&Qoss);
    8b34:	b29b      	uxth	r3, r3
    8b36:	aa0a      	add	r2, sp, #40	; 0x28
    8b38:	9202      	str	r2, [sp, #8]
    8b3a:	aa0b      	add	r2, sp, #44	; 0x2c
    8b3c:	9201      	str	r2, [sp, #4]
    8b3e:	2201      	movs	r2, #1
    8b40:	9200      	str	r2, [sp, #0]
    8b42:	2200      	movs	r2, #0
    8b44:	4e2a      	ldr	r6, [pc, #168]	; (8bf0 <MQTTSubscribe+0xf4>)
    8b46:	47b0      	blx	r6
 //   len = MQTTSerialize_subscribe(c->buf, c->buf_size, 0, getNextPacketId(c), 1, &topic, qos);
    if (len <= 0)
    8b48:	2800      	cmp	r0, #0
    8b4a:	dd44      	ble.n	8bd6 <MQTTSubscribe+0xda>
        goto exit;
    if ((rc = sendPacket(c, len, &timer)) != SUCCESS) // send the subscribe packet
    8b4c:	aa0e      	add	r2, sp, #56	; 0x38
    8b4e:	0001      	movs	r1, r0
    8b50:	0020      	movs	r0, r4
    8b52:	4b28      	ldr	r3, [pc, #160]	; (8bf4 <MQTTSubscribe+0xf8>)
    8b54:	4798      	blx	r3
    8b56:	1e06      	subs	r6, r0, #0
    8b58:	d004      	beq.n	8b64 <MQTTSubscribe+0x68>
exit:
#if defined(MQTT_TASK)
	MutexUnlock(&c->mutex);
#endif
    return rc;
}
    8b5a:	0030      	movs	r0, r6
    8b5c:	b011      	add	sp, #68	; 0x44
    8b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return c->next_packetid = (c->next_packetid == MAX_PACKET_ID) ? 1 : c->next_packetid + 1;
    8b60:	2301      	movs	r3, #1
    8b62:	e7e6      	b.n	8b32 <MQTTSubscribe+0x36>
    if (waitfor(c, SUBACK, &timer) == SUBACK)      // wait for suback 
    8b64:	aa0e      	add	r2, sp, #56	; 0x38
    8b66:	2109      	movs	r1, #9
    8b68:	0020      	movs	r0, r4
    8b6a:	4b23      	ldr	r3, [pc, #140]	; (8bf8 <MQTTSubscribe+0xfc>)
    8b6c:	4798      	blx	r3
    8b6e:	2809      	cmp	r0, #9
    8b70:	d134      	bne.n	8bdc <MQTTSubscribe+0xe0>
        int count = 0, grantedQoS = -1;
    8b72:	2300      	movs	r3, #0
    8b74:	9308      	str	r3, [sp, #32]
    8b76:	3b01      	subs	r3, #1
    8b78:	9309      	str	r3, [sp, #36]	; 0x24
        if (MQTTDeserialize_suback(&mypacketid, 1, &count, &grantedQoS, c->readbuf, c->readbuf_size) == 1)
    8b7a:	68e3      	ldr	r3, [r4, #12]
    8b7c:	9301      	str	r3, [sp, #4]
    8b7e:	6963      	ldr	r3, [r4, #20]
    8b80:	9300      	str	r3, [sp, #0]
    8b82:	ab09      	add	r3, sp, #36	; 0x24
    8b84:	aa08      	add	r2, sp, #32
    8b86:	2101      	movs	r1, #1
    8b88:	300d      	adds	r0, #13
    8b8a:	ad02      	add	r5, sp, #8
    8b8c:	46ac      	mov	ip, r5
    8b8e:	4460      	add	r0, ip
    8b90:	4d1a      	ldr	r5, [pc, #104]	; (8bfc <MQTTSubscribe+0x100>)
    8b92:	47a8      	blx	r5
    if ((rc = sendPacket(c, len, &timer)) != SUCCESS) // send the subscribe packet
    8b94:	0031      	movs	r1, r6
        if (MQTTDeserialize_suback(&mypacketid, 1, &count, &grantedQoS, c->readbuf, c->readbuf_size) == 1)
    8b96:	2801      	cmp	r0, #1
    8b98:	d00e      	beq.n	8bb8 <MQTTSubscribe+0xbc>
                if (c->messageHandlers[i].topicFilter == 0)
    8b9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8b9c:	2b00      	cmp	r3, #0
    8b9e:	d010      	beq.n	8bc2 <MQTTSubscribe+0xc6>
    8ba0:	0022      	movs	r2, r4
    8ba2:	322c      	adds	r2, #44	; 0x2c
            for (i = 0; i < MAX_MESSAGE_HANDLERS; ++i)
    8ba4:	2301      	movs	r3, #1
                if (c->messageHandlers[i].topicFilter == 0)
    8ba6:	6810      	ldr	r0, [r2, #0]
    8ba8:	2800      	cmp	r0, #0
    8baa:	d00b      	beq.n	8bc4 <MQTTSubscribe+0xc8>
            for (i = 0; i < MAX_MESSAGE_HANDLERS; ++i)
    8bac:	3301      	adds	r3, #1
    8bae:	3208      	adds	r2, #8
    8bb0:	2b05      	cmp	r3, #5
    8bb2:	d1f8      	bne.n	8ba6 <MQTTSubscribe+0xaa>
    8bb4:	000e      	movs	r6, r1
    8bb6:	e7d0      	b.n	8b5a <MQTTSubscribe+0x5e>
            rc = grantedQoS; // 0, 1, 2 or 0x80 
    8bb8:	9909      	ldr	r1, [sp, #36]	; 0x24
        if (rc != 0x80)
    8bba:	2980      	cmp	r1, #128	; 0x80
    8bbc:	d1ed      	bne.n	8b9a <MQTTSubscribe+0x9e>
    8bbe:	000e      	movs	r6, r1
    8bc0:	e7cb      	b.n	8b5a <MQTTSubscribe+0x5e>
                if (c->messageHandlers[i].topicFilter == 0)
    8bc2:	0033      	movs	r3, r6
    8bc4:	00db      	lsls	r3, r3, #3
    8bc6:	18e4      	adds	r4, r4, r3
                    c->messageHandlers[i].topicFilter = topicFilter;
    8bc8:	6267      	str	r7, [r4, #36]	; 0x24
                    c->messageHandlers[i].fp = msgHandler;
    8bca:	9b05      	ldr	r3, [sp, #20]
    8bcc:	62a3      	str	r3, [r4, #40]	; 0x28
                    break;
    8bce:	e7c4      	b.n	8b5a <MQTTSubscribe+0x5e>
    int rc = FAILURE;  
    8bd0:	2601      	movs	r6, #1
    8bd2:	4276      	negs	r6, r6
    8bd4:	e7c1      	b.n	8b5a <MQTTSubscribe+0x5e>
    8bd6:	2601      	movs	r6, #1
    8bd8:	4276      	negs	r6, r6
    8bda:	e7be      	b.n	8b5a <MQTTSubscribe+0x5e>
        rc = FAILURE;
    8bdc:	2601      	movs	r6, #1
    8bde:	4276      	negs	r6, r6
    return rc;
    8be0:	e7bb      	b.n	8b5a <MQTTSubscribe+0x5e>
    8be2:	46c0      	nop			; (mov r8, r8)
    8be4:	00008dc5 	.word	0x00008dc5
    8be8:	00008d8d 	.word	0x00008d8d
    8bec:	0000ffff 	.word	0x0000ffff
    8bf0:	00009711 	.word	0x00009711
    8bf4:	000085ed 	.word	0x000085ed
    8bf8:	000089f5 	.word	0x000089f5
    8bfc:	000097c5 	.word	0x000097c5

00008c00 <MQTTDisconnect>:
    return rc;
}


int MQTTDisconnect(MQTTClient* c)
{  
    8c00:	b510      	push	{r4, lr}
    8c02:	b082      	sub	sp, #8
    8c04:	0004      	movs	r4, r0
    int len = 0;

#if defined(MQTT_TASK)
	MutexLock(&c->mutex);
#endif
    TimerInit(&timer);
    8c06:	4668      	mov	r0, sp
    8c08:	4b0b      	ldr	r3, [pc, #44]	; (8c38 <MQTTDisconnect+0x38>)
    8c0a:	4798      	blx	r3
    TimerCountdownMS(&timer, c->command_timeout_ms);
    8c0c:	6861      	ldr	r1, [r4, #4]
    8c0e:	4668      	mov	r0, sp
    8c10:	4b0a      	ldr	r3, [pc, #40]	; (8c3c <MQTTDisconnect+0x3c>)
    8c12:	4798      	blx	r3

	len = MQTTSerialize_disconnect(c->buf, c->buf_size);
    8c14:	68a1      	ldr	r1, [r4, #8]
    8c16:	6920      	ldr	r0, [r4, #16]
    8c18:	4b09      	ldr	r3, [pc, #36]	; (8c40 <MQTTDisconnect+0x40>)
    8c1a:	4798      	blx	r3
    if (len > 0)
    8c1c:	2800      	cmp	r0, #0
    8c1e:	dd08      	ble.n	8c32 <MQTTDisconnect+0x32>
        rc = sendPacket(c, len, &timer);            // send the disconnect packet
    8c20:	466a      	mov	r2, sp
    8c22:	0001      	movs	r1, r0
    8c24:	0020      	movs	r0, r4
    8c26:	4b07      	ldr	r3, [pc, #28]	; (8c44 <MQTTDisconnect+0x44>)
    8c28:	4798      	blx	r3
        
    c->isconnected = 0;
    8c2a:	2300      	movs	r3, #0
    8c2c:	6223      	str	r3, [r4, #32]

#if defined(MQTT_TASK)
	MutexUnlock(&c->mutex);
#endif
    return rc;
}
    8c2e:	b002      	add	sp, #8
    8c30:	bd10      	pop	{r4, pc}
    int rc = FAILURE;
    8c32:	2001      	movs	r0, #1
    8c34:	4240      	negs	r0, r0
    8c36:	e7f8      	b.n	8c2a <MQTTDisconnect+0x2a>
    8c38:	00008dc5 	.word	0x00008dc5
    8c3c:	00008d8d 	.word	0x00008d8d
    8c40:	0000930d 	.word	0x0000930d
    8c44:	000085ed 	.word	0x000085ed

00008c48 <WINC1500_disconnect>:
  //return gu32MQTTBrokerSendLen;
  return len;
}


static void WINC1500_disconnect(Network* n) {
    8c48:	b510      	push	{r4, lr}
    8c4a:	0004      	movs	r4, r0
	close(n->socket);
    8c4c:	2000      	movs	r0, #0
    8c4e:	5620      	ldrsb	r0, [r4, r0]
    8c50:	4b04      	ldr	r3, [pc, #16]	; (8c64 <WINC1500_disconnect+0x1c>)
    8c52:	4798      	blx	r3
	n->socket=-1;
    8c54:	2301      	movs	r3, #1
    8c56:	425b      	negs	r3, r3
    8c58:	6023      	str	r3, [r4, #0]
	gbMQTTBrokerConnected=false;
    8c5a:	2200      	movs	r2, #0
    8c5c:	4b02      	ldr	r3, [pc, #8]	; (8c68 <WINC1500_disconnect+0x20>)
    8c5e:	701a      	strb	r2, [r3, #0]
}
    8c60:	bd10      	pop	{r4, pc}
    8c62:	46c0      	nop			; (mov r8, r8)
    8c64:	00003d29 	.word	0x00003d29
    8c68:	20000424 	.word	0x20000424

00008c6c <WINC1500_write>:
static int WINC1500_write(Network* n, unsigned char* buffer, int len, int timeout_ms) {
    8c6c:	b570      	push	{r4, r5, r6, lr}
    8c6e:	0016      	movs	r6, r2
  gbMQTTBrokerSendDone=false;
    8c70:	2200      	movs	r2, #0
    8c72:	4b0d      	ldr	r3, [pc, #52]	; (8ca8 <WINC1500_write+0x3c>)
    8c74:	701a      	strb	r2, [r3, #0]
  if (SOCK_ERR_NO_ERROR!=send(n->socket,buffer,len,0)){
    8c76:	b2b2      	uxth	r2, r6
    8c78:	7800      	ldrb	r0, [r0, #0]
    8c7a:	b240      	sxtb	r0, r0
    8c7c:	2300      	movs	r3, #0
    8c7e:	4c0b      	ldr	r4, [pc, #44]	; (8cac <WINC1500_write+0x40>)
    8c80:	47a0      	blx	r4
    8c82:	2800      	cmp	r0, #0
    8c84:	d10c      	bne.n	8ca0 <WINC1500_write+0x34>
  while (false==gbMQTTBrokerSendDone){
    8c86:	4b08      	ldr	r3, [pc, #32]	; (8ca8 <WINC1500_write+0x3c>)
    8c88:	781b      	ldrb	r3, [r3, #0]
    8c8a:	2b00      	cmp	r3, #0
    8c8c:	d106      	bne.n	8c9c <WINC1500_write+0x30>
	  m2m_wifi_handle_events(NULL);
    8c8e:	4d08      	ldr	r5, [pc, #32]	; (8cb0 <WINC1500_write+0x44>)
  while (false==gbMQTTBrokerSendDone){
    8c90:	4c05      	ldr	r4, [pc, #20]	; (8ca8 <WINC1500_write+0x3c>)
	  m2m_wifi_handle_events(NULL);
    8c92:	2000      	movs	r0, #0
    8c94:	47a8      	blx	r5
  while (false==gbMQTTBrokerSendDone){
    8c96:	7823      	ldrb	r3, [r4, #0]
    8c98:	2b00      	cmp	r3, #0
    8c9a:	d0fa      	beq.n	8c92 <WINC1500_write+0x26>
}
    8c9c:	0030      	movs	r0, r6
    8c9e:	bd70      	pop	{r4, r5, r6, pc}
	  return -1;
    8ca0:	2601      	movs	r6, #1
    8ca2:	4276      	negs	r6, r6
    8ca4:	e7fa      	b.n	8c9c <WINC1500_write+0x30>
    8ca6:	46c0      	nop			; (mov r8, r8)
    8ca8:	20000427 	.word	0x20000427
    8cac:	00003bfd 	.word	0x00003bfd
    8cb0:	00002315 	.word	0x00002315

00008cb4 <WINC1500_read>:
static int WINC1500_read(Network* n, unsigned char* buffer, int len, int timeout_ms) { 
    8cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8cb6:	b083      	sub	sp, #12
    8cb8:	9101      	str	r1, [sp, #4]
    8cba:	0014      	movs	r4, r2
  if(0==timeout_ms) timeout_ms=10;
    8cbc:	2b00      	cmp	r3, #0
    8cbe:	d100      	bne.n	8cc2 <WINC1500_read+0xe>
    8cc0:	330a      	adds	r3, #10
  if(0==gu32MQTTRxFIFOLen){ //no data in internal FIFO
    8cc2:	4a22      	ldr	r2, [pc, #136]	; (8d4c <WINC1500_read+0x98>)
    8cc4:	6812      	ldr	r2, [r2, #0]
    8cc6:	2a00      	cmp	r2, #0
    8cc8:	d013      	beq.n	8cf2 <WINC1500_read+0x3e>
  if(len>(int)gu32MQTTRxFIFOLen){
    8cca:	4b20      	ldr	r3, [pc, #128]	; (8d4c <WINC1500_read+0x98>)
    8ccc:	681d      	ldr	r5, [r3, #0]
    8cce:	42a5      	cmp	r5, r4
    8cd0:	db39      	blt.n	8d46 <WINC1500_read+0x92>
  memcpy((void*)buffer, (const void*)&gcMQTTRxFIFO[gu32MQTTRxFIFOPtr],len);
    8cd2:	4e1f      	ldr	r6, [pc, #124]	; (8d50 <WINC1500_read+0x9c>)
    8cd4:	6837      	ldr	r7, [r6, #0]
    8cd6:	491f      	ldr	r1, [pc, #124]	; (8d54 <WINC1500_read+0xa0>)
    8cd8:	19c9      	adds	r1, r1, r7
    8cda:	0022      	movs	r2, r4
    8cdc:	9801      	ldr	r0, [sp, #4]
    8cde:	4b1e      	ldr	r3, [pc, #120]	; (8d58 <WINC1500_read+0xa4>)
    8ce0:	4798      	blx	r3
  gu32MQTTRxFIFOLen-=len;
    8ce2:	1b2d      	subs	r5, r5, r4
    8ce4:	4b19      	ldr	r3, [pc, #100]	; (8d4c <WINC1500_read+0x98>)
    8ce6:	601d      	str	r5, [r3, #0]
  gu32MQTTRxFIFOPtr+=len;
    8ce8:	193f      	adds	r7, r7, r4
    8cea:	6037      	str	r7, [r6, #0]
  return len;
    8cec:	0020      	movs	r0, r4
}
    8cee:	b003      	add	sp, #12
    8cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	  gbMQTTBrokerRecvDone=false;
    8cf2:	2100      	movs	r1, #0
    8cf4:	4a19      	ldr	r2, [pc, #100]	; (8d5c <WINC1500_read+0xa8>)
    8cf6:	7011      	strb	r1, [r2, #0]
	  if (SOCK_ERR_NO_ERROR!=recv(n->socket,gcMQTTRxFIFO,MQTT_RX_POOL_SIZE,timeout_ms)){
    8cf8:	7800      	ldrb	r0, [r0, #0]
    8cfa:	b240      	sxtb	r0, r0
    8cfc:	2280      	movs	r2, #128	; 0x80
    8cfe:	0052      	lsls	r2, r2, #1
    8d00:	4914      	ldr	r1, [pc, #80]	; (8d54 <WINC1500_read+0xa0>)
    8d02:	4d17      	ldr	r5, [pc, #92]	; (8d60 <WINC1500_read+0xac>)
    8d04:	47a8      	blx	r5
    8d06:	2800      	cmp	r0, #0
    8d08:	d11a      	bne.n	8d40 <WINC1500_read+0x8c>
	  while (false==gbMQTTBrokerRecvDone){
    8d0a:	4b14      	ldr	r3, [pc, #80]	; (8d5c <WINC1500_read+0xa8>)
    8d0c:	781b      	ldrb	r3, [r3, #0]
    8d0e:	2b00      	cmp	r3, #0
    8d10:	d106      	bne.n	8d20 <WINC1500_read+0x6c>
		  m2m_wifi_handle_events(NULL);
    8d12:	4f14      	ldr	r7, [pc, #80]	; (8d64 <WINC1500_read+0xb0>)
	  while (false==gbMQTTBrokerRecvDone){
    8d14:	4d11      	ldr	r5, [pc, #68]	; (8d5c <WINC1500_read+0xa8>)
		  m2m_wifi_handle_events(NULL);
    8d16:	2000      	movs	r0, #0
    8d18:	47b8      	blx	r7
	  while (false==gbMQTTBrokerRecvDone){
    8d1a:	782b      	ldrb	r3, [r5, #0]
    8d1c:	2b00      	cmp	r3, #0
    8d1e:	d0fa      	beq.n	8d16 <WINC1500_read+0x62>
	  if(gi32MQTTBrokerRxLen>0){ //data recieved form network
    8d20:	4b11      	ldr	r3, [pc, #68]	; (8d68 <WINC1500_read+0xb4>)
    8d22:	6818      	ldr	r0, [r3, #0]
    8d24:	2800      	cmp	r0, #0
    8d26:	dd05      	ble.n	8d34 <WINC1500_read+0x80>
		gu32MQTTRxFIFOLen=gi32MQTTBrokerRxLen;
    8d28:	4b08      	ldr	r3, [pc, #32]	; (8d4c <WINC1500_read+0x98>)
    8d2a:	6018      	str	r0, [r3, #0]
		gu32MQTTRxFIFOPtr=0;
    8d2c:	2200      	movs	r2, #0
    8d2e:	4b08      	ldr	r3, [pc, #32]	; (8d50 <WINC1500_read+0x9c>)
    8d30:	601a      	str	r2, [r3, #0]
    8d32:	e7ca      	b.n	8cca <WINC1500_read+0x16>
		  gu32MQTTRxFIFOLen=0;
    8d34:	2300      	movs	r3, #0
    8d36:	4a05      	ldr	r2, [pc, #20]	; (8d4c <WINC1500_read+0x98>)
    8d38:	6013      	str	r3, [r2, #0]
		  gu32MQTTRxFIFOPtr=0;
    8d3a:	4a05      	ldr	r2, [pc, #20]	; (8d50 <WINC1500_read+0x9c>)
    8d3c:	6013      	str	r3, [r2, #0]
		  return gi32MQTTBrokerRxLen; //this corresponds to the error code.
    8d3e:	e7d6      	b.n	8cee <WINC1500_read+0x3a>
		  return -1;
    8d40:	2001      	movs	r0, #1
    8d42:	4240      	negs	r0, r0
    8d44:	e7d3      	b.n	8cee <WINC1500_read+0x3a>
	  return -1;
    8d46:	2001      	movs	r0, #1
    8d48:	4240      	negs	r0, r0
    8d4a:	e7d0      	b.n	8cee <WINC1500_read+0x3a>
    8d4c:	20000534 	.word	0x20000534
    8d50:	20000538 	.word	0x20000538
    8d54:	20000428 	.word	0x20000428
    8d58:	0000b6f5 	.word	0x0000b6f5
    8d5c:	20000426 	.word	0x20000426
    8d60:	00003c95 	.word	0x00003c95
    8d64:	00002315 	.word	0x00002315
    8d68:	2000052c 	.word	0x2000052c

00008d6c <SysTick_Handler>:
	MilliTimer++;
    8d6c:	4a02      	ldr	r2, [pc, #8]	; (8d78 <SysTick_Handler+0xc>)
    8d6e:	6813      	ldr	r3, [r2, #0]
    8d70:	3301      	adds	r3, #1
    8d72:	6013      	str	r3, [r2, #0]
}
    8d74:	4770      	bx	lr
    8d76:	46c0      	nop			; (mov r8, r8)
    8d78:	20000420 	.word	0x20000420

00008d7c <TimerIsExpired>:
	long left = timer->end_time - MilliTimer;
    8d7c:	6840      	ldr	r0, [r0, #4]
    8d7e:	4b02      	ldr	r3, [pc, #8]	; (8d88 <TimerIsExpired+0xc>)
    8d80:	681b      	ldr	r3, [r3, #0]
    8d82:	1ac0      	subs	r0, r0, r3
	return (left < 0);
    8d84:	0fc0      	lsrs	r0, r0, #31
}
    8d86:	4770      	bx	lr
    8d88:	20000420 	.word	0x20000420

00008d8c <TimerCountdownMS>:
	timer->end_time = MilliTimer + timeout;
    8d8c:	4b02      	ldr	r3, [pc, #8]	; (8d98 <TimerCountdownMS+0xc>)
    8d8e:	681b      	ldr	r3, [r3, #0]
    8d90:	1859      	adds	r1, r3, r1
    8d92:	6041      	str	r1, [r0, #4]
}
    8d94:	4770      	bx	lr
    8d96:	46c0      	nop			; (mov r8, r8)
    8d98:	20000420 	.word	0x20000420

00008d9c <TimerCountdown>:
	timer->end_time = MilliTimer + (timeout * 1000);
    8d9c:	23fa      	movs	r3, #250	; 0xfa
    8d9e:	009b      	lsls	r3, r3, #2
    8da0:	4359      	muls	r1, r3
    8da2:	4b02      	ldr	r3, [pc, #8]	; (8dac <TimerCountdown+0x10>)
    8da4:	681b      	ldr	r3, [r3, #0]
    8da6:	18c9      	adds	r1, r1, r3
    8da8:	6041      	str	r1, [r0, #4]
}
    8daa:	4770      	bx	lr
    8dac:	20000420 	.word	0x20000420

00008db0 <TimerLeftMS>:
	long left = timer->end_time - MilliTimer;
    8db0:	6840      	ldr	r0, [r0, #4]
    8db2:	4b03      	ldr	r3, [pc, #12]	; (8dc0 <TimerLeftMS+0x10>)
    8db4:	681b      	ldr	r3, [r3, #0]
    8db6:	1ac0      	subs	r0, r0, r3
	return (left < 0) ? 0 : left;
    8db8:	43c3      	mvns	r3, r0
    8dba:	17db      	asrs	r3, r3, #31
    8dbc:	4018      	ands	r0, r3
}
    8dbe:	4770      	bx	lr
    8dc0:	20000420 	.word	0x20000420

00008dc4 <TimerInit>:
	timer->end_time = 0;
    8dc4:	2300      	movs	r3, #0
    8dc6:	6043      	str	r3, [r0, #4]
}
    8dc8:	4770      	bx	lr
	...

00008dcc <NetworkInit>:


void NetworkInit(Network* n) {
	n->socket = -1;
    8dcc:	2301      	movs	r3, #1
    8dce:	425b      	negs	r3, r3
    8dd0:	6003      	str	r3, [r0, #0]
	n->mqttread = WINC1500_read;
    8dd2:	4b03      	ldr	r3, [pc, #12]	; (8de0 <NetworkInit+0x14>)
    8dd4:	6083      	str	r3, [r0, #8]
	n->mqttwrite = WINC1500_write;
    8dd6:	4b03      	ldr	r3, [pc, #12]	; (8de4 <NetworkInit+0x18>)
    8dd8:	60c3      	str	r3, [r0, #12]
	n->disconnect = WINC1500_disconnect;
    8dda:	4b03      	ldr	r3, [pc, #12]	; (8de8 <NetworkInit+0x1c>)
    8ddc:	6103      	str	r3, [r0, #16]
}
    8dde:	4770      	bx	lr
    8de0:	00008cb5 	.word	0x00008cb5
    8de4:	00008c6d 	.word	0x00008c6d
    8de8:	00008c49 	.word	0x00008c49

00008dec <ConnectNetwork>:

int ConnectNetwork(Network* n, char* addr, int port, int TLSFlag){
    8dec:	b5f0      	push	{r4, r5, r6, r7, lr}
    8dee:	b087      	sub	sp, #28
    8df0:	0006      	movs	r6, r0
    8df2:	0015      	movs	r5, r2
    8df4:	9301      	str	r3, [sp, #4]

  //Resolve Server URL.
  gbMQTTBrokerIpresolved = false;
    8df6:	4c25      	ldr	r4, [pc, #148]	; (8e8c <ConnectNetwork+0xa0>)
    8df8:	2300      	movs	r3, #0
    8dfa:	7023      	strb	r3, [r4, #0]
  gpcHostAddr = addr;
    8dfc:	4b24      	ldr	r3, [pc, #144]	; (8e90 <ConnectNetwork+0xa4>)
    8dfe:	6019      	str	r1, [r3, #0]
  gethostbyname((uint8*)addr);
    8e00:	0008      	movs	r0, r1
    8e02:	4b24      	ldr	r3, [pc, #144]	; (8e94 <ConnectNetwork+0xa8>)
    8e04:	4798      	blx	r3
 
  //wait for resolver callback
  while (false==gbMQTTBrokerIpresolved){
    8e06:	7823      	ldrb	r3, [r4, #0]
    8e08:	2b00      	cmp	r3, #0
    8e0a:	d106      	bne.n	8e1a <ConnectNetwork+0x2e>
	  m2m_wifi_handle_events(NULL);
    8e0c:	4f22      	ldr	r7, [pc, #136]	; (8e98 <ConnectNetwork+0xac>)
  while (false==gbMQTTBrokerIpresolved){
    8e0e:	4c1f      	ldr	r4, [pc, #124]	; (8e8c <ConnectNetwork+0xa0>)
	  m2m_wifi_handle_events(NULL);
    8e10:	2000      	movs	r0, #0
    8e12:	47b8      	blx	r7
  while (false==gbMQTTBrokerIpresolved){
    8e14:	7823      	ldrb	r3, [r4, #0]
    8e16:	2b00      	cmp	r3, #0
    8e18:	d0fa      	beq.n	8e10 <ConnectNetwork+0x24>
  }
  
  n->hostIP = gi32MQTTBrokerIp;
    8e1a:	4b20      	ldr	r3, [pc, #128]	; (8e9c <ConnectNetwork+0xb0>)
    8e1c:	681a      	ldr	r2, [r3, #0]
    8e1e:	6072      	str	r2, [r6, #4]
  
  //connect to socket
  struct sockaddr_in addr_in;
  addr_in.sin_family = AF_INET;
    8e20:	2302      	movs	r3, #2
    8e22:	a902      	add	r1, sp, #8
    8e24:	800b      	strh	r3, [r1, #0]
  addr_in.sin_port = _htons(port);
    8e26:	022b      	lsls	r3, r5, #8
    8e28:	491d      	ldr	r1, [pc, #116]	; (8ea0 <ConnectNetwork+0xb4>)
    8e2a:	400b      	ands	r3, r1
    8e2c:	b2ad      	uxth	r5, r5
    8e2e:	0a2d      	lsrs	r5, r5, #8
    8e30:	431d      	orrs	r5, r3
    8e32:	ab02      	add	r3, sp, #8
    8e34:	805d      	strh	r5, [r3, #2]
  addr_in.sin_addr.s_addr = gi32MQTTBrokerIp;
    8e36:	9203      	str	r2, [sp, #12]

  /* Create secure socket */ 
  if(n->socket < 0)
    8e38:	6833      	ldr	r3, [r6, #0]
    8e3a:	2b00      	cmp	r3, #0
    8e3c:	db16      	blt.n	8e6c <ConnectNetwork+0x80>
	n->socket = socket(AF_INET, SOCK_STREAM, TLSFlag);
  
  /* Check if socket was created successfully */
  if (n->socket == -1) {
    8e3e:	6830      	ldr	r0, [r6, #0]
    8e40:	1c43      	adds	r3, r0, #1
    8e42:	d01b      	beq.n	8e7c <ConnectNetwork+0x90>
   close(n->socket);
   return SOCK_ERR_INVALID;
  }
  
  /* If success, connect to socket */
  if (connect(n->socket, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in)) != SOCK_ERR_NO_ERROR) {
    8e44:	b240      	sxtb	r0, r0
    8e46:	2210      	movs	r2, #16
    8e48:	a902      	add	r1, sp, #8
    8e4a:	4b16      	ldr	r3, [pc, #88]	; (8ea4 <ConnectNetwork+0xb8>)
    8e4c:	4798      	blx	r3
    8e4e:	2800      	cmp	r0, #0
    8e50:	d119      	bne.n	8e86 <ConnectNetwork+0x9a>
   printf("ERROR >> connect error.\r\n");
   #endif
   return SOCK_ERR_INVALID;
  }
  
  gbMQTTBrokerConnected = false;
    8e52:	2200      	movs	r2, #0
    8e54:	4b14      	ldr	r3, [pc, #80]	; (8ea8 <ConnectNetwork+0xbc>)
    8e56:	701a      	strb	r2, [r3, #0]
  
  /*wait for SOCKET_MSG_CONNECT event */
  while(false==gbMQTTBrokerConnected){
    m2m_wifi_handle_events(NULL);
    8e58:	4d0f      	ldr	r5, [pc, #60]	; (8e98 <ConnectNetwork+0xac>)
  while(false==gbMQTTBrokerConnected){
    8e5a:	001c      	movs	r4, r3
    m2m_wifi_handle_events(NULL);
    8e5c:	2000      	movs	r0, #0
    8e5e:	47a8      	blx	r5
  while(false==gbMQTTBrokerConnected){
    8e60:	7823      	ldrb	r3, [r4, #0]
    8e62:	2b00      	cmp	r3, #0
    8e64:	d0fa      	beq.n	8e5c <ConnectNetwork+0x70>
  
  /* Success */
  #ifdef MQTT_PLATFORM_DBG
  printf("INFO >> ConnectNetwork successful\r\n");
  #endif
  return SOCK_ERR_NO_ERROR;
    8e66:	2000      	movs	r0, #0
    8e68:	b007      	add	sp, #28
    8e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	n->socket = socket(AF_INET, SOCK_STREAM, TLSFlag);
    8e6c:	466b      	mov	r3, sp
    8e6e:	791a      	ldrb	r2, [r3, #4]
    8e70:	2101      	movs	r1, #1
    8e72:	2002      	movs	r0, #2
    8e74:	4b0d      	ldr	r3, [pc, #52]	; (8eac <ConnectNetwork+0xc0>)
    8e76:	4798      	blx	r3
    8e78:	6030      	str	r0, [r6, #0]
    8e7a:	e7e0      	b.n	8e3e <ConnectNetwork+0x52>
   close(n->socket);
    8e7c:	4b0c      	ldr	r3, [pc, #48]	; (8eb0 <ConnectNetwork+0xc4>)
    8e7e:	4798      	blx	r3
   return SOCK_ERR_INVALID;
    8e80:	2009      	movs	r0, #9
    8e82:	4240      	negs	r0, r0
    8e84:	e7f0      	b.n	8e68 <ConnectNetwork+0x7c>
   return SOCK_ERR_INVALID;
    8e86:	2009      	movs	r0, #9
    8e88:	4240      	negs	r0, r0
    8e8a:	e7ed      	b.n	8e68 <ConnectNetwork+0x7c>
    8e8c:	20000425 	.word	0x20000425
    8e90:	20000530 	.word	0x20000530
    8e94:	00003e31 	.word	0x00003e31
    8e98:	00002315 	.word	0x00002315
    8e9c:	20000528 	.word	0x20000528
    8ea0:	00ffff00 	.word	0x00ffff00
    8ea4:	00003b6d 	.word	0x00003b6d
    8ea8:	20000424 	.word	0x20000424
    8eac:	000039e9 	.word	0x000039e9
    8eb0:	00003d29 	.word	0x00003d29

00008eb4 <mqtt_init>:
		}
	}
}

int mqtt_init(struct mqtt_module *module, struct mqtt_config *config)
{
    8eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8eb6:	b085      	sub	sp, #20
    8eb8:	0006      	movs	r6, r0
    8eba:	000d      	movs	r5, r1
	unsigned int timeout_ms;
	
	if(NULL == module || NULL == config || NULL == config->send_buffer || NULL == config->read_buffer)
    8ebc:	2800      	cmp	r0, #0
    8ebe:	d03d      	beq.n	8f3c <mqtt_init+0x88>
    8ec0:	2900      	cmp	r1, #0
    8ec2:	d03e      	beq.n	8f42 <mqtt_init+0x8e>
    8ec4:	690b      	ldr	r3, [r1, #16]
    8ec6:	2b00      	cmp	r3, #0
    8ec8:	d03e      	beq.n	8f48 <mqtt_init+0x94>
    8eca:	688b      	ldr	r3, [r1, #8]
    8ecc:	2b00      	cmp	r3, #0
    8ece:	d03e      	beq.n	8f4e <mqtt_init+0x9a>
		return FAILURE;
		
	timeout_ms = config->keep_alive * 1000;
    8ed0:	888b      	ldrh	r3, [r1, #4]
    8ed2:	27fa      	movs	r7, #250	; 0xfa
    8ed4:	00bf      	lsls	r7, r7, #2
    8ed6:	435f      	muls	r7, r3
	NetworkInit(&(module->network));
    8ed8:	0004      	movs	r4, r0
    8eda:	3420      	adds	r4, #32
    8edc:	0020      	movs	r0, r4
    8ede:	4b1f      	ldr	r3, [pc, #124]	; (8f5c <mqtt_init+0xa8>)
    8ee0:	4798      	blx	r3
	memcpy((void *)&(module->config), config, sizeof(struct mqtt_config));
    8ee2:	1d30      	adds	r0, r6, #4
    8ee4:	2218      	movs	r2, #24
    8ee6:	0029      	movs	r1, r5
    8ee8:	4b1d      	ldr	r3, [pc, #116]	; (8f60 <mqtt_init+0xac>)
    8eea:	4798      	blx	r3
		if(mqttClientPool[cIdx].mqtt_instance == NULL)
    8eec:	4b1d      	ldr	r3, [pc, #116]	; (8f64 <mqtt_init+0xb0>)
    8eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    8ef0:	2b00      	cmp	r3, #0
    8ef2:	d01a      	beq.n	8f2a <mqtt_init+0x76>
    8ef4:	4b1b      	ldr	r3, [pc, #108]	; (8f64 <mqtt_init+0xb0>)
    8ef6:	33bc      	adds	r3, #188	; 0xbc
	for(cIdx = 0; cIdx < MQTT_MAX_CLIENTS; cIdx++)
    8ef8:	2201      	movs	r2, #1
		if(mqttClientPool[cIdx].mqtt_instance == NULL)
    8efa:	6819      	ldr	r1, [r3, #0]
    8efc:	2900      	cmp	r1, #0
    8efe:	d015      	beq.n	8f2c <mqtt_init+0x78>
	for(cIdx = 0; cIdx < MQTT_MAX_CLIENTS; cIdx++)
    8f00:	3201      	adds	r2, #1
    8f02:	3360      	adds	r3, #96	; 0x60
    8f04:	2a07      	cmp	r2, #7
    8f06:	d1f8      	bne.n	8efa <mqtt_init+0x46>
	allocateClient(module);
	
	if(module->client)
    8f08:	69f0      	ldr	r0, [r6, #28]
    8f0a:	2800      	cmp	r0, #0
    8f0c:	d022      	beq.n	8f54 <mqtt_init+0xa0>
	{
		MQTTClientInit(module->client, &(module->network), timeout_ms, config->send_buffer, config->send_buffer_size, config->read_buffer, config->read_buffer_size);
    8f0e:	692b      	ldr	r3, [r5, #16]
    8f10:	68ea      	ldr	r2, [r5, #12]
    8f12:	9202      	str	r2, [sp, #8]
    8f14:	68aa      	ldr	r2, [r5, #8]
    8f16:	9201      	str	r2, [sp, #4]
    8f18:	696a      	ldr	r2, [r5, #20]
    8f1a:	9200      	str	r2, [sp, #0]
    8f1c:	003a      	movs	r2, r7
    8f1e:	0021      	movs	r1, r4
    8f20:	4c11      	ldr	r4, [pc, #68]	; (8f68 <mqtt_init+0xb4>)
    8f22:	47a0      	blx	r4
		return SUCCESS;
    8f24:	2000      	movs	r0, #0
	}
	else
		return FAILURE;
}
    8f26:	b005      	add	sp, #20
    8f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(mqttClientPool[cIdx].mqtt_instance == NULL)
    8f2a:	2200      	movs	r2, #0
			mqttClientPool[cIdx].mqtt_instance = module;
    8f2c:	480d      	ldr	r0, [pc, #52]	; (8f64 <mqtt_init+0xb0>)
    8f2e:	0053      	lsls	r3, r2, #1
    8f30:	1899      	adds	r1, r3, r2
    8f32:	0149      	lsls	r1, r1, #5
    8f34:	1841      	adds	r1, r0, r1
    8f36:	65ce      	str	r6, [r1, #92]	; 0x5c
			module->client = &(mqttClientPool[cIdx].client);
    8f38:	61f1      	str	r1, [r6, #28]
    8f3a:	e7e5      	b.n	8f08 <mqtt_init+0x54>
		return FAILURE;
    8f3c:	2001      	movs	r0, #1
    8f3e:	4240      	negs	r0, r0
    8f40:	e7f1      	b.n	8f26 <mqtt_init+0x72>
    8f42:	2001      	movs	r0, #1
    8f44:	4240      	negs	r0, r0
    8f46:	e7ee      	b.n	8f26 <mqtt_init+0x72>
    8f48:	2001      	movs	r0, #1
    8f4a:	4240      	negs	r0, r0
    8f4c:	e7eb      	b.n	8f26 <mqtt_init+0x72>
    8f4e:	2001      	movs	r0, #1
    8f50:	4240      	negs	r0, r0
    8f52:	e7e8      	b.n	8f26 <mqtt_init+0x72>
		return FAILURE;
    8f54:	2001      	movs	r0, #1
    8f56:	4240      	negs	r0, r0
    8f58:	e7e5      	b.n	8f26 <mqtt_init+0x72>
    8f5a:	46c0      	nop			; (mov r8, r8)
    8f5c:	00008dcd 	.word	0x00008dcd
    8f60:	0000b6f5 	.word	0x0000b6f5
    8f64:	2000053c 	.word	0x2000053c
    8f68:	00008669 	.word	0x00008669

00008f6c <mqtt_get_config_defaults>:
		return FAILURE;
}

void mqtt_get_config_defaults(struct mqtt_config *const config)
{
	config->port = 1883;
    8f6c:	4b05      	ldr	r3, [pc, #20]	; (8f84 <mqtt_get_config_defaults+0x18>)
    8f6e:	8003      	strh	r3, [r0, #0]
	config->tls = 0;
    8f70:	2300      	movs	r3, #0
    8f72:	7083      	strb	r3, [r0, #2]
	config->keep_alive = 60;
    8f74:	223c      	movs	r2, #60	; 0x3c
    8f76:	8082      	strh	r2, [r0, #4]
	/* Below configuration must be initialized by Application */
	config->read_buffer = NULL;
    8f78:	6083      	str	r3, [r0, #8]
	config->send_buffer = NULL;
    8f7a:	6103      	str	r3, [r0, #16]
	config->read_buffer_size = 0;
    8f7c:	60c3      	str	r3, [r0, #12]
	config->send_buffer_size = 0;
    8f7e:	6143      	str	r3, [r0, #20]
}
    8f80:	4770      	bx	lr
    8f82:	46c0      	nop			; (mov r8, r8)
    8f84:	0000075b 	.word	0x0000075b

00008f88 <mqtt_register_callback>:

int mqtt_register_callback(struct mqtt_module *module, mqtt_callback_t callback)
{
	if(module)
    8f88:	2800      	cmp	r0, #0
    8f8a:	d002      	beq.n	8f92 <mqtt_register_callback+0xa>
	{
		module->callback = callback;
    8f8c:	6001      	str	r1, [r0, #0]
		return SUCCESS;
    8f8e:	2000      	movs	r0, #0
	}
	else
		return FAILURE;
}
    8f90:	4770      	bx	lr
		return FAILURE;
    8f92:	2001      	movs	r0, #1
    8f94:	4240      	negs	r0, r0
    8f96:	e7fb      	b.n	8f90 <mqtt_register_callback+0x8>

00008f98 <mqtt_connect>:
{
	dnsResolveCallback(domain_name, server_ip);
}

int mqtt_connect(struct mqtt_module *module, const char *host)
{
    8f98:	b530      	push	{r4, r5, lr}
    8f9a:	b083      	sub	sp, #12
    8f9c:	0004      	movs	r4, r0
	union mqtt_data connResult;
	connResult.sock_connected.result = ConnectNetwork(&(module->network), (char *)host, module->config.port, module->config.tls);
    8f9e:	7983      	ldrb	r3, [r0, #6]
    8fa0:	8882      	ldrh	r2, [r0, #4]
    8fa2:	3020      	adds	r0, #32
    8fa4:	4d06      	ldr	r5, [pc, #24]	; (8fc0 <mqtt_connect+0x28>)
    8fa6:	47a8      	blx	r5
    8fa8:	9001      	str	r0, [sp, #4]
	if(module->callback)
    8faa:	6823      	ldr	r3, [r4, #0]
    8fac:	2b00      	cmp	r3, #0
    8fae:	d003      	beq.n	8fb8 <mqtt_connect+0x20>
		module->callback(module, MQTT_CALLBACK_SOCK_CONNECTED, &connResult);
    8fb0:	aa01      	add	r2, sp, #4
    8fb2:	2100      	movs	r1, #0
    8fb4:	0020      	movs	r0, r4
    8fb6:	4798      	blx	r3
	return connResult.sock_connected.result;
}
    8fb8:	9801      	ldr	r0, [sp, #4]
    8fba:	b003      	add	sp, #12
    8fbc:	bd30      	pop	{r4, r5, pc}
    8fbe:	46c0      	nop			; (mov r8, r8)
    8fc0:	00008ded 	.word	0x00008ded

00008fc4 <mqtt_connect_broker>:

int mqtt_connect_broker(struct mqtt_module *const module, uint8_t clean_session, const char *id, const char *password, const char *client_id, const char *will_topic, const char *will_msg, uint32_t will_msg_len, uint8_t will_qos, uint8_t will_retain)
{
    8fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8fc6:	46de      	mov	lr, fp
    8fc8:	4657      	mov	r7, sl
    8fca:	464e      	mov	r6, r9
    8fcc:	b5c0      	push	{r6, r7, lr}
    8fce:	b098      	sub	sp, #96	; 0x60
    8fd0:	0005      	movs	r5, r0
    8fd2:	4689      	mov	r9, r1
    8fd4:	4693      	mov	fp, r2
    8fd6:	469a      	mov	sl, r3
    8fd8:	ab24      	add	r3, sp, #144	; 0x90
    8fda:	781f      	ldrb	r7, [r3, #0]
    8fdc:	ab25      	add	r3, sp, #148	; 0x94
    8fde:	781e      	ldrb	r6, [r3, #0]
	// Will Message length is not used by Paho MQTT. 
	int rc;
	union mqtt_data connBrokerResult;
	MQTTPacket_connectData connectData = MQTTPacket_connectData_initializer;
    8fe0:	ac01      	add	r4, sp, #4
    8fe2:	2258      	movs	r2, #88	; 0x58
    8fe4:	491a      	ldr	r1, [pc, #104]	; (9050 <mqtt_connect_broker+0x8c>)
    8fe6:	0020      	movs	r0, r4
    8fe8:	4b1a      	ldr	r3, [pc, #104]	; (9054 <mqtt_connect_broker+0x90>)
    8fea:	4798      	blx	r3
		
	connectData.MQTTVersion = 4; //use protocol version 3.1.1
	connectData.clientID.cstring = (char *)client_id;
    8fec:	9b20      	ldr	r3, [sp, #128]	; 0x80
    8fee:	60e3      	str	r3, [r4, #12]
	connectData.username.cstring = (char *)id;
    8ff0:	465b      	mov	r3, fp
    8ff2:	6423      	str	r3, [r4, #64]	; 0x40
	connectData.password.cstring = (char *)password;
    8ff4:	4653      	mov	r3, sl
    8ff6:	64e3      	str	r3, [r4, #76]	; 0x4c
	connectData.cleansession = clean_session;
    8ff8:	464b      	mov	r3, r9
    8ffa:	76a3      	strb	r3, [r4, #26]
	connectData.will.topicName.cstring = (char *)will_topic;
    8ffc:	9b21      	ldr	r3, [sp, #132]	; 0x84
    8ffe:	6263      	str	r3, [r4, #36]	; 0x24
	connectData.will.message.cstring = (char *)will_msg;
    9000:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9002:	6323      	str	r3, [r4, #48]	; 0x30
	connectData.will.retained = will_retain;
    9004:	233c      	movs	r3, #60	; 0x3c
    9006:	54e6      	strb	r6, [r4, r3]
	connectData.will.qos = will_qos;
    9008:	3301      	adds	r3, #1
    900a:	54e7      	strb	r7, [r4, r3]
	
	if(will_topic && will_msg)
    900c:	9b21      	ldr	r3, [sp, #132]	; 0x84
    900e:	2b00      	cmp	r3, #0
    9010:	d005      	beq.n	901e <mqtt_connect_broker+0x5a>
    9012:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9014:	2b00      	cmp	r3, #0
    9016:	d002      	beq.n	901e <mqtt_connect_broker+0x5a>
		connectData.willFlag = 1;
    9018:	2201      	movs	r2, #1
    901a:	ab01      	add	r3, sp, #4
    901c:	76da      	strb	r2, [r3, #27]
		
	rc = MQTTConnect(module->client, &connectData);
    901e:	a901      	add	r1, sp, #4
    9020:	69e8      	ldr	r0, [r5, #28]
    9022:	4b0d      	ldr	r3, [pc, #52]	; (9058 <mqtt_connect_broker+0x94>)
    9024:	4798      	blx	r3
    9026:	0004      	movs	r4, r0
	
	connBrokerResult.connected.result = rc;
    9028:	ab17      	add	r3, sp, #92	; 0x5c
    902a:	7018      	strb	r0, [r3, #0]
	if(module->callback)
    902c:	682b      	ldr	r3, [r5, #0]
    902e:	2b00      	cmp	r3, #0
    9030:	d003      	beq.n	903a <mqtt_connect_broker+0x76>
		module->callback(module, MQTT_CALLBACK_CONNECTED, &connBrokerResult);
    9032:	aa17      	add	r2, sp, #92	; 0x5c
    9034:	2101      	movs	r1, #1
    9036:	0028      	movs	r0, r5
    9038:	4798      	blx	r3
	
	module->isConnected = true;
    903a:	2201      	movs	r2, #1
    903c:	2334      	movs	r3, #52	; 0x34
    903e:	54ea      	strb	r2, [r5, r3]
	return rc;
}
    9040:	0020      	movs	r0, r4
    9042:	b018      	add	sp, #96	; 0x60
    9044:	bc1c      	pop	{r2, r3, r4}
    9046:	4691      	mov	r9, r2
    9048:	469a      	mov	sl, r3
    904a:	46a3      	mov	fp, r4
    904c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    904e:	46c0      	nop			; (mov r8, r8)
    9050:	0000e44c 	.word	0x0000e44c
    9054:	0000b6f5 	.word	0x0000b6f5
    9058:	00008a2d 	.word	0x00008a2d

0000905c <mqtt_disconnect>:

int mqtt_disconnect(struct mqtt_module *const module, int force_close)
{
    905c:	b530      	push	{r4, r5, lr}
    905e:	b083      	sub	sp, #12
    9060:	0004      	movs	r4, r0
	//force_close is not used by Paho MQTT
	int rc;
	union mqtt_data disconnectResult;
	
	rc = MQTTDisconnect(module->client);
    9062:	69c0      	ldr	r0, [r0, #28]
    9064:	4b08      	ldr	r3, [pc, #32]	; (9088 <mqtt_disconnect+0x2c>)
    9066:	4798      	blx	r3
    9068:	0005      	movs	r5, r0
	
	disconnectResult.disconnected.reason = rc;
    906a:	9001      	str	r0, [sp, #4]
	
	if(module->callback)
    906c:	6823      	ldr	r3, [r4, #0]
    906e:	2b00      	cmp	r3, #0
    9070:	d003      	beq.n	907a <mqtt_disconnect+0x1e>
		module->callback(module, MQTT_CALLBACK_DISCONNECTED, &disconnectResult);
    9072:	aa01      	add	r2, sp, #4
    9074:	2105      	movs	r1, #5
    9076:	0020      	movs	r0, r4
    9078:	4798      	blx	r3
	
	module->isConnected = false;
    907a:	2200      	movs	r2, #0
    907c:	2334      	movs	r3, #52	; 0x34
    907e:	54e2      	strb	r2, [r4, r3]
	return rc;
}
    9080:	0028      	movs	r0, r5
    9082:	b003      	add	sp, #12
    9084:	bd30      	pop	{r4, r5, pc}
    9086:	46c0      	nop			; (mov r8, r8)
    9088:	00008c01 	.word	0x00008c01

0000908c <mqtt_subscribe>:
	
	return rc;
}

int mqtt_subscribe(struct mqtt_module *module, const char *topic, uint8_t qos, messageHandler msgHandler)
{
    908c:	b570      	push	{r4, r5, r6, lr}
    908e:	0004      	movs	r4, r0
	int rc;
	
	rc = MQTTSubscribe(module->client, topic, qos, msgHandler);
    9090:	69c0      	ldr	r0, [r0, #28]
    9092:	4d06      	ldr	r5, [pc, #24]	; (90ac <mqtt_subscribe+0x20>)
    9094:	47a8      	blx	r5
    9096:	0005      	movs	r5, r0
	
	if(module->callback)
    9098:	6823      	ldr	r3, [r4, #0]
    909a:	2b00      	cmp	r3, #0
    909c:	d003      	beq.n	90a6 <mqtt_subscribe+0x1a>
		module->callback(module, MQTT_CALLBACK_SUBSCRIBED, NULL);	
    909e:	2200      	movs	r2, #0
    90a0:	2103      	movs	r1, #3
    90a2:	0020      	movs	r0, r4
    90a4:	4798      	blx	r3
	
	return rc;
}
    90a6:	0028      	movs	r0, r5
    90a8:	bd70      	pop	{r4, r5, r6, pc}
    90aa:	46c0      	nop			; (mov r8, r8)
    90ac:	00008afd 	.word	0x00008afd

000090b0 <MQTTSerialize_connectLength>:
  * Determines the length of the MQTT connect packet that would be produced using the supplied connect options.
  * @param options the options to be used to build the connect packet
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
    90b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    90b2:	0004      	movs	r4, r0
	int len = 0;

	FUNC_ENTRY;

	if (options->MQTTVersion == 3)
    90b4:	7a03      	ldrb	r3, [r0, #8]
    90b6:	2b03      	cmp	r3, #3
    90b8:	d024      	beq.n	9104 <MQTTSerialize_connectLength+0x54>
	int len = 0;
    90ba:	2600      	movs	r6, #0
		len = 12; /* variable depending on MQTT or MQIsdp */
	else if (options->MQTTVersion == 4)
    90bc:	2b04      	cmp	r3, #4
    90be:	d01f      	beq.n	9100 <MQTTSerialize_connectLength+0x50>
		len = 10;

	len += MQTTstrlen(options->clientID)+2;
    90c0:	68e0      	ldr	r0, [r4, #12]
    90c2:	6921      	ldr	r1, [r4, #16]
    90c4:	6962      	ldr	r2, [r4, #20]
    90c6:	4b1b      	ldr	r3, [pc, #108]	; (9134 <MQTTSerialize_connectLength+0x84>)
    90c8:	4798      	blx	r3
    90ca:	1c85      	adds	r5, r0, #2
    90cc:	19ad      	adds	r5, r5, r6
	if (options->willFlag)
    90ce:	7ee3      	ldrb	r3, [r4, #27]
    90d0:	2b00      	cmp	r3, #0
    90d2:	d119      	bne.n	9108 <MQTTSerialize_connectLength+0x58>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
	if (options->username.cstring || options->username.lenstring.data)
    90d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    90d6:	2b00      	cmp	r3, #0
    90d8:	d024      	beq.n	9124 <MQTTSerialize_connectLength+0x74>
		len += MQTTstrlen(options->username)+2;
    90da:	6c20      	ldr	r0, [r4, #64]	; 0x40
    90dc:	6c61      	ldr	r1, [r4, #68]	; 0x44
    90de:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    90e0:	4b14      	ldr	r3, [pc, #80]	; (9134 <MQTTSerialize_connectLength+0x84>)
    90e2:	4798      	blx	r3
    90e4:	3002      	adds	r0, #2
    90e6:	182d      	adds	r5, r5, r0
	if (options->password.cstring || options->password.lenstring.data)
    90e8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    90ea:	2b00      	cmp	r3, #0
    90ec:	d01e      	beq.n	912c <MQTTSerialize_connectLength+0x7c>
		len += MQTTstrlen(options->password)+2;
    90ee:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
    90f0:	6d21      	ldr	r1, [r4, #80]	; 0x50
    90f2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    90f4:	4b0f      	ldr	r3, [pc, #60]	; (9134 <MQTTSerialize_connectLength+0x84>)
    90f6:	4798      	blx	r3
    90f8:	3002      	adds	r0, #2
    90fa:	182d      	adds	r5, r5, r0

	FUNC_EXIT_RC(len);
	return len;
}
    90fc:	0028      	movs	r0, r5
    90fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		len = 10;
    9100:	360a      	adds	r6, #10
    9102:	e7dd      	b.n	90c0 <MQTTSerialize_connectLength+0x10>
		len = 12; /* variable depending on MQTT or MQIsdp */
    9104:	260c      	movs	r6, #12
    9106:	e7db      	b.n	90c0 <MQTTSerialize_connectLength+0x10>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
    9108:	6a60      	ldr	r0, [r4, #36]	; 0x24
    910a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    910c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    910e:	4f09      	ldr	r7, [pc, #36]	; (9134 <MQTTSerialize_connectLength+0x84>)
    9110:	47b8      	blx	r7
    9112:	0006      	movs	r6, r0
    9114:	6b20      	ldr	r0, [r4, #48]	; 0x30
    9116:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9118:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    911a:	47b8      	blx	r7
    911c:	1836      	adds	r6, r6, r0
    911e:	3604      	adds	r6, #4
    9120:	19ad      	adds	r5, r5, r6
    9122:	e7d7      	b.n	90d4 <MQTTSerialize_connectLength+0x24>
	if (options->username.cstring || options->username.lenstring.data)
    9124:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    9126:	2b00      	cmp	r3, #0
    9128:	d1d7      	bne.n	90da <MQTTSerialize_connectLength+0x2a>
    912a:	e7dd      	b.n	90e8 <MQTTSerialize_connectLength+0x38>
	if (options->password.cstring || options->password.lenstring.data)
    912c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    912e:	2b00      	cmp	r3, #0
    9130:	d1dd      	bne.n	90ee <MQTTSerialize_connectLength+0x3e>
    9132:	e7e3      	b.n	90fc <MQTTSerialize_connectLength+0x4c>
    9134:	00009619 	.word	0x00009619

00009138 <MQTTSerialize_connect>:
  * @param len the length in bytes of the supplied buffer
  * @param options the options to be used to build the connect packet
  * @return serialized length, or error if 0
  */
int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
    9138:	b5f0      	push	{r4, r5, r6, r7, lr}
    913a:	b083      	sub	sp, #12
    913c:	0006      	movs	r6, r0
    913e:	000f      	movs	r7, r1
    9140:	0015      	movs	r5, r2
	unsigned char *ptr = buf;
    9142:	9001      	str	r0, [sp, #4]
	MQTTConnectFlags flags = {0};
	int len = 0;
	int rc = -1;

	FUNC_ENTRY;
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
    9144:	0010      	movs	r0, r2
    9146:	4b45      	ldr	r3, [pc, #276]	; (925c <MQTTSerialize_connect+0x124>)
    9148:	4798      	blx	r3
    914a:	0004      	movs	r4, r0
    914c:	4b44      	ldr	r3, [pc, #272]	; (9260 <MQTTSerialize_connect+0x128>)
    914e:	4798      	blx	r3
    9150:	42b8      	cmp	r0, r7
    9152:	dd00      	ble.n	9156 <MQTTSerialize_connect+0x1e>
    9154:	e07f      	b.n	9256 <MQTTSerialize_connect+0x11e>
		goto exit;
	}

	header.byte = 0;
	header.bits.type = CONNECT;
	writeChar(&ptr, header.byte); /* write header */
    9156:	2110      	movs	r1, #16
    9158:	a801      	add	r0, sp, #4
    915a:	4b42      	ldr	r3, [pc, #264]	; (9264 <MQTTSerialize_connect+0x12c>)
    915c:	4798      	blx	r3

	ptr += MQTTPacket_encode(ptr, len); /* write remaining length */
    915e:	0021      	movs	r1, r4
    9160:	9801      	ldr	r0, [sp, #4]
    9162:	4b41      	ldr	r3, [pc, #260]	; (9268 <MQTTSerialize_connect+0x130>)
    9164:	4798      	blx	r3
    9166:	9b01      	ldr	r3, [sp, #4]
    9168:	469c      	mov	ip, r3
    916a:	4460      	add	r0, ip
    916c:	9001      	str	r0, [sp, #4]

	if (options->MQTTVersion == 4)
    916e:	7a2b      	ldrb	r3, [r5, #8]
    9170:	2b04      	cmp	r3, #4
    9172:	d045      	beq.n	9200 <MQTTSerialize_connect+0xc8>
		writeCString(&ptr, "MQTT");
		writeChar(&ptr, (char) 4);
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
    9174:	493d      	ldr	r1, [pc, #244]	; (926c <MQTTSerialize_connect+0x134>)
    9176:	a801      	add	r0, sp, #4
    9178:	4b3d      	ldr	r3, [pc, #244]	; (9270 <MQTTSerialize_connect+0x138>)
    917a:	4798      	blx	r3
		writeChar(&ptr, (char) 3);
    917c:	2103      	movs	r1, #3
    917e:	a801      	add	r0, sp, #4
    9180:	4b38      	ldr	r3, [pc, #224]	; (9264 <MQTTSerialize_connect+0x12c>)
    9182:	4798      	blx	r3
	}

	flags.all = 0;
	flags.bits.cleansession = options->cleansession;
    9184:	7ea9      	ldrb	r1, [r5, #26]
    9186:	2301      	movs	r3, #1
    9188:	4019      	ands	r1, r3
	flags.bits.will = (options->willFlag) ? 1 : 0;
    918a:	7eea      	ldrb	r2, [r5, #27]
    918c:	1e50      	subs	r0, r2, #1
    918e:	4182      	sbcs	r2, r0
    9190:	b2d2      	uxtb	r2, r2
    9192:	4013      	ands	r3, r2
    9194:	009b      	lsls	r3, r3, #2
    9196:	0049      	lsls	r1, r1, #1
	if (flags.bits.will)
    9198:	4319      	orrs	r1, r3
    919a:	2b00      	cmp	r3, #0
    919c:	d00b      	beq.n	91b6 <MQTTSerialize_connect+0x7e>
	{
		flags.bits.willQoS = options->will.qos;
    919e:	233d      	movs	r3, #61	; 0x3d
    91a0:	5cea      	ldrb	r2, [r5, r3]
    91a2:	3b3a      	subs	r3, #58	; 0x3a
    91a4:	4013      	ands	r3, r2
    91a6:	00db      	lsls	r3, r3, #3
		flags.bits.willRetain = options->will.retained;
    91a8:	223c      	movs	r2, #60	; 0x3c
    91aa:	5ca8      	ldrb	r0, [r5, r2]
    91ac:	3a3b      	subs	r2, #59	; 0x3b
    91ae:	4002      	ands	r2, r0
    91b0:	0152      	lsls	r2, r2, #5
    91b2:	4319      	orrs	r1, r3
    91b4:	4311      	orrs	r1, r2
	}

	if (options->username.cstring || options->username.lenstring.data)
    91b6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
    91b8:	2b00      	cmp	r3, #0
    91ba:	d02a      	beq.n	9212 <MQTTSerialize_connect+0xda>
		flags.bits.username = 1;
    91bc:	2380      	movs	r3, #128	; 0x80
    91be:	4319      	orrs	r1, r3
	if (options->password.cstring || options->password.lenstring.data)
    91c0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
    91c2:	2b00      	cmp	r3, #0
    91c4:	d029      	beq.n	921a <MQTTSerialize_connect+0xe2>
		flags.bits.password = 1;
    91c6:	2340      	movs	r3, #64	; 0x40
    91c8:	4319      	orrs	r1, r3

	writeChar(&ptr, flags.all);
    91ca:	b2cc      	uxtb	r4, r1
    91cc:	0021      	movs	r1, r4
    91ce:	a801      	add	r0, sp, #4
    91d0:	4b24      	ldr	r3, [pc, #144]	; (9264 <MQTTSerialize_connect+0x12c>)
    91d2:	4798      	blx	r3
	writeInt(&ptr, options->keepAliveInterval);
    91d4:	8b29      	ldrh	r1, [r5, #24]
    91d6:	a801      	add	r0, sp, #4
    91d8:	4b26      	ldr	r3, [pc, #152]	; (9274 <MQTTSerialize_connect+0x13c>)
    91da:	4798      	blx	r3
	writeMQTTString(&ptr, options->clientID);
    91dc:	68e9      	ldr	r1, [r5, #12]
    91de:	692a      	ldr	r2, [r5, #16]
    91e0:	696b      	ldr	r3, [r5, #20]
    91e2:	a801      	add	r0, sp, #4
    91e4:	4f24      	ldr	r7, [pc, #144]	; (9278 <MQTTSerialize_connect+0x140>)
    91e6:	47b8      	blx	r7
	if (options->willFlag)
    91e8:	7eeb      	ldrb	r3, [r5, #27]
    91ea:	2b00      	cmp	r3, #0
    91ec:	d119      	bne.n	9222 <MQTTSerialize_connect+0xea>
	{
		writeMQTTString(&ptr, options->will.topicName);
		writeMQTTString(&ptr, options->will.message);
	}
	if (flags.bits.username)
    91ee:	b263      	sxtb	r3, r4
    91f0:	2b00      	cmp	r3, #0
    91f2:	db22      	blt.n	923a <MQTTSerialize_connect+0x102>
		writeMQTTString(&ptr, options->username);
	if (flags.bits.password)
    91f4:	0663      	lsls	r3, r4, #25
    91f6:	d427      	bmi.n	9248 <MQTTSerialize_connect+0x110>
		writeMQTTString(&ptr, options->password);

	rc = ptr - buf;
    91f8:	9b01      	ldr	r3, [sp, #4]
    91fa:	1b98      	subs	r0, r3, r6

	exit: FUNC_EXIT_RC(rc);
	return rc;
}
    91fc:	b003      	add	sp, #12
    91fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		writeCString(&ptr, "MQTT");
    9200:	491e      	ldr	r1, [pc, #120]	; (927c <MQTTSerialize_connect+0x144>)
    9202:	a801      	add	r0, sp, #4
    9204:	4b1a      	ldr	r3, [pc, #104]	; (9270 <MQTTSerialize_connect+0x138>)
    9206:	4798      	blx	r3
		writeChar(&ptr, (char) 4);
    9208:	2104      	movs	r1, #4
    920a:	a801      	add	r0, sp, #4
    920c:	4b15      	ldr	r3, [pc, #84]	; (9264 <MQTTSerialize_connect+0x12c>)
    920e:	4798      	blx	r3
    9210:	e7b8      	b.n	9184 <MQTTSerialize_connect+0x4c>
	if (options->username.cstring || options->username.lenstring.data)
    9212:	6cab      	ldr	r3, [r5, #72]	; 0x48
    9214:	2b00      	cmp	r3, #0
    9216:	d1d1      	bne.n	91bc <MQTTSerialize_connect+0x84>
    9218:	e7d2      	b.n	91c0 <MQTTSerialize_connect+0x88>
	if (options->password.cstring || options->password.lenstring.data)
    921a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    921c:	2b00      	cmp	r3, #0
    921e:	d1d2      	bne.n	91c6 <MQTTSerialize_connect+0x8e>
    9220:	e7d3      	b.n	91ca <MQTTSerialize_connect+0x92>
		writeMQTTString(&ptr, options->will.topicName);
    9222:	6a69      	ldr	r1, [r5, #36]	; 0x24
    9224:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    9226:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    9228:	a801      	add	r0, sp, #4
    922a:	4f13      	ldr	r7, [pc, #76]	; (9278 <MQTTSerialize_connect+0x140>)
    922c:	47b8      	blx	r7
		writeMQTTString(&ptr, options->will.message);
    922e:	6b29      	ldr	r1, [r5, #48]	; 0x30
    9230:	6b6a      	ldr	r2, [r5, #52]	; 0x34
    9232:	6bab      	ldr	r3, [r5, #56]	; 0x38
    9234:	a801      	add	r0, sp, #4
    9236:	47b8      	blx	r7
    9238:	e7d9      	b.n	91ee <MQTTSerialize_connect+0xb6>
		writeMQTTString(&ptr, options->username);
    923a:	6c29      	ldr	r1, [r5, #64]	; 0x40
    923c:	6c6a      	ldr	r2, [r5, #68]	; 0x44
    923e:	6cab      	ldr	r3, [r5, #72]	; 0x48
    9240:	a801      	add	r0, sp, #4
    9242:	4f0d      	ldr	r7, [pc, #52]	; (9278 <MQTTSerialize_connect+0x140>)
    9244:	47b8      	blx	r7
    9246:	e7d5      	b.n	91f4 <MQTTSerialize_connect+0xbc>
		writeMQTTString(&ptr, options->password);
    9248:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
    924a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    924c:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    924e:	a801      	add	r0, sp, #4
    9250:	4c09      	ldr	r4, [pc, #36]	; (9278 <MQTTSerialize_connect+0x140>)
    9252:	47a0      	blx	r4
    9254:	e7d0      	b.n	91f8 <MQTTSerialize_connect+0xc0>
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
    9256:	2002      	movs	r0, #2
    9258:	4240      	negs	r0, r0
	return rc;
    925a:	e7cf      	b.n	91fc <MQTTSerialize_connect+0xc4>
    925c:	000090b1 	.word	0x000090b1
    9260:	000094bd 	.word	0x000094bd
    9264:	0000951f 	.word	0x0000951f
    9268:	00009435 	.word	0x00009435
    926c:	0000e4ac 	.word	0x0000e4ac
    9270:	00009555 	.word	0x00009555
    9274:	0000952b 	.word	0x0000952b
    9278:	0000958d 	.word	0x0000958d
    927c:	0000e4a4 	.word	0x0000e4a4

00009280 <MQTTDeserialize_connack>:
  * @param buf the raw buffer data, of the correct length determined by the remaining length field
  * @param len the length in bytes of the data in the supplied buffer
  * @return error code.  1 is success, 0 is failure
  */
int MQTTDeserialize_connack(unsigned char* sessionPresent, unsigned char* connack_rc, unsigned char* buf, int buflen)
{
    9280:	b570      	push	{r4, r5, r6, lr}
    9282:	b082      	sub	sp, #8
    9284:	0005      	movs	r5, r0
    9286:	000c      	movs	r4, r1
	MQTTHeader header = {0};
	unsigned char* curdata = buf;
    9288:	9201      	str	r2, [sp, #4]
	int rc = 0;
	int mylen;
	MQTTConnackFlags flags = {0};

	FUNC_ENTRY;
	header.byte = readChar(&curdata);
    928a:	a801      	add	r0, sp, #4
    928c:	4b0e      	ldr	r3, [pc, #56]	; (92c8 <MQTTDeserialize_connack+0x48>)
    928e:	4798      	blx	r3
	if (header.bits.type != CONNACK)
    9290:	23f0      	movs	r3, #240	; 0xf0
    9292:	4003      	ands	r3, r0
	int rc = 0;
    9294:	2000      	movs	r0, #0
	if (header.bits.type != CONNACK)
    9296:	2b20      	cmp	r3, #32
    9298:	d001      	beq.n	929e <MQTTDeserialize_connack+0x1e>

	rc = 1;
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    929a:	b002      	add	sp, #8
    929c:	bd70      	pop	{r4, r5, r6, pc}
	curdata += (rc = MQTTPacket_decodeBuf(curdata, &mylen)); /* read remaining length */
    929e:	4669      	mov	r1, sp
    92a0:	9801      	ldr	r0, [sp, #4]
    92a2:	4b0a      	ldr	r3, [pc, #40]	; (92cc <MQTTDeserialize_connack+0x4c>)
    92a4:	4798      	blx	r3
    92a6:	9b01      	ldr	r3, [sp, #4]
    92a8:	181b      	adds	r3, r3, r0
    92aa:	9301      	str	r3, [sp, #4]
	if (enddata - curdata < 2)
    92ac:	9b00      	ldr	r3, [sp, #0]
    92ae:	2b01      	cmp	r3, #1
    92b0:	ddf3      	ble.n	929a <MQTTDeserialize_connack+0x1a>
	flags.all = readChar(&curdata);
    92b2:	a801      	add	r0, sp, #4
    92b4:	4e04      	ldr	r6, [pc, #16]	; (92c8 <MQTTDeserialize_connack+0x48>)
    92b6:	47b0      	blx	r6
	*sessionPresent = flags.bits.sessionpresent;
    92b8:	0600      	lsls	r0, r0, #24
    92ba:	0fc0      	lsrs	r0, r0, #31
    92bc:	7028      	strb	r0, [r5, #0]
	*connack_rc = readChar(&curdata);
    92be:	a801      	add	r0, sp, #4
    92c0:	47b0      	blx	r6
    92c2:	7020      	strb	r0, [r4, #0]
	rc = 1;
    92c4:	2001      	movs	r0, #1
    92c6:	e7e8      	b.n	929a <MQTTDeserialize_connack+0x1a>
    92c8:	00009513 	.word	0x00009513
    92cc:	000094e5 	.word	0x000094e5

000092d0 <MQTTSerialize_zero>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @param packettype the message type
  * @return serialized length, or error if 0
  */
int MQTTSerialize_zero(unsigned char* buf, int buflen, unsigned char packettype)
{
    92d0:	b510      	push	{r4, lr}
    92d2:	b082      	sub	sp, #8
    92d4:	0004      	movs	r4, r0
	MQTTHeader header = {0};
	int rc = -1;
	unsigned char *ptr = buf;
    92d6:	9001      	str	r0, [sp, #4]

	FUNC_ENTRY;
	if (buflen < 2)
    92d8:	2901      	cmp	r1, #1
    92da:	dd0f      	ble.n	92fc <MQTTSerialize_zero+0x2c>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
		goto exit;
	}
	header.byte = 0;
	header.bits.type = packettype;
    92dc:	210f      	movs	r1, #15
    92de:	4011      	ands	r1, r2
	writeChar(&ptr, header.byte); /* write header */
    92e0:	0109      	lsls	r1, r1, #4
    92e2:	a801      	add	r0, sp, #4
    92e4:	4b07      	ldr	r3, [pc, #28]	; (9304 <MQTTSerialize_zero+0x34>)
    92e6:	4798      	blx	r3

	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
    92e8:	2100      	movs	r1, #0
    92ea:	9801      	ldr	r0, [sp, #4]
    92ec:	4b06      	ldr	r3, [pc, #24]	; (9308 <MQTTSerialize_zero+0x38>)
    92ee:	4798      	blx	r3
    92f0:	9b01      	ldr	r3, [sp, #4]
    92f2:	469c      	mov	ip, r3
    92f4:	4460      	add	r0, ip
	rc = ptr - buf;
    92f6:	1b00      	subs	r0, r0, r4
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    92f8:	b002      	add	sp, #8
    92fa:	bd10      	pop	{r4, pc}
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
    92fc:	2002      	movs	r0, #2
    92fe:	4240      	negs	r0, r0
	return rc;
    9300:	e7fa      	b.n	92f8 <MQTTSerialize_zero+0x28>
    9302:	46c0      	nop			; (mov r8, r8)
    9304:	0000951f 	.word	0x0000951f
    9308:	00009435 	.word	0x00009435

0000930c <MQTTSerialize_disconnect>:
  * @param buf the buffer into which the packet will be serialized
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_disconnect(unsigned char* buf, int buflen)
{
    930c:	b510      	push	{r4, lr}
	return MQTTSerialize_zero(buf, buflen, DISCONNECT);
    930e:	220e      	movs	r2, #14
    9310:	4b01      	ldr	r3, [pc, #4]	; (9318 <MQTTSerialize_disconnect+0xc>)
    9312:	4798      	blx	r3
}
    9314:	bd10      	pop	{r4, pc}
    9316:	46c0      	nop			; (mov r8, r8)
    9318:	000092d1 	.word	0x000092d1

0000931c <MQTTSerialize_pingreq>:
  * @param buf the buffer into which the packet will be serialized
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_pingreq(unsigned char* buf, int buflen)
{
    931c:	b510      	push	{r4, lr}
	return MQTTSerialize_zero(buf, buflen, PINGREQ);
    931e:	220c      	movs	r2, #12
    9320:	4b01      	ldr	r3, [pc, #4]	; (9328 <MQTTSerialize_pingreq+0xc>)
    9322:	4798      	blx	r3
}
    9324:	bd10      	pop	{r4, pc}
    9326:	46c0      	nop			; (mov r8, r8)
    9328:	000092d1 	.word	0x000092d1

0000932c <MQTTDeserialize_publish>:
  * @param buflen the length in bytes of the data in the supplied buffer
  * @return error code.  1 is success
  */
int MQTTDeserialize_publish(unsigned char* dup, int* qos, unsigned char* retained, unsigned short* packetid, MQTTString* topicName,
		unsigned char** payload, int* payloadlen, unsigned char* buf, int buflen)
{
    932c:	b5f0      	push	{r4, r5, r6, r7, lr}
    932e:	b085      	sub	sp, #20
    9330:	0005      	movs	r5, r0
    9332:	000e      	movs	r6, r1
    9334:	0014      	movs	r4, r2
    9336:	9301      	str	r3, [sp, #4]
	MQTTHeader header = {0};
	unsigned char* curdata = buf;
    9338:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    933a:	9303      	str	r3, [sp, #12]
	unsigned char* enddata = NULL;
	int rc = 0;
	int mylen = 0;
    933c:	2300      	movs	r3, #0
    933e:	9302      	str	r3, [sp, #8]

	FUNC_ENTRY;
	header.byte = readChar(&curdata);
    9340:	a803      	add	r0, sp, #12
    9342:	4b1c      	ldr	r3, [pc, #112]	; (93b4 <MQTTDeserialize_publish+0x88>)
    9344:	4798      	blx	r3
    9346:	0003      	movs	r3, r0
	if (header.bits.type != PUBLISH)
    9348:	22f0      	movs	r2, #240	; 0xf0
    934a:	4010      	ands	r0, r2
	int rc = 0;
    934c:	2700      	movs	r7, #0
	if (header.bits.type != PUBLISH)
    934e:	2830      	cmp	r0, #48	; 0x30
    9350:	d002      	beq.n	9358 <MQTTDeserialize_publish+0x2c>
	*payload = curdata;
	rc = 1;
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    9352:	0038      	movs	r0, r7
    9354:	b005      	add	sp, #20
    9356:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*dup = header.bits.dup;
    9358:	071a      	lsls	r2, r3, #28
    935a:	0fd2      	lsrs	r2, r2, #31
    935c:	702a      	strb	r2, [r5, #0]
	*qos = header.bits.qos;
    935e:	075a      	lsls	r2, r3, #29
    9360:	0f92      	lsrs	r2, r2, #30
    9362:	6032      	str	r2, [r6, #0]
	*retained = header.bits.retain;
    9364:	07db      	lsls	r3, r3, #31
    9366:	0fdb      	lsrs	r3, r3, #31
    9368:	7023      	strb	r3, [r4, #0]
	curdata += (rc = MQTTPacket_decodeBuf(curdata, &mylen)); /* read remaining length */
    936a:	a902      	add	r1, sp, #8
    936c:	9803      	ldr	r0, [sp, #12]
    936e:	4b12      	ldr	r3, [pc, #72]	; (93b8 <MQTTDeserialize_publish+0x8c>)
    9370:	4798      	blx	r3
    9372:	0007      	movs	r7, r0
    9374:	9b03      	ldr	r3, [sp, #12]
    9376:	181c      	adds	r4, r3, r0
    9378:	9403      	str	r4, [sp, #12]
	enddata = curdata + mylen;
    937a:	9b02      	ldr	r3, [sp, #8]
    937c:	469c      	mov	ip, r3
    937e:	4464      	add	r4, ip
	if (!readMQTTLenString(topicName, &curdata, enddata) ||
    9380:	0022      	movs	r2, r4
    9382:	a903      	add	r1, sp, #12
    9384:	980a      	ldr	r0, [sp, #40]	; 0x28
    9386:	4b0d      	ldr	r3, [pc, #52]	; (93bc <MQTTDeserialize_publish+0x90>)
    9388:	4798      	blx	r3
    938a:	2800      	cmp	r0, #0
    938c:	d0e1      	beq.n	9352 <MQTTDeserialize_publish+0x26>
		enddata - curdata < 0) /* do we have enough data to read the protocol version byte? */
    938e:	9b03      	ldr	r3, [sp, #12]
    9390:	1ae3      	subs	r3, r4, r3
	if (!readMQTTLenString(topicName, &curdata, enddata) ||
    9392:	d4de      	bmi.n	9352 <MQTTDeserialize_publish+0x26>
	if (*qos > 0)
    9394:	6833      	ldr	r3, [r6, #0]
    9396:	2b00      	cmp	r3, #0
    9398:	dd04      	ble.n	93a4 <MQTTDeserialize_publish+0x78>
		*packetid = readInt(&curdata);
    939a:	a803      	add	r0, sp, #12
    939c:	4b08      	ldr	r3, [pc, #32]	; (93c0 <MQTTDeserialize_publish+0x94>)
    939e:	4798      	blx	r3
    93a0:	9b01      	ldr	r3, [sp, #4]
    93a2:	8018      	strh	r0, [r3, #0]
	*payloadlen = enddata - curdata;
    93a4:	9b03      	ldr	r3, [sp, #12]
    93a6:	1ae4      	subs	r4, r4, r3
    93a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    93aa:	6014      	str	r4, [r2, #0]
	*payload = curdata;
    93ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    93ae:	6013      	str	r3, [r2, #0]
	rc = 1;
    93b0:	2701      	movs	r7, #1
    93b2:	e7ce      	b.n	9352 <MQTTDeserialize_publish+0x26>
    93b4:	00009513 	.word	0x00009513
    93b8:	000094e5 	.word	0x000094e5
    93bc:	000095d9 	.word	0x000095d9
    93c0:	00009501 	.word	0x00009501

000093c4 <MQTTDeserialize_ack>:
  * @param buf the raw buffer data, of the correct length determined by the remaining length field
  * @param buflen the length in bytes of the data in the supplied buffer
  * @return error code.  1 is success, 0 is failure
  */
int MQTTDeserialize_ack(unsigned char* packettype, unsigned char* dup, unsigned short* packetid, unsigned char* buf, int buflen)
{
    93c4:	b570      	push	{r4, r5, r6, lr}
    93c6:	b082      	sub	sp, #8
    93c8:	0005      	movs	r5, r0
    93ca:	000e      	movs	r6, r1
    93cc:	0014      	movs	r4, r2
	MQTTHeader header = {0};
	unsigned char* curdata = buf;
    93ce:	9301      	str	r3, [sp, #4]
	unsigned char* enddata = NULL;
	int rc = 0;
	int mylen;

	FUNC_ENTRY;
	header.byte = readChar(&curdata);
    93d0:	a801      	add	r0, sp, #4
    93d2:	4b0c      	ldr	r3, [pc, #48]	; (9404 <MQTTDeserialize_ack+0x40>)
    93d4:	4798      	blx	r3
	*dup = header.bits.dup;
    93d6:	0703      	lsls	r3, r0, #28
    93d8:	0fdb      	lsrs	r3, r3, #31
    93da:	7033      	strb	r3, [r6, #0]
	*packettype = header.bits.type;
    93dc:	0600      	lsls	r0, r0, #24
    93de:	0f00      	lsrs	r0, r0, #28
    93e0:	7028      	strb	r0, [r5, #0]

	curdata += (rc = MQTTPacket_decodeBuf(curdata, &mylen)); /* read remaining length */
    93e2:	4669      	mov	r1, sp
    93e4:	9801      	ldr	r0, [sp, #4]
    93e6:	4b08      	ldr	r3, [pc, #32]	; (9408 <MQTTDeserialize_ack+0x44>)
    93e8:	4798      	blx	r3
    93ea:	9b01      	ldr	r3, [sp, #4]
    93ec:	181b      	adds	r3, r3, r0
    93ee:	9301      	str	r3, [sp, #4]
	enddata = curdata + mylen;

	if (enddata - curdata < 2)
    93f0:	9b00      	ldr	r3, [sp, #0]
    93f2:	2b01      	cmp	r3, #1
    93f4:	dd04      	ble.n	9400 <MQTTDeserialize_ack+0x3c>
		goto exit;
	*packetid = readInt(&curdata);
    93f6:	a801      	add	r0, sp, #4
    93f8:	4b04      	ldr	r3, [pc, #16]	; (940c <MQTTDeserialize_ack+0x48>)
    93fa:	4798      	blx	r3
    93fc:	8020      	strh	r0, [r4, #0]

	rc = 1;
    93fe:	2001      	movs	r0, #1
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    9400:	b002      	add	sp, #8
    9402:	bd70      	pop	{r4, r5, r6, pc}
    9404:	00009513 	.word	0x00009513
    9408:	000094e5 	.word	0x000094e5
    940c:	00009501 	.word	0x00009501

00009410 <bufchar>:


static unsigned char* bufptr;

int bufchar(unsigned char* c, int count)
{
    9410:	b530      	push	{r4, r5, lr}
	int i;

	for (i = 0; i < count; ++i)
    9412:	2900      	cmp	r1, #0
    9414:	dd0a      	ble.n	942c <bufchar+0x1c>
    9416:	4b06      	ldr	r3, [pc, #24]	; (9430 <bufchar+0x20>)
    9418:	681b      	ldr	r3, [r3, #0]
    941a:	185d      	adds	r5, r3, r1
    941c:	002c      	movs	r4, r5
		*c = *bufptr++;
    941e:	781a      	ldrb	r2, [r3, #0]
    9420:	7002      	strb	r2, [r0, #0]
    9422:	3301      	adds	r3, #1
	for (i = 0; i < count; ++i)
    9424:	42a3      	cmp	r3, r4
    9426:	d1fa      	bne.n	941e <bufchar+0xe>
    9428:	4b01      	ldr	r3, [pc, #4]	; (9430 <bufchar+0x20>)
    942a:	601d      	str	r5, [r3, #0]
	return count;
}
    942c:	0008      	movs	r0, r1
    942e:	bd30      	pop	{r4, r5, pc}
    9430:	200007dc 	.word	0x200007dc

00009434 <MQTTPacket_encode>:
{
    9434:	b5f0      	push	{r4, r5, r6, r7, lr}
    9436:	b083      	sub	sp, #12
    9438:	2500      	movs	r5, #0
		char d = length % 128;
    943a:	267f      	movs	r6, #127	; 0x7f
			d |= 0x80;
    943c:	2780      	movs	r7, #128	; 0x80
    943e:	427f      	negs	r7, r7
    9440:	9501      	str	r5, [sp, #4]
		char d = length % 128;
    9442:	17ca      	asrs	r2, r1, #31
    9444:	0e54      	lsrs	r4, r2, #25
    9446:	190b      	adds	r3, r1, r4
    9448:	4033      	ands	r3, r6
    944a:	1b1b      	subs	r3, r3, r4
    944c:	b2db      	uxtb	r3, r3
		length /= 128;
    944e:	4032      	ands	r2, r6
    9450:	1851      	adds	r1, r2, r1
    9452:	11c9      	asrs	r1, r1, #7
		if (length > 0)
    9454:	2900      	cmp	r1, #0
    9456:	dd03      	ble.n	9460 <MQTTPacket_encode+0x2c>
			d |= 0x80;
    9458:	433b      	orrs	r3, r7
		buf[rc++] = d;
    945a:	5543      	strb	r3, [r0, r5]
    945c:	3501      	adds	r5, #1
    945e:	e7ef      	b.n	9440 <MQTTPacket_encode+0xc>
    9460:	5543      	strb	r3, [r0, r5]
    9462:	9801      	ldr	r0, [sp, #4]
    9464:	3001      	adds	r0, #1
}
    9466:	b003      	add	sp, #12
    9468:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000946a <MQTTPacket_decode>:
{
    946a:	b5f0      	push	{r4, r5, r6, r7, lr}
    946c:	46ce      	mov	lr, r9
    946e:	4647      	mov	r7, r8
    9470:	b580      	push	{r7, lr}
    9472:	b083      	sub	sp, #12
    9474:	4680      	mov	r8, r0
    9476:	000f      	movs	r7, r1
	*value = 0;
    9478:	2300      	movs	r3, #0
    947a:	600b      	str	r3, [r1, #0]
		if (++len > MAX_NO_OF_REMAINING_LENGTH_BYTES)
    947c:	2401      	movs	r4, #1
	int multiplier = 1;
    947e:	2601      	movs	r6, #1
		rc = (*getcharfn)(&c, 1);
    9480:	466b      	mov	r3, sp
    9482:	1ddd      	adds	r5, r3, #7
		*value += (c & 127) * multiplier;
    9484:	237f      	movs	r3, #127	; 0x7f
    9486:	4699      	mov	r9, r3
		rc = (*getcharfn)(&c, 1);
    9488:	2101      	movs	r1, #1
    948a:	0028      	movs	r0, r5
    948c:	47c0      	blx	r8
		if (rc != 1)
    948e:	2801      	cmp	r0, #1
    9490:	d10e      	bne.n	94b0 <MQTTPacket_decode+0x46>
		*value += (c & 127) * multiplier;
    9492:	782b      	ldrb	r3, [r5, #0]
    9494:	464a      	mov	r2, r9
    9496:	401a      	ands	r2, r3
    9498:	4372      	muls	r2, r6
    949a:	6839      	ldr	r1, [r7, #0]
    949c:	468c      	mov	ip, r1
    949e:	4462      	add	r2, ip
    94a0:	603a      	str	r2, [r7, #0]
		multiplier *= 128;
    94a2:	01f6      	lsls	r6, r6, #7
	} while ((c & 128) != 0);
    94a4:	b25b      	sxtb	r3, r3
    94a6:	2b00      	cmp	r3, #0
    94a8:	da02      	bge.n	94b0 <MQTTPacket_decode+0x46>
		if (++len > MAX_NO_OF_REMAINING_LENGTH_BYTES)
    94aa:	3401      	adds	r4, #1
    94ac:	2c05      	cmp	r4, #5
    94ae:	d1eb      	bne.n	9488 <MQTTPacket_decode+0x1e>
}
    94b0:	0020      	movs	r0, r4
    94b2:	b003      	add	sp, #12
    94b4:	bc0c      	pop	{r2, r3}
    94b6:	4690      	mov	r8, r2
    94b8:	4699      	mov	r9, r3
    94ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

000094bc <MQTTPacket_len>:
{
    94bc:	0003      	movs	r3, r0
	rem_len += 1; /* header byte */
    94be:	1c42      	adds	r2, r0, #1
		rem_len += 1;
    94c0:	3002      	adds	r0, #2
	if (rem_len < 128)
    94c2:	2a7f      	cmp	r2, #127	; 0x7f
    94c4:	dd07      	ble.n	94d6 <MQTTPacket_len+0x1a>
	else if (rem_len < 16384)
    94c6:	4905      	ldr	r1, [pc, #20]	; (94dc <MQTTPacket_len+0x20>)
		rem_len += 2;
    94c8:	1cd8      	adds	r0, r3, #3
	else if (rem_len < 16384)
    94ca:	428a      	cmp	r2, r1
    94cc:	dd03      	ble.n	94d6 <MQTTPacket_len+0x1a>
	else if (rem_len < 2097151)
    94ce:	4904      	ldr	r1, [pc, #16]	; (94e0 <MQTTPacket_len+0x24>)
		rem_len += 4;
    94d0:	1d58      	adds	r0, r3, #5
	else if (rem_len < 2097151)
    94d2:	428a      	cmp	r2, r1
    94d4:	dd00      	ble.n	94d8 <MQTTPacket_len+0x1c>
}
    94d6:	4770      	bx	lr
		rem_len += 3;
    94d8:	1d18      	adds	r0, r3, #4
    94da:	e7fc      	b.n	94d6 <MQTTPacket_len+0x1a>
    94dc:	00003fff 	.word	0x00003fff
    94e0:	001ffffe 	.word	0x001ffffe

000094e4 <MQTTPacket_decodeBuf>:


int MQTTPacket_decodeBuf(unsigned char* buf, int* value)
{
    94e4:	b510      	push	{r4, lr}
	bufptr = buf;
    94e6:	4b03      	ldr	r3, [pc, #12]	; (94f4 <MQTTPacket_decodeBuf+0x10>)
    94e8:	6018      	str	r0, [r3, #0]
	return MQTTPacket_decode(bufchar, value);
    94ea:	4803      	ldr	r0, [pc, #12]	; (94f8 <MQTTPacket_decodeBuf+0x14>)
    94ec:	4b03      	ldr	r3, [pc, #12]	; (94fc <MQTTPacket_decodeBuf+0x18>)
    94ee:	4798      	blx	r3
}
    94f0:	bd10      	pop	{r4, pc}
    94f2:	46c0      	nop			; (mov r8, r8)
    94f4:	200007dc 	.word	0x200007dc
    94f8:	00009411 	.word	0x00009411
    94fc:	0000946b 	.word	0x0000946b

00009500 <readInt>:
 * Calculates an integer from two bytes read from the input buffer
 * @param pptr pointer to the input buffer - incremented by the number of bytes used & returned
 * @return the integer value calculated
 */
int readInt(unsigned char** pptr)
{
    9500:	0001      	movs	r1, r0
	unsigned char* ptr = *pptr;
    9502:	6802      	ldr	r2, [r0, #0]
	int len = 256*(*ptr) + (*(ptr+1));
    9504:	7813      	ldrb	r3, [r2, #0]
    9506:	021b      	lsls	r3, r3, #8
    9508:	7850      	ldrb	r0, [r2, #1]
    950a:	1818      	adds	r0, r3, r0
	*pptr += 2;
    950c:	3202      	adds	r2, #2
    950e:	600a      	str	r2, [r1, #0]
	return len;
}
    9510:	4770      	bx	lr

00009512 <readChar>:
 * Reads one character from the input buffer.
 * @param pptr pointer to the input buffer - incremented by the number of bytes used & returned
 * @return the character read
 */
char readChar(unsigned char** pptr)
{
    9512:	0002      	movs	r2, r0
	char c = **pptr;
    9514:	6803      	ldr	r3, [r0, #0]
    9516:	7818      	ldrb	r0, [r3, #0]
	(*pptr)++;
    9518:	3301      	adds	r3, #1
    951a:	6013      	str	r3, [r2, #0]
	return c;
}
    951c:	4770      	bx	lr

0000951e <writeChar>:
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param c the character to write
 */
void writeChar(unsigned char** pptr, char c)
{
	**pptr = c;
    951e:	6803      	ldr	r3, [r0, #0]
    9520:	7019      	strb	r1, [r3, #0]
	(*pptr)++;
    9522:	6803      	ldr	r3, [r0, #0]
    9524:	3301      	adds	r3, #1
    9526:	6003      	str	r3, [r0, #0]
}
    9528:	4770      	bx	lr

0000952a <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
    952a:	b530      	push	{r4, r5, lr}
	**pptr = (unsigned char)(anInt / 256);
    952c:	17ca      	asrs	r2, r1, #31
    952e:	23ff      	movs	r3, #255	; 0xff
    9530:	001c      	movs	r4, r3
    9532:	4014      	ands	r4, r2
    9534:	1864      	adds	r4, r4, r1
    9536:	1224      	asrs	r4, r4, #8
    9538:	6805      	ldr	r5, [r0, #0]
    953a:	702c      	strb	r4, [r5, #0]
	(*pptr)++;
    953c:	6804      	ldr	r4, [r0, #0]
    953e:	1c65      	adds	r5, r4, #1
    9540:	6005      	str	r5, [r0, #0]
	**pptr = (unsigned char)(anInt % 256);
    9542:	0e12      	lsrs	r2, r2, #24
    9544:	1889      	adds	r1, r1, r2
    9546:	400b      	ands	r3, r1
    9548:	1a9b      	subs	r3, r3, r2
    954a:	7063      	strb	r3, [r4, #1]
	(*pptr)++;
    954c:	6803      	ldr	r3, [r0, #0]
    954e:	3301      	adds	r3, #1
    9550:	6003      	str	r3, [r0, #0]
}
    9552:	bd30      	pop	{r4, r5, pc}

00009554 <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
    9554:	b570      	push	{r4, r5, r6, lr}
    9556:	0004      	movs	r4, r0
    9558:	000e      	movs	r6, r1
	int len = strlen(string);
    955a:	0008      	movs	r0, r1
    955c:	4b08      	ldr	r3, [pc, #32]	; (9580 <writeCString+0x2c>)
    955e:	4798      	blx	r3
    9560:	0005      	movs	r5, r0
	writeInt(pptr, len);
    9562:	0001      	movs	r1, r0
    9564:	0020      	movs	r0, r4
    9566:	4b07      	ldr	r3, [pc, #28]	; (9584 <writeCString+0x30>)
    9568:	4798      	blx	r3
	memcpy(*pptr, string, len);
    956a:	002a      	movs	r2, r5
    956c:	0031      	movs	r1, r6
    956e:	6820      	ldr	r0, [r4, #0]
    9570:	4b05      	ldr	r3, [pc, #20]	; (9588 <writeCString+0x34>)
    9572:	4798      	blx	r3
	*pptr += len;
    9574:	6823      	ldr	r3, [r4, #0]
    9576:	469c      	mov	ip, r3
    9578:	4465      	add	r5, ip
    957a:	6025      	str	r5, [r4, #0]
}
    957c:	bd70      	pop	{r4, r5, r6, pc}
    957e:	46c0      	nop			; (mov r8, r8)
    9580:	0000bbdb 	.word	0x0000bbdb
    9584:	0000952b 	.word	0x0000952b
    9588:	0000b6f5 	.word	0x0000b6f5

0000958c <writeMQTTString>:
	return len;
}


void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
    958c:	b530      	push	{r4, r5, lr}
    958e:	b085      	sub	sp, #20
    9590:	0005      	movs	r5, r0
    9592:	9101      	str	r1, [sp, #4]
    9594:	9303      	str	r3, [sp, #12]
    9596:	1e14      	subs	r4, r2, #0
	if (mqttstring.lenstring.len > 0)
    9598:	dc06      	bgt.n	95a8 <writeMQTTString+0x1c>
    959a:	9901      	ldr	r1, [sp, #4]
	{
		writeInt(pptr, mqttstring.lenstring.len);
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
		*pptr += mqttstring.lenstring.len;
	}
	else if (mqttstring.cstring)
    959c:	2900      	cmp	r1, #0
    959e:	d010      	beq.n	95c2 <writeMQTTString+0x36>
		writeCString(pptr, mqttstring.cstring);
    95a0:	4b0a      	ldr	r3, [pc, #40]	; (95cc <writeMQTTString+0x40>)
    95a2:	4798      	blx	r3
	else
		writeInt(pptr, 0);
}
    95a4:	b005      	add	sp, #20
    95a6:	bd30      	pop	{r4, r5, pc}
		writeInt(pptr, mqttstring.lenstring.len);
    95a8:	0011      	movs	r1, r2
    95aa:	4b09      	ldr	r3, [pc, #36]	; (95d0 <writeMQTTString+0x44>)
    95ac:	4798      	blx	r3
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
    95ae:	0022      	movs	r2, r4
    95b0:	9903      	ldr	r1, [sp, #12]
    95b2:	6828      	ldr	r0, [r5, #0]
    95b4:	4b07      	ldr	r3, [pc, #28]	; (95d4 <writeMQTTString+0x48>)
    95b6:	4798      	blx	r3
		*pptr += mqttstring.lenstring.len;
    95b8:	682b      	ldr	r3, [r5, #0]
    95ba:	469c      	mov	ip, r3
    95bc:	4464      	add	r4, ip
    95be:	602c      	str	r4, [r5, #0]
    95c0:	e7f0      	b.n	95a4 <writeMQTTString+0x18>
		writeInt(pptr, 0);
    95c2:	2100      	movs	r1, #0
    95c4:	4b02      	ldr	r3, [pc, #8]	; (95d0 <writeMQTTString+0x44>)
    95c6:	4798      	blx	r3
}
    95c8:	e7ec      	b.n	95a4 <writeMQTTString+0x18>
    95ca:	46c0      	nop			; (mov r8, r8)
    95cc:	00009555 	.word	0x00009555
    95d0:	0000952b 	.word	0x0000952b
    95d4:	0000b6f5 	.word	0x0000b6f5

000095d8 <readMQTTLenString>:
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param enddata pointer to the end of the data: do not read beyond
 * @return 1 if successful, 0 if not
 */
int readMQTTLenString(MQTTString* mqttstring, unsigned char** pptr, unsigned char* enddata)
{
    95d8:	b570      	push	{r4, r5, r6, lr}
    95da:	0005      	movs	r5, r0
    95dc:	000c      	movs	r4, r1
    95de:	0016      	movs	r6, r2
	int rc = 0;

	FUNC_ENTRY;
	/* the first two bytes are the length of the string */
	if (enddata - (*pptr) > 1) /* enough length to read the integer? */
    95e0:	680b      	ldr	r3, [r1, #0]
    95e2:	1ad3      	subs	r3, r2, r3
    95e4:	2b01      	cmp	r3, #1
    95e6:	dd12      	ble.n	960e <readMQTTLenString+0x36>
	{
		mqttstring->lenstring.len = readInt(pptr); /* increments pptr to point past length */
    95e8:	0008      	movs	r0, r1
    95ea:	4b0a      	ldr	r3, [pc, #40]	; (9614 <readMQTTLenString+0x3c>)
    95ec:	4798      	blx	r3
    95ee:	6068      	str	r0, [r5, #4]
		if (&(*pptr)[mqttstring->lenstring.len] <= enddata)
    95f0:	6822      	ldr	r2, [r4, #0]
    95f2:	1811      	adds	r1, r2, r0
	int rc = 0;
    95f4:	2300      	movs	r3, #0
		if (&(*pptr)[mqttstring->lenstring.len] <= enddata)
    95f6:	428e      	cmp	r6, r1
    95f8:	d305      	bcc.n	9606 <readMQTTLenString+0x2e>
		{
			mqttstring->lenstring.data = (char*)*pptr;
    95fa:	60aa      	str	r2, [r5, #8]
			*pptr += mqttstring->lenstring.len;
    95fc:	6823      	ldr	r3, [r4, #0]
    95fe:	469c      	mov	ip, r3
    9600:	4460      	add	r0, ip
    9602:	6020      	str	r0, [r4, #0]
			rc = 1;
    9604:	2301      	movs	r3, #1
		}
	}
	mqttstring->cstring = NULL;
    9606:	2200      	movs	r2, #0
    9608:	602a      	str	r2, [r5, #0]
	FUNC_EXIT_RC(rc);
	return rc;
}
    960a:	0018      	movs	r0, r3
    960c:	bd70      	pop	{r4, r5, r6, pc}
	int rc = 0;
    960e:	2300      	movs	r3, #0
    9610:	e7f9      	b.n	9606 <readMQTTLenString+0x2e>
    9612:	46c0      	nop			; (mov r8, r8)
    9614:	00009501 	.word	0x00009501

00009618 <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
    9618:	b500      	push	{lr}
    961a:	b085      	sub	sp, #20
    961c:	9102      	str	r1, [sp, #8]
	int rc = 0;

	if (mqttstring.cstring)
    961e:	2800      	cmp	r0, #0
    9620:	d003      	beq.n	962a <MQTTstrlen+0x12>
		rc = strlen(mqttstring.cstring);
    9622:	4b03      	ldr	r3, [pc, #12]	; (9630 <MQTTstrlen+0x18>)
    9624:	4798      	blx	r3
	else
		rc = mqttstring.lenstring.len;
	return rc;
}
    9626:	b005      	add	sp, #20
    9628:	bd00      	pop	{pc}
		rc = mqttstring.lenstring.len;
    962a:	9802      	ldr	r0, [sp, #8]
	return rc;
    962c:	e7fb      	b.n	9626 <MQTTstrlen+0xe>
    962e:	46c0      	nop			; (mov r8, r8)
    9630:	0000bbdb 	.word	0x0000bbdb

00009634 <MQTTPacket_equals>:
 * @param a the MQTTString to compare
 * @param bptr the C string to compare
 * @return boolean - equal or not
 */
int MQTTPacket_equals(MQTTString* a, char* bptr)
{
    9634:	b570      	push	{r4, r5, r6, lr}
    9636:	000d      	movs	r5, r1
	int alen = 0,
		blen = 0;
	char *aptr;
	
	if (a->cstring)
    9638:	6806      	ldr	r6, [r0, #0]
    963a:	2e00      	cmp	r6, #0
    963c:	d00b      	beq.n	9656 <MQTTPacket_equals+0x22>
	{
		aptr = a->cstring;
		alen = strlen(a->cstring);
    963e:	0030      	movs	r0, r6
    9640:	4b0b      	ldr	r3, [pc, #44]	; (9670 <MQTTPacket_equals+0x3c>)
    9642:	4798      	blx	r3
    9644:	0004      	movs	r4, r0
	else
	{
		aptr = a->lenstring.data;
		alen = a->lenstring.len;
	}
	blen = strlen(bptr);
    9646:	0028      	movs	r0, r5
    9648:	4b09      	ldr	r3, [pc, #36]	; (9670 <MQTTPacket_equals+0x3c>)
    964a:	4798      	blx	r3
    964c:	2300      	movs	r3, #0
	
	return (alen == blen) && (strncmp(aptr, bptr, alen) == 0);
    964e:	4284      	cmp	r4, r0
    9650:	d004      	beq.n	965c <MQTTPacket_equals+0x28>
}
    9652:	0018      	movs	r0, r3
    9654:	bd70      	pop	{r4, r5, r6, pc}
		aptr = a->lenstring.data;
    9656:	6886      	ldr	r6, [r0, #8]
		alen = a->lenstring.len;
    9658:	6844      	ldr	r4, [r0, #4]
    965a:	e7f4      	b.n	9646 <MQTTPacket_equals+0x12>
	return (alen == blen) && (strncmp(aptr, bptr, alen) == 0);
    965c:	0022      	movs	r2, r4
    965e:	0029      	movs	r1, r5
    9660:	0030      	movs	r0, r6
    9662:	4b04      	ldr	r3, [pc, #16]	; (9674 <MQTTPacket_equals+0x40>)
    9664:	4798      	blx	r3
    9666:	4243      	negs	r3, r0
    9668:	4143      	adcs	r3, r0
    966a:	b2db      	uxtb	r3, r3
    966c:	e7f1      	b.n	9652 <MQTTPacket_equals+0x1e>
    966e:	46c0      	nop			; (mov r8, r8)
    9670:	0000bbdb 	.word	0x0000bbdb
    9674:	0000bbe9 	.word	0x0000bbe9

00009678 <MQTTSerialize_ack>:
  * @param dup the MQTT dup flag
  * @param packetid the MQTT packet identifier
  * @return serialized length, or error if 0
  */
int MQTTSerialize_ack(unsigned char* buf, int buflen, unsigned char packettype, unsigned char dup, unsigned short packetid)
{
    9678:	b530      	push	{r4, r5, lr}
    967a:	b083      	sub	sp, #12
    967c:	0004      	movs	r4, r0
    967e:	a806      	add	r0, sp, #24
    9680:	8805      	ldrh	r5, [r0, #0]
	MQTTHeader header = {0};
	int rc = 0;
	unsigned char *ptr = buf;
    9682:	9401      	str	r4, [sp, #4]

	FUNC_ENTRY;
	if (buflen < 4)
    9684:	2903      	cmp	r1, #3
    9686:	dd1e      	ble.n	96c6 <MQTTSerialize_ack+0x4e>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
		goto exit;
	}
	header.bits.type = packettype;
    9688:	210f      	movs	r1, #15
    968a:	4011      	ands	r1, r2
	header.bits.dup = dup;
    968c:	2001      	movs	r0, #1
    968e:	4003      	ands	r3, r0
    9690:	00db      	lsls	r3, r3, #3
    9692:	0109      	lsls	r1, r1, #4
	header.bits.qos = (packettype == PUBREL) ? 1 : 0;
    9694:	3a06      	subs	r2, #6
    9696:	4250      	negs	r0, r2
    9698:	4142      	adcs	r2, r0
    969a:	0052      	lsls	r2, r2, #1
    969c:	4319      	orrs	r1, r3
	writeChar(&ptr, header.byte); /* write header */
    969e:	4311      	orrs	r1, r2
    96a0:	a801      	add	r0, sp, #4
    96a2:	4b0a      	ldr	r3, [pc, #40]	; (96cc <MQTTSerialize_ack+0x54>)
    96a4:	4798      	blx	r3

	ptr += MQTTPacket_encode(ptr, 2); /* write remaining length */
    96a6:	2102      	movs	r1, #2
    96a8:	9801      	ldr	r0, [sp, #4]
    96aa:	4b09      	ldr	r3, [pc, #36]	; (96d0 <MQTTSerialize_ack+0x58>)
    96ac:	4798      	blx	r3
    96ae:	9b01      	ldr	r3, [sp, #4]
    96b0:	469c      	mov	ip, r3
    96b2:	4460      	add	r0, ip
    96b4:	9001      	str	r0, [sp, #4]
	writeInt(&ptr, packetid);
    96b6:	0029      	movs	r1, r5
    96b8:	a801      	add	r0, sp, #4
    96ba:	4b06      	ldr	r3, [pc, #24]	; (96d4 <MQTTSerialize_ack+0x5c>)
    96bc:	4798      	blx	r3
	rc = ptr - buf;
    96be:	9b01      	ldr	r3, [sp, #4]
    96c0:	1b18      	subs	r0, r3, r4
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    96c2:	b003      	add	sp, #12
    96c4:	bd30      	pop	{r4, r5, pc}
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
    96c6:	2002      	movs	r0, #2
    96c8:	4240      	negs	r0, r0
	return rc;
    96ca:	e7fa      	b.n	96c2 <MQTTSerialize_ack+0x4a>
    96cc:	0000951f 	.word	0x0000951f
    96d0:	00009435 	.word	0x00009435
    96d4:	0000952b 	.word	0x0000952b

000096d8 <MQTTSerialize_subscribeLength>:
  * @param count the number of topic filter strings in topicFilters
  * @param topicFilters the array of topic filter strings to be used in the publish
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_subscribeLength(int count, MQTTString topicFilters[])
{
    96d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    96da:	46c6      	mov	lr, r8
    96dc:	b500      	push	{lr}
    96de:	1e07      	subs	r7, r0, #0
	int i;
	int len = 2; /* packetid */

	for (i = 0; i < count; ++i)
    96e0:	dd12      	ble.n	9708 <MQTTSerialize_subscribeLength+0x30>
    96e2:	000c      	movs	r4, r1
    96e4:	2602      	movs	r6, #2
    96e6:	2500      	movs	r5, #0
		len += 2 + MQTTstrlen(topicFilters[i]) + 1; /* length + topic + req_qos */
    96e8:	4b08      	ldr	r3, [pc, #32]	; (970c <MQTTSerialize_subscribeLength+0x34>)
    96ea:	4698      	mov	r8, r3
    96ec:	6820      	ldr	r0, [r4, #0]
    96ee:	6861      	ldr	r1, [r4, #4]
    96f0:	68a2      	ldr	r2, [r4, #8]
    96f2:	47c0      	blx	r8
    96f4:	3003      	adds	r0, #3
    96f6:	1836      	adds	r6, r6, r0
	for (i = 0; i < count; ++i)
    96f8:	3501      	adds	r5, #1
    96fa:	340c      	adds	r4, #12
    96fc:	42af      	cmp	r7, r5
    96fe:	d1f5      	bne.n	96ec <MQTTSerialize_subscribeLength+0x14>
	return len;
}
    9700:	0030      	movs	r0, r6
    9702:	bc04      	pop	{r2}
    9704:	4690      	mov	r8, r2
    9706:	bdf0      	pop	{r4, r5, r6, r7, pc}
	int len = 2; /* packetid */
    9708:	2602      	movs	r6, #2
	return len;
    970a:	e7f9      	b.n	9700 <MQTTSerialize_subscribeLength+0x28>
    970c:	00009619 	.word	0x00009619

00009710 <MQTTSerialize_subscribe>:
  * @param requestedQoSs - array of requested QoS
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_subscribe(unsigned char* buf, int buflen, unsigned char dup, unsigned short packetid, int count,
		MQTTString topicFilters[], int requestedQoSs[])
{
    9710:	b5f0      	push	{r4, r5, r6, r7, lr}
    9712:	46d6      	mov	lr, sl
    9714:	464f      	mov	r7, r9
    9716:	4646      	mov	r6, r8
    9718:	b5c0      	push	{r6, r7, lr}
    971a:	b084      	sub	sp, #16
    971c:	4682      	mov	sl, r0
    971e:	000e      	movs	r6, r1
    9720:	0015      	movs	r5, r2
    9722:	9301      	str	r3, [sp, #4]
    9724:	9f0c      	ldr	r7, [sp, #48]	; 0x30
	unsigned char *ptr = buf;
    9726:	9003      	str	r0, [sp, #12]
	int rem_len = 0;
	int rc = 0;
	int i = 0;

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_subscribeLength(count, topicFilters)) > buflen)
    9728:	990d      	ldr	r1, [sp, #52]	; 0x34
    972a:	0038      	movs	r0, r7
    972c:	4b1f      	ldr	r3, [pc, #124]	; (97ac <MQTTSerialize_subscribe+0x9c>)
    972e:	4798      	blx	r3
    9730:	0004      	movs	r4, r0
    9732:	4b1f      	ldr	r3, [pc, #124]	; (97b0 <MQTTSerialize_subscribe+0xa0>)
    9734:	4798      	blx	r3
    9736:	42b0      	cmp	r0, r6
    9738:	dc34      	bgt.n	97a4 <MQTTSerialize_subscribe+0x94>
		goto exit;
	}

	header.byte = 0;
	header.bits.type = SUBSCRIBE;
	header.bits.dup = dup;
    973a:	2101      	movs	r1, #1
    973c:	4029      	ands	r1, r5
    973e:	00ca      	lsls	r2, r1, #3
	header.bits.qos = 1;
    9740:	2180      	movs	r1, #128	; 0x80
    9742:	4311      	orrs	r1, r2
	writeChar(&ptr, header.byte); /* write header */
    9744:	2302      	movs	r3, #2
    9746:	4319      	orrs	r1, r3
    9748:	a803      	add	r0, sp, #12
    974a:	4b1a      	ldr	r3, [pc, #104]	; (97b4 <MQTTSerialize_subscribe+0xa4>)
    974c:	4798      	blx	r3

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
    974e:	0021      	movs	r1, r4
    9750:	9803      	ldr	r0, [sp, #12]
    9752:	4b19      	ldr	r3, [pc, #100]	; (97b8 <MQTTSerialize_subscribe+0xa8>)
    9754:	4798      	blx	r3
    9756:	9a03      	ldr	r2, [sp, #12]
    9758:	4694      	mov	ip, r2
    975a:	4460      	add	r0, ip
    975c:	9003      	str	r0, [sp, #12]

	writeInt(&ptr, packetid);
    975e:	9901      	ldr	r1, [sp, #4]
    9760:	a803      	add	r0, sp, #12
    9762:	4b16      	ldr	r3, [pc, #88]	; (97bc <MQTTSerialize_subscribe+0xac>)
    9764:	4798      	blx	r3

	for (i = 0; i < count; ++i)
    9766:	2f00      	cmp	r7, #0
    9768:	dd13      	ble.n	9792 <MQTTSerialize_subscribe+0x82>
    976a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    976c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    976e:	2500      	movs	r5, #0
	{
		writeMQTTString(&ptr, topicFilters[i]);
    9770:	4b13      	ldr	r3, [pc, #76]	; (97c0 <MQTTSerialize_subscribe+0xb0>)
    9772:	4699      	mov	r9, r3
		writeChar(&ptr, requestedQoSs[i]);
    9774:	4b0f      	ldr	r3, [pc, #60]	; (97b4 <MQTTSerialize_subscribe+0xa4>)
    9776:	4698      	mov	r8, r3
		writeMQTTString(&ptr, topicFilters[i]);
    9778:	6821      	ldr	r1, [r4, #0]
    977a:	6862      	ldr	r2, [r4, #4]
    977c:	68a3      	ldr	r3, [r4, #8]
    977e:	a803      	add	r0, sp, #12
    9780:	47c8      	blx	r9
		writeChar(&ptr, requestedQoSs[i]);
    9782:	ce02      	ldmia	r6!, {r1}
    9784:	b2c9      	uxtb	r1, r1
    9786:	a803      	add	r0, sp, #12
    9788:	47c0      	blx	r8
	for (i = 0; i < count; ++i)
    978a:	3501      	adds	r5, #1
    978c:	340c      	adds	r4, #12
    978e:	42af      	cmp	r7, r5
    9790:	d1f2      	bne.n	9778 <MQTTSerialize_subscribe+0x68>
	}

	rc = ptr - buf;
    9792:	9b03      	ldr	r3, [sp, #12]
    9794:	4652      	mov	r2, sl
    9796:	1a98      	subs	r0, r3, r2
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    9798:	b004      	add	sp, #16
    979a:	bc1c      	pop	{r2, r3, r4}
    979c:	4690      	mov	r8, r2
    979e:	4699      	mov	r9, r3
    97a0:	46a2      	mov	sl, r4
    97a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
    97a4:	2002      	movs	r0, #2
    97a6:	4240      	negs	r0, r0
	return rc;
    97a8:	e7f6      	b.n	9798 <MQTTSerialize_subscribe+0x88>
    97aa:	46c0      	nop			; (mov r8, r8)
    97ac:	000096d9 	.word	0x000096d9
    97b0:	000094bd 	.word	0x000094bd
    97b4:	0000951f 	.word	0x0000951f
    97b8:	00009435 	.word	0x00009435
    97bc:	0000952b 	.word	0x0000952b
    97c0:	0000958d 	.word	0x0000958d

000097c4 <MQTTDeserialize_suback>:
  * @param buf the raw buffer data, of the correct length determined by the remaining length field
  * @param buflen the length in bytes of the data in the supplied buffer
  * @return error code.  1 is success, 0 is failure
  */
int MQTTDeserialize_suback(unsigned short* packetid, int maxcount, int* count, int grantedQoSs[], unsigned char* buf, int buflen)
{
    97c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    97c6:	46ce      	mov	lr, r9
    97c8:	4647      	mov	r7, r8
    97ca:	b580      	push	{r7, lr}
    97cc:	b083      	sub	sp, #12
    97ce:	0004      	movs	r4, r0
    97d0:	000e      	movs	r6, r1
    97d2:	0015      	movs	r5, r2
    97d4:	001f      	movs	r7, r3
	MQTTHeader header = {0};
	unsigned char* curdata = buf;
    97d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    97d8:	9301      	str	r3, [sp, #4]
	unsigned char* enddata = NULL;
	int rc = 0;
	int mylen;

	FUNC_ENTRY;
	header.byte = readChar(&curdata);
    97da:	a801      	add	r0, sp, #4
    97dc:	4b1e      	ldr	r3, [pc, #120]	; (9858 <MQTTDeserialize_suback+0x94>)
    97de:	4798      	blx	r3
	if (header.bits.type != SUBACK)
    97e0:	23f0      	movs	r3, #240	; 0xf0
    97e2:	4003      	ands	r3, r0
	int rc = 0;
    97e4:	2000      	movs	r0, #0
	if (header.bits.type != SUBACK)
    97e6:	2b90      	cmp	r3, #144	; 0x90
    97e8:	d004      	beq.n	97f4 <MQTTDeserialize_suback+0x30>

	rc = 1;
exit:
	FUNC_EXIT_RC(rc);
	return rc;
}
    97ea:	b003      	add	sp, #12
    97ec:	bc0c      	pop	{r2, r3}
    97ee:	4690      	mov	r8, r2
    97f0:	4699      	mov	r9, r3
    97f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	curdata += (rc = MQTTPacket_decodeBuf(curdata, &mylen)); /* read remaining length */
    97f4:	4669      	mov	r1, sp
    97f6:	9801      	ldr	r0, [sp, #4]
    97f8:	4b18      	ldr	r3, [pc, #96]	; (985c <MQTTDeserialize_suback+0x98>)
    97fa:	4798      	blx	r3
    97fc:	9b01      	ldr	r3, [sp, #4]
    97fe:	181b      	adds	r3, r3, r0
    9800:	9301      	str	r3, [sp, #4]
	enddata = curdata + mylen;
    9802:	9a00      	ldr	r2, [sp, #0]
	if (enddata - curdata < 2)
    9804:	2a01      	cmp	r2, #1
    9806:	ddf0      	ble.n	97ea <MQTTDeserialize_suback+0x26>
	enddata = curdata + mylen;
    9808:	4698      	mov	r8, r3
    980a:	4490      	add	r8, r2
	*packetid = readInt(&curdata);
    980c:	a801      	add	r0, sp, #4
    980e:	4b14      	ldr	r3, [pc, #80]	; (9860 <MQTTDeserialize_suback+0x9c>)
    9810:	4798      	blx	r3
    9812:	8020      	strh	r0, [r4, #0]
	*count = 0;
    9814:	2300      	movs	r3, #0
    9816:	602b      	str	r3, [r5, #0]
	while (curdata < enddata)
    9818:	9b01      	ldr	r3, [sp, #4]
    981a:	4598      	cmp	r8, r3
    981c:	d916      	bls.n	984c <MQTTDeserialize_suback+0x88>
		if (*count > maxcount)
    981e:	2e00      	cmp	r6, #0
    9820:	db16      	blt.n	9850 <MQTTDeserialize_suback+0x8c>
    9822:	2300      	movs	r3, #0
		grantedQoSs[(*count)++] = readChar(&curdata);
    9824:	4a0c      	ldr	r2, [pc, #48]	; (9858 <MQTTDeserialize_suback+0x94>)
    9826:	4691      	mov	r9, r2
    9828:	1c5a      	adds	r2, r3, #1
    982a:	602a      	str	r2, [r5, #0]
    982c:	009b      	lsls	r3, r3, #2
    982e:	18fc      	adds	r4, r7, r3
    9830:	a801      	add	r0, sp, #4
    9832:	47c8      	blx	r9
    9834:	6020      	str	r0, [r4, #0]
	while (curdata < enddata)
    9836:	9b01      	ldr	r3, [sp, #4]
    9838:	4598      	cmp	r8, r3
    983a:	d905      	bls.n	9848 <MQTTDeserialize_suback+0x84>
		if (*count > maxcount)
    983c:	682b      	ldr	r3, [r5, #0]
    983e:	42b3      	cmp	r3, r6
    9840:	ddf2      	ble.n	9828 <MQTTDeserialize_suback+0x64>
			rc = -1;
    9842:	2001      	movs	r0, #1
    9844:	4240      	negs	r0, r0
	return rc;
    9846:	e7d0      	b.n	97ea <MQTTDeserialize_suback+0x26>
	rc = 1;
    9848:	2001      	movs	r0, #1
    984a:	e7ce      	b.n	97ea <MQTTDeserialize_suback+0x26>
    984c:	2001      	movs	r0, #1
    984e:	e7cc      	b.n	97ea <MQTTDeserialize_suback+0x26>
			rc = -1;
    9850:	2001      	movs	r0, #1
    9852:	4240      	negs	r0, r0
    9854:	e7c9      	b.n	97ea <MQTTDeserialize_suback+0x26>
    9856:	46c0      	nop			; (mov r8, r8)
    9858:	00009513 	.word	0x00009513
    985c:	000094e5 	.word	0x000094e5
    9860:	00009501 	.word	0x00009501

00009864 <_http_client_send_wait>:
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
	}
}

int _http_client_send_wait(void *_module, char *buffer, size_t buffer_len)
{
    9864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9866:	0004      	movs	r4, r0
	int result;
	struct http_client_module *const module = (struct http_client_module *const)_module;
	
	module->sending = 1;
    9868:	2041      	movs	r0, #65	; 0x41
    986a:	5c23      	ldrb	r3, [r4, r0]
    986c:	2501      	movs	r5, #1
    986e:	432b      	orrs	r3, r5
    9870:	5423      	strb	r3, [r4, r0]

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
    9872:	b292      	uxth	r2, r2
    9874:	2000      	movs	r0, #0
    9876:	5620      	ldrsb	r0, [r4, r0]
    9878:	2300      	movs	r3, #0
    987a:	4d12      	ldr	r5, [pc, #72]	; (98c4 <_http_client_send_wait+0x60>)
    987c:	47a8      	blx	r5
    987e:	2800      	cmp	r0, #0
    9880:	db16      	blt.n	98b0 <_http_client_send_wait+0x4c>
		module->sending = 0;
		return result;
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    9882:	2341      	movs	r3, #65	; 0x41
    9884:	5ce3      	ldrb	r3, [r4, r3]
    9886:	07db      	lsls	r3, r3, #31
    9888:	d518      	bpl.n	98bc <_http_client_send_wait+0x58>
    988a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
		m2m_wifi_handle_events(NULL);
		sw_timer_task(module->config.timer_inst);
	}

	return 0;
    988c:	2000      	movs	r0, #0
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    988e:	2b02      	cmp	r3, #2
    9890:	d917      	bls.n	98c2 <_http_client_send_wait+0x5e>
		m2m_wifi_handle_events(NULL);
    9892:	4f0d      	ldr	r7, [pc, #52]	; (98c8 <_http_client_send_wait+0x64>)
		sw_timer_task(module->config.timer_inst);
    9894:	4e0d      	ldr	r6, [pc, #52]	; (98cc <_http_client_send_wait+0x68>)
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    9896:	2541      	movs	r5, #65	; 0x41
		m2m_wifi_handle_events(NULL);
    9898:	2000      	movs	r0, #0
    989a:	47b8      	blx	r7
		sw_timer_task(module->config.timer_inst);
    989c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    989e:	47b0      	blx	r6
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    98a0:	5d63      	ldrb	r3, [r4, r5]
    98a2:	07db      	lsls	r3, r3, #31
    98a4:	d50c      	bpl.n	98c0 <_http_client_send_wait+0x5c>
    98a6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    98a8:	2b02      	cmp	r3, #2
    98aa:	d8f5      	bhi.n	9898 <_http_client_send_wait+0x34>
	return 0;
    98ac:	2000      	movs	r0, #0
    98ae:	e008      	b.n	98c2 <_http_client_send_wait+0x5e>
		module->sending = 0;
    98b0:	2241      	movs	r2, #65	; 0x41
    98b2:	5ca3      	ldrb	r3, [r4, r2]
    98b4:	2101      	movs	r1, #1
    98b6:	438b      	bics	r3, r1
    98b8:	54a3      	strb	r3, [r4, r2]
		return result;
    98ba:	e002      	b.n	98c2 <_http_client_send_wait+0x5e>
	return 0;
    98bc:	2000      	movs	r0, #0
    98be:	e000      	b.n	98c2 <_http_client_send_wait+0x5e>
    98c0:	2000      	movs	r0, #0
}
    98c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    98c4:	00003bfd 	.word	0x00003bfd
    98c8:	00002315 	.word	0x00002315
    98cc:	0000a2f1 	.word	0x0000a2f1

000098d0 <http_client_get_config_defaults>:
	config->port = 80;
    98d0:	2350      	movs	r3, #80	; 0x50
    98d2:	8003      	strh	r3, [r0, #0]
	config->tls = 0;
    98d4:	2300      	movs	r3, #0
    98d6:	7083      	strb	r3, [r0, #2]
	config->timeout = 20000;
    98d8:	4a05      	ldr	r2, [pc, #20]	; (98f0 <http_client_get_config_defaults+0x20>)
    98da:	8102      	strh	r2, [r0, #8]
	config->timer_inst = NULL;
    98dc:	6043      	str	r3, [r0, #4]
	config->recv_buffer = NULL;
    98de:	60c3      	str	r3, [r0, #12]
	config->recv_buffer_size = 256;
    98e0:	3301      	adds	r3, #1
    98e2:	33ff      	adds	r3, #255	; 0xff
    98e4:	6103      	str	r3, [r0, #16]
	config->send_buffer_size = MIN_SEND_BUFFER_SIZE;
    98e6:	3bae      	subs	r3, #174	; 0xae
    98e8:	6143      	str	r3, [r0, #20]
	config->user_agent = DEFAULT_USER_AGENT;
    98ea:	4b02      	ldr	r3, [pc, #8]	; (98f4 <http_client_get_config_defaults+0x24>)
    98ec:	6183      	str	r3, [r0, #24]
}
    98ee:	4770      	bx	lr
    98f0:	00004e20 	.word	0x00004e20
    98f4:	0000e59c 	.word	0x0000e59c

000098f8 <http_client_init>:
{
    98f8:	b570      	push	{r4, r5, r6, lr}
    98fa:	0004      	movs	r4, r0
    98fc:	000d      	movs	r5, r1
	if (module == NULL || config == NULL) {
    98fe:	2800      	cmp	r0, #0
    9900:	d038      	beq.n	9974 <http_client_init+0x7c>
    9902:	2900      	cmp	r1, #0
    9904:	d039      	beq.n	997a <http_client_init+0x82>
	if (config->recv_buffer_size == 0) {
    9906:	690b      	ldr	r3, [r1, #16]
    9908:	2b00      	cmp	r3, #0
    990a:	d039      	beq.n	9980 <http_client_init+0x88>
	if (config->timer_inst == NULL) {
    990c:	684b      	ldr	r3, [r1, #4]
    990e:	2b00      	cmp	r3, #0
    9910:	d039      	beq.n	9986 <http_client_init+0x8e>
	if (config->send_buffer_size < MIN_SEND_BUFFER_SIZE) {
    9912:	694b      	ldr	r3, [r1, #20]
    9914:	2b51      	cmp	r3, #81	; 0x51
    9916:	d939      	bls.n	998c <http_client_init+0x94>
	memset(module, 0, sizeof(struct http_client_module));
    9918:	22e8      	movs	r2, #232	; 0xe8
    991a:	2100      	movs	r1, #0
    991c:	4b1e      	ldr	r3, [pc, #120]	; (9998 <http_client_init+0xa0>)
    991e:	4798      	blx	r3
	memcpy(&module->config, config, sizeof(struct http_client_config));
    9920:	0020      	movs	r0, r4
    9922:	3050      	adds	r0, #80	; 0x50
    9924:	221c      	movs	r2, #28
    9926:	0029      	movs	r1, r5
    9928:	4b1c      	ldr	r3, [pc, #112]	; (999c <http_client_init+0xa4>)
    992a:	4798      	blx	r3
	if (module->config.recv_buffer == NULL) {
    992c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    992e:	2b00      	cmp	r3, #0
    9930:	d008      	beq.n	9944 <http_client_init+0x4c>
	if (config->timeout > 0) {
    9932:	892b      	ldrh	r3, [r5, #8]
    9934:	2b00      	cmp	r3, #0
    9936:	d111      	bne.n	995c <http_client_init+0x64>
	module->req.state = STATE_INIT;
    9938:	2300      	movs	r3, #0
    993a:	66e3      	str	r3, [r4, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    993c:	22d8      	movs	r2, #216	; 0xd8
    993e:	50a3      	str	r3, [r4, r2]
	return 0;
    9940:	2000      	movs	r0, #0
}
    9942:	bd70      	pop	{r4, r5, r6, pc}
		module->config.recv_buffer = malloc(config->recv_buffer_size);
    9944:	6928      	ldr	r0, [r5, #16]
    9946:	4b16      	ldr	r3, [pc, #88]	; (99a0 <http_client_init+0xa8>)
    9948:	4798      	blx	r3
    994a:	65e0      	str	r0, [r4, #92]	; 0x5c
		if (module->config.recv_buffer == NULL) {
    994c:	2800      	cmp	r0, #0
    994e:	d020      	beq.n	9992 <http_client_init+0x9a>
		module->alloc_buffer = 1;
    9950:	2241      	movs	r2, #65	; 0x41
    9952:	5ca3      	ldrb	r3, [r4, r2]
    9954:	2104      	movs	r1, #4
    9956:	430b      	orrs	r3, r1
    9958:	54a3      	strb	r3, [r4, r2]
    995a:	e7ea      	b.n	9932 <http_client_init+0x3a>
		module->timer_id = sw_timer_register_callback(config->timer_inst, http_client_timer_callback, (void *)module, 0);
    995c:	6868      	ldr	r0, [r5, #4]
    995e:	2300      	movs	r3, #0
    9960:	0022      	movs	r2, r4
    9962:	4910      	ldr	r1, [pc, #64]	; (99a4 <http_client_init+0xac>)
    9964:	4d10      	ldr	r5, [pc, #64]	; (99a8 <http_client_init+0xb0>)
    9966:	47a8      	blx	r5
    9968:	64a0      	str	r0, [r4, #72]	; 0x48
		if (module->timer_id < 0) {
    996a:	2800      	cmp	r0, #0
    996c:	dae4      	bge.n	9938 <http_client_init+0x40>
			return -ENOSPC;
    996e:	201c      	movs	r0, #28
    9970:	4240      	negs	r0, r0
    9972:	e7e6      	b.n	9942 <http_client_init+0x4a>
		return -EINVAL;
    9974:	2016      	movs	r0, #22
    9976:	4240      	negs	r0, r0
    9978:	e7e3      	b.n	9942 <http_client_init+0x4a>
    997a:	2016      	movs	r0, #22
    997c:	4240      	negs	r0, r0
    997e:	e7e0      	b.n	9942 <http_client_init+0x4a>
		return -EINVAL;
    9980:	2016      	movs	r0, #22
    9982:	4240      	negs	r0, r0
    9984:	e7dd      	b.n	9942 <http_client_init+0x4a>
		return -EINVAL;
    9986:	2016      	movs	r0, #22
    9988:	4240      	negs	r0, r0
    998a:	e7da      	b.n	9942 <http_client_init+0x4a>
		return -EINVAL;
    998c:	2016      	movs	r0, #22
    998e:	4240      	negs	r0, r0
    9990:	e7d7      	b.n	9942 <http_client_init+0x4a>
			return -ENOMEM;
    9992:	200c      	movs	r0, #12
    9994:	4240      	negs	r0, r0
    9996:	e7d4      	b.n	9942 <http_client_init+0x4a>
    9998:	0000b72b 	.word	0x0000b72b
    999c:	0000b6f5 	.word	0x0000b6f5
    99a0:	0000b6cd 	.word	0x0000b6cd
    99a4:	00009a45 	.word	0x00009a45
    99a8:	0000a2b9 	.word	0x0000a2b9

000099ac <http_client_register_callback>:
	if (module == NULL) {
    99ac:	2800      	cmp	r0, #0
    99ae:	d002      	beq.n	99b6 <http_client_register_callback+0xa>
	module->cb = callback;
    99b0:	64c1      	str	r1, [r0, #76]	; 0x4c
	return 0;
    99b2:	2000      	movs	r0, #0
}
    99b4:	4770      	bx	lr
		return -EINVAL;
    99b6:	2016      	movs	r0, #22
    99b8:	4240      	negs	r0, r0
    99ba:	e7fb      	b.n	99b4 <http_client_register_callback+0x8>

000099bc <_http_client_clear_conn>:
{
    99bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    99be:	b085      	sub	sp, #20
    99c0:	0004      	movs	r4, r0
    99c2:	000e      	movs	r6, r1
	if (module->req.entity.close) {
    99c4:	23c0      	movs	r3, #192	; 0xc0
    99c6:	58c3      	ldr	r3, [r0, r3]
    99c8:	2b00      	cmp	r3, #0
    99ca:	d002      	beq.n	99d2 <_http_client_clear_conn+0x16>
		module->req.entity.close(module->req.entity.priv_data);
    99cc:	22c4      	movs	r2, #196	; 0xc4
    99ce:	5880      	ldr	r0, [r0, r2]
    99d0:	4798      	blx	r3
	memset(&module->req.entity, 0, sizeof(struct http_entity));
    99d2:	0020      	movs	r0, r4
    99d4:	30b0      	adds	r0, #176	; 0xb0
    99d6:	2218      	movs	r2, #24
    99d8:	2100      	movs	r1, #0
    99da:	4b17      	ldr	r3, [pc, #92]	; (9a38 <_http_client_clear_conn+0x7c>)
    99dc:	4798      	blx	r3
	if (module->req.state >= STATE_TRY_SOCK_CONNECT) {
    99de:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    99e0:	2b00      	cmp	r3, #0
    99e2:	d124      	bne.n	9a2e <_http_client_clear_conn+0x72>
	module_ref_inst[module->sock] = NULL;
    99e4:	2300      	movs	r3, #0
    99e6:	56e3      	ldrsb	r3, [r4, r3]
    99e8:	009b      	lsls	r3, r3, #2
    99ea:	2500      	movs	r5, #0
    99ec:	4a13      	ldr	r2, [pc, #76]	; (9a3c <_http_client_clear_conn+0x80>)
    99ee:	509d      	str	r5, [r3, r2]
	memset(&module->req, 0, sizeof(struct http_client_req));
    99f0:	0020      	movs	r0, r4
    99f2:	306c      	adds	r0, #108	; 0x6c
    99f4:	226c      	movs	r2, #108	; 0x6c
    99f6:	2100      	movs	r1, #0
    99f8:	4f0f      	ldr	r7, [pc, #60]	; (9a38 <_http_client_clear_conn+0x7c>)
    99fa:	47b8      	blx	r7
	memset(&module->resp, 0, sizeof(struct http_client_resp));
    99fc:	0020      	movs	r0, r4
    99fe:	30d8      	adds	r0, #216	; 0xd8
    9a00:	2210      	movs	r2, #16
    9a02:	2100      	movs	r1, #0
    9a04:	47b8      	blx	r7
	module->req.state = STATE_INIT;
    9a06:	66e5      	str	r5, [r4, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    9a08:	23d8      	movs	r3, #216	; 0xd8
    9a0a:	50e5      	str	r5, [r4, r3]
	module->sending = 0;
    9a0c:	2241      	movs	r2, #65	; 0x41
    9a0e:	5ca3      	ldrb	r3, [r4, r2]
	module->permanent = 0;
    9a10:	2101      	movs	r1, #1
    9a12:	438b      	bics	r3, r1
    9a14:	3101      	adds	r1, #1
    9a16:	438b      	bics	r3, r1
    9a18:	54a3      	strb	r3, [r4, r2]
	data.disconnected.reason = reason;
    9a1a:	9601      	str	r6, [sp, #4]
	if (module->cb) {
    9a1c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    9a1e:	2b00      	cmp	r3, #0
    9a20:	d003      	beq.n	9a2a <_http_client_clear_conn+0x6e>
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
    9a22:	aa01      	add	r2, sp, #4
    9a24:	3102      	adds	r1, #2
    9a26:	0020      	movs	r0, r4
    9a28:	4798      	blx	r3
}
    9a2a:	b005      	add	sp, #20
    9a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		close(module->sock);
    9a2e:	2000      	movs	r0, #0
    9a30:	5620      	ldrsb	r0, [r4, r0]
    9a32:	4b03      	ldr	r3, [pc, #12]	; (9a40 <_http_client_clear_conn+0x84>)
    9a34:	4798      	blx	r3
    9a36:	e7d5      	b.n	99e4 <_http_client_clear_conn+0x28>
    9a38:	0000b72b 	.word	0x0000b72b
    9a3c:	200007e0 	.word	0x200007e0
    9a40:	00003d29 	.word	0x00003d29

00009a44 <http_client_timer_callback>:
{
    9a44:	b510      	push	{r4, lr}
	if (module_inst == NULL) {
    9a46:	2a00      	cmp	r2, #0
    9a48:	d004      	beq.n	9a54 <http_client_timer_callback+0x10>
	_http_client_clear_conn(module_inst, -ETIME);
    9a4a:	213e      	movs	r1, #62	; 0x3e
    9a4c:	4249      	negs	r1, r1
    9a4e:	0010      	movs	r0, r2
    9a50:	4b01      	ldr	r3, [pc, #4]	; (9a58 <http_client_timer_callback+0x14>)
    9a52:	4798      	blx	r3
}
    9a54:	bd10      	pop	{r4, pc}
    9a56:	46c0      	nop			; (mov r8, r8)
    9a58:	000099bd 	.word	0x000099bd

00009a5c <_http_client_request>:

void _http_client_request(struct http_client_module *const module)
{
    9a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a5e:	46de      	mov	lr, fp
    9a60:	4657      	mov	r7, sl
    9a62:	b580      	push	{r7, lr}
    9a64:	b095      	sub	sp, #84	; 0x54
    9a66:	af02      	add	r7, sp, #8
    9a68:	0004      	movs	r4, r0
    9a6a:	46eb      	mov	fp, sp
	struct stream_writer writer;
	int size;
	int result;
	char length[11];
	char *ptr;
	const char CH_LUT[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f'};
    9a6c:	2310      	movs	r3, #16
    9a6e:	2208      	movs	r2, #8
    9a70:	18ba      	adds	r2, r7, r2
    9a72:	18d2      	adds	r2, r2, r3
    9a74:	4bb1      	ldr	r3, [pc, #708]	; (9d3c <_http_client_request+0x2e0>)
    9a76:	cb23      	ldmia	r3!, {r0, r1, r5}
    9a78:	c223      	stmia	r2!, {r0, r1, r5}
    9a7a:	681b      	ldr	r3, [r3, #0]
    9a7c:	6013      	str	r3, [r2, #0]
	struct http_entity * entity;
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];
    9a7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
    9a80:	1dd3      	adds	r3, r2, #7
    9a82:	08db      	lsrs	r3, r3, #3
    9a84:	00db      	lsls	r3, r3, #3
    9a86:	4669      	mov	r1, sp
    9a88:	1acb      	subs	r3, r1, r3
    9a8a:	469d      	mov	sp, r3
    9a8c:	ae02      	add	r6, sp, #8

	if (module == NULL) {
    9a8e:	2c00      	cmp	r4, #0
    9a90:	d100      	bne.n	9a94 <_http_client_request+0x38>
    9a92:	e1f0      	b.n	9e76 <_http_client_request+0x41a>
		return;
	}

	if (module->sending != 0) {
    9a94:	2341      	movs	r3, #65	; 0x41
    9a96:	5ce3      	ldrb	r3, [r4, r3]
    9a98:	07db      	lsls	r3, r3, #31
    9a9a:	d500      	bpl.n	9a9e <_http_client_request+0x42>
    9a9c:	e1eb      	b.n	9e76 <_http_client_request+0x41a>
		return;
	}

	entity = &module->req.entity;

	switch (module->req.state) {
    9a9e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    9aa0:	2b03      	cmp	r3, #3
    9aa2:	d004      	beq.n	9aae <_http_client_request+0x52>
    9aa4:	2b04      	cmp	r3, #4
    9aa6:	d100      	bne.n	9aaa <_http_client_request+0x4e>
    9aa8:	e120      	b.n	9cec <_http_client_request+0x290>
    9aaa:	46dd      	mov	sp, fp
    9aac:	e1e4      	b.n	9e78 <_http_client_request+0x41c>
	case STATE_REQ_SEND_HEADER:
		/* Initializing variables. */
		module->req.content_length = 0;
    9aae:	2300      	movs	r3, #0
    9ab0:	21cc      	movs	r1, #204	; 0xcc
    9ab2:	5063      	str	r3, [r4, r1]
		module->req.sent_length = 0;
    9ab4:	3104      	adds	r1, #4
    9ab6:	5063      	str	r3, [r4, r1]

		stream_writer_init(&writer, buffer, module->config.send_buffer_size, _http_client_send_wait, (void *)module);
    9ab8:	9400      	str	r4, [sp, #0]
    9aba:	4ba1      	ldr	r3, [pc, #644]	; (9d40 <_http_client_request+0x2e4>)
    9abc:	0031      	movs	r1, r6
    9abe:	202c      	movs	r0, #44	; 0x2c
    9ac0:	2508      	movs	r5, #8
    9ac2:	46ac      	mov	ip, r5
    9ac4:	44bc      	add	ip, r7
    9ac6:	4460      	add	r0, ip
    9ac8:	4d9e      	ldr	r5, [pc, #632]	; (9d44 <_http_client_request+0x2e8>)
    9aca:	47a8      	blx	r5
		/* Write Method. */
		if (module->req.method == HTTP_METHOD_GET) {
    9acc:	23c8      	movs	r3, #200	; 0xc8
    9ace:	5ce3      	ldrb	r3, [r4, r3]
    9ad0:	2b01      	cmp	r3, #1
    9ad2:	d100      	bne.n	9ad6 <_http_client_request+0x7a>
    9ad4:	e0a9      	b.n	9c2a <_http_client_request+0x1ce>
			stream_writer_send_buffer(&writer, "GET ", 4);
		} else if (module->req.method == HTTP_METHOD_POST) {
    9ad6:	2b02      	cmp	r3, #2
    9ad8:	d100      	bne.n	9adc <_http_client_request+0x80>
    9ada:	e0af      	b.n	9c3c <_http_client_request+0x1e0>
			stream_writer_send_buffer(&writer, "POST ", 5);
		} else if (module->req.method == HTTP_METHOD_DELETE) {
    9adc:	2b03      	cmp	r3, #3
    9ade:	d100      	bne.n	9ae2 <_http_client_request+0x86>
    9ae0:	e0b5      	b.n	9c4e <_http_client_request+0x1f2>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
		} else if (module->req.method == HTTP_METHOD_PUT) {
    9ae2:	2b04      	cmp	r3, #4
    9ae4:	d100      	bne.n	9ae8 <_http_client_request+0x8c>
    9ae6:	e0bb      	b.n	9c60 <_http_client_request+0x204>
			stream_writer_send_buffer(&writer, "PUT ", 4);
		} else if (module->req.method == HTTP_METHOD_OPTIONS) {
    9ae8:	2b05      	cmp	r3, #5
    9aea:	d100      	bne.n	9aee <_http_client_request+0x92>
    9aec:	e0c1      	b.n	9c72 <_http_client_request+0x216>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
		} else if (module->req.method == HTTP_METHOD_HEAD) {
    9aee:	2b06      	cmp	r3, #6
    9af0:	d100      	bne.n	9af4 <_http_client_request+0x98>
    9af2:	e0c7      	b.n	9c84 <_http_client_request+0x228>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
		}

		/* Write URI. */
		stream_writer_send_buffer(&writer, module->req.uri, strlen(module->req.uri));
    9af4:	0025      	movs	r5, r4
    9af6:	3570      	adds	r5, #112	; 0x70
    9af8:	0028      	movs	r0, r5
    9afa:	4b93      	ldr	r3, [pc, #588]	; (9d48 <_http_client_request+0x2ec>)
    9afc:	469a      	mov	sl, r3
    9afe:	4798      	blx	r3
    9b00:	0002      	movs	r2, r0
    9b02:	0029      	movs	r1, r5
    9b04:	232c      	movs	r3, #44	; 0x2c
    9b06:	2008      	movs	r0, #8
    9b08:	1838      	adds	r0, r7, r0
    9b0a:	18c0      	adds	r0, r0, r3
    9b0c:	4d8f      	ldr	r5, [pc, #572]	; (9d4c <_http_client_request+0x2f0>)
    9b0e:	47a8      	blx	r5

		stream_writer_send_buffer(&writer, " "HTTP_PROTO_NAME"\r\n", strlen(" "HTTP_PROTO_NAME"\r\n"));
    9b10:	220b      	movs	r2, #11
    9b12:	498f      	ldr	r1, [pc, #572]	; (9d50 <_http_client_request+0x2f4>)
    9b14:	232c      	movs	r3, #44	; 0x2c
    9b16:	2008      	movs	r0, #8
    9b18:	1838      	adds	r0, r7, r0
    9b1a:	18c0      	adds	r0, r0, r3
    9b1c:	47a8      	blx	r5

		/* Write HTTP headers. */
		/* Default value. */
		stream_writer_send_buffer(&writer, "User-Agent: ", strlen("User-agent: "));
    9b1e:	220c      	movs	r2, #12
    9b20:	498c      	ldr	r1, [pc, #560]	; (9d54 <_http_client_request+0x2f8>)
    9b22:	232c      	movs	r3, #44	; 0x2c
    9b24:	2008      	movs	r0, #8
    9b26:	1838      	adds	r0, r7, r0
    9b28:	18c0      	adds	r0, r0, r3
    9b2a:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, (char *)module->config.user_agent, strlen(module->config.user_agent));
    9b2c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    9b2e:	607b      	str	r3, [r7, #4]
    9b30:	0018      	movs	r0, r3
    9b32:	47d0      	blx	sl
    9b34:	0002      	movs	r2, r0
    9b36:	6879      	ldr	r1, [r7, #4]
    9b38:	232c      	movs	r3, #44	; 0x2c
    9b3a:	2008      	movs	r0, #8
    9b3c:	1838      	adds	r0, r7, r0
    9b3e:	18c0      	adds	r0, r0, r3
    9b40:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    9b42:	2202      	movs	r2, #2
    9b44:	4984      	ldr	r1, [pc, #528]	; (9d58 <_http_client_request+0x2fc>)
    9b46:	232c      	movs	r3, #44	; 0x2c
    9b48:	2008      	movs	r0, #8
    9b4a:	1838      	adds	r0, r7, r0
    9b4c:	18c0      	adds	r0, r0, r3
    9b4e:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "Host: ", strlen("Host: "));
    9b50:	2206      	movs	r2, #6
    9b52:	4982      	ldr	r1, [pc, #520]	; (9d5c <_http_client_request+0x300>)
    9b54:	232c      	movs	r3, #44	; 0x2c
    9b56:	2008      	movs	r0, #8
    9b58:	1838      	adds	r0, r7, r0
    9b5a:	18c0      	adds	r0, r0, r3
    9b5c:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, module->host, strlen(module->host));
    9b5e:	1c63      	adds	r3, r4, #1
    9b60:	607b      	str	r3, [r7, #4]
    9b62:	0018      	movs	r0, r3
    9b64:	47d0      	blx	sl
    9b66:	0002      	movs	r2, r0
    9b68:	6879      	ldr	r1, [r7, #4]
    9b6a:	232c      	movs	r3, #44	; 0x2c
    9b6c:	2008      	movs	r0, #8
    9b6e:	1838      	adds	r0, r7, r0
    9b70:	18c0      	adds	r0, r0, r3
    9b72:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    9b74:	2202      	movs	r2, #2
    9b76:	4978      	ldr	r1, [pc, #480]	; (9d58 <_http_client_request+0x2fc>)
    9b78:	232c      	movs	r3, #44	; 0x2c
    9b7a:	2008      	movs	r0, #8
    9b7c:	1838      	adds	r0, r7, r0
    9b7e:	18c0      	adds	r0, r0, r3
    9b80:	47a8      	blx	r5
		/* It supported persistent connection. */
		stream_writer_send_buffer(&writer, "Connection: Keep-Alive\r\n", strlen("Connection: Keep-Alive\r\n"));
    9b82:	2218      	movs	r2, #24
    9b84:	4976      	ldr	r1, [pc, #472]	; (9d60 <_http_client_request+0x304>)
    9b86:	232c      	movs	r3, #44	; 0x2c
    9b88:	2008      	movs	r0, #8
    9b8a:	1838      	adds	r0, r7, r0
    9b8c:	18c0      	adds	r0, r0, r3
    9b8e:	47a8      	blx	r5
		/* Notify supported encoding type and character set. */
		stream_writer_send_buffer(&writer, "Accept-Encoding: \r\n", strlen("Accept-Encoding: \r\n"));
    9b90:	2213      	movs	r2, #19
    9b92:	4974      	ldr	r1, [pc, #464]	; (9d64 <_http_client_request+0x308>)
    9b94:	232c      	movs	r3, #44	; 0x2c
    9b96:	2008      	movs	r0, #8
    9b98:	1838      	adds	r0, r7, r0
    9b9a:	18c0      	adds	r0, r0, r3
    9b9c:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "Accept-Charset: utf-8\r\n", strlen("Accept-Charset: utf-8\r\n"));
    9b9e:	2217      	movs	r2, #23
    9ba0:	4971      	ldr	r1, [pc, #452]	; (9d68 <_http_client_request+0x30c>)
    9ba2:	232c      	movs	r3, #44	; 0x2c
    9ba4:	2008      	movs	r0, #8
    9ba6:	1838      	adds	r0, r7, r0
    9ba8:	18c0      	adds	r0, r0, r3
    9baa:	47a8      	blx	r5

		if (entity->read != NULL) {
    9bac:	0023      	movs	r3, r4
    9bae:	33b0      	adds	r3, #176	; 0xb0
    9bb0:	68db      	ldr	r3, [r3, #12]
    9bb2:	2b00      	cmp	r3, #0
    9bb4:	d07b      	beq.n	9cae <_http_client_request+0x252>
			/* HTTP Entity is exist. */
			if (entity->is_chunked) {
    9bb6:	23b0      	movs	r3, #176	; 0xb0
    9bb8:	5ce3      	ldrb	r3, [r4, r3]
    9bba:	2b00      	cmp	r3, #0
    9bbc:	d16b      	bne.n	9c96 <_http_client_request+0x23a>
				/* Chunked mode. */
				module->req.content_length = -1;
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
			} else if(entity->get_contents_length) {
    9bbe:	0023      	movs	r3, r4
    9bc0:	33b0      	adds	r3, #176	; 0xb0
    9bc2:	689b      	ldr	r3, [r3, #8]
    9bc4:	2b00      	cmp	r3, #0
    9bc6:	d072      	beq.n	9cae <_http_client_request+0x252>
				module->req.content_length = entity->get_contents_length(entity->priv_data);
    9bc8:	0022      	movs	r2, r4
    9bca:	32b0      	adds	r2, #176	; 0xb0
    9bcc:	6950      	ldr	r0, [r2, #20]
    9bce:	4798      	blx	r3
    9bd0:	23cc      	movs	r3, #204	; 0xcc
    9bd2:	50e0      	str	r0, [r4, r3]
				if (module->req.content_length < 0) {
    9bd4:	2800      	cmp	r0, #0
    9bd6:	da00      	bge.n	9bda <_http_client_request+0x17e>
    9bd8:	e0ac      	b.n	9d34 <_http_client_request+0x2d8>
					/* Error was occurred. */
					/* Does not send any entity. */
					module->req.content_length = 0;
				} else {
					sprintf(length, "%u", (unsigned int)module->req.content_length);
    9bda:	0002      	movs	r2, r0
    9bdc:	4963      	ldr	r1, [pc, #396]	; (9d6c <_http_client_request+0x310>)
    9bde:	2320      	movs	r3, #32
    9be0:	2008      	movs	r0, #8
    9be2:	1838      	adds	r0, r7, r0
    9be4:	18c0      	adds	r0, r0, r3
    9be6:	4b62      	ldr	r3, [pc, #392]	; (9d70 <_http_client_request+0x314>)
    9be8:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "Content-Length: ", strlen("Content-Length: "));
    9bea:	2210      	movs	r2, #16
    9bec:	4961      	ldr	r1, [pc, #388]	; (9d74 <_http_client_request+0x318>)
    9bee:	232c      	movs	r3, #44	; 0x2c
    9bf0:	2008      	movs	r0, #8
    9bf2:	1838      	adds	r0, r7, r0
    9bf4:	18c0      	adds	r0, r0, r3
    9bf6:	4d55      	ldr	r5, [pc, #340]	; (9d4c <_http_client_request+0x2f0>)
    9bf8:	47a8      	blx	r5
					stream_writer_send_buffer(&writer, length, strlen(length));
    9bfa:	2320      	movs	r3, #32
    9bfc:	2208      	movs	r2, #8
    9bfe:	18ba      	adds	r2, r7, r2
    9c00:	18d0      	adds	r0, r2, r3
    9c02:	4b51      	ldr	r3, [pc, #324]	; (9d48 <_http_client_request+0x2ec>)
    9c04:	4798      	blx	r3
    9c06:	0002      	movs	r2, r0
    9c08:	2320      	movs	r3, #32
    9c0a:	2108      	movs	r1, #8
    9c0c:	1879      	adds	r1, r7, r1
    9c0e:	18c9      	adds	r1, r1, r3
    9c10:	330c      	adds	r3, #12
    9c12:	2008      	movs	r0, #8
    9c14:	1838      	adds	r0, r7, r0
    9c16:	18c0      	adds	r0, r0, r3
    9c18:	47a8      	blx	r5
					stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    9c1a:	2202      	movs	r2, #2
    9c1c:	494e      	ldr	r1, [pc, #312]	; (9d58 <_http_client_request+0x2fc>)
    9c1e:	232c      	movs	r3, #44	; 0x2c
    9c20:	2008      	movs	r0, #8
    9c22:	1838      	adds	r0, r7, r0
    9c24:	18c0      	adds	r0, r0, r3
    9c26:	47a8      	blx	r5
    9c28:	e041      	b.n	9cae <_http_client_request+0x252>
			stream_writer_send_buffer(&writer, "GET ", 4);
    9c2a:	2204      	movs	r2, #4
    9c2c:	4952      	ldr	r1, [pc, #328]	; (9d78 <_http_client_request+0x31c>)
    9c2e:	332b      	adds	r3, #43	; 0x2b
    9c30:	2008      	movs	r0, #8
    9c32:	1838      	adds	r0, r7, r0
    9c34:	18c0      	adds	r0, r0, r3
    9c36:	4b45      	ldr	r3, [pc, #276]	; (9d4c <_http_client_request+0x2f0>)
    9c38:	4798      	blx	r3
    9c3a:	e75b      	b.n	9af4 <_http_client_request+0x98>
			stream_writer_send_buffer(&writer, "POST ", 5);
    9c3c:	2205      	movs	r2, #5
    9c3e:	494f      	ldr	r1, [pc, #316]	; (9d7c <_http_client_request+0x320>)
    9c40:	332a      	adds	r3, #42	; 0x2a
    9c42:	2008      	movs	r0, #8
    9c44:	1838      	adds	r0, r7, r0
    9c46:	18c0      	adds	r0, r0, r3
    9c48:	4b40      	ldr	r3, [pc, #256]	; (9d4c <_http_client_request+0x2f0>)
    9c4a:	4798      	blx	r3
    9c4c:	e752      	b.n	9af4 <_http_client_request+0x98>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
    9c4e:	2207      	movs	r2, #7
    9c50:	494b      	ldr	r1, [pc, #300]	; (9d80 <_http_client_request+0x324>)
    9c52:	3329      	adds	r3, #41	; 0x29
    9c54:	2008      	movs	r0, #8
    9c56:	1838      	adds	r0, r7, r0
    9c58:	18c0      	adds	r0, r0, r3
    9c5a:	4b3c      	ldr	r3, [pc, #240]	; (9d4c <_http_client_request+0x2f0>)
    9c5c:	4798      	blx	r3
    9c5e:	e749      	b.n	9af4 <_http_client_request+0x98>
			stream_writer_send_buffer(&writer, "PUT ", 4);
    9c60:	2204      	movs	r2, #4
    9c62:	4948      	ldr	r1, [pc, #288]	; (9d84 <_http_client_request+0x328>)
    9c64:	3328      	adds	r3, #40	; 0x28
    9c66:	2008      	movs	r0, #8
    9c68:	1838      	adds	r0, r7, r0
    9c6a:	18c0      	adds	r0, r0, r3
    9c6c:	4b37      	ldr	r3, [pc, #220]	; (9d4c <_http_client_request+0x2f0>)
    9c6e:	4798      	blx	r3
    9c70:	e740      	b.n	9af4 <_http_client_request+0x98>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
    9c72:	2208      	movs	r2, #8
    9c74:	4944      	ldr	r1, [pc, #272]	; (9d88 <_http_client_request+0x32c>)
    9c76:	3327      	adds	r3, #39	; 0x27
    9c78:	2008      	movs	r0, #8
    9c7a:	1838      	adds	r0, r7, r0
    9c7c:	18c0      	adds	r0, r0, r3
    9c7e:	4b33      	ldr	r3, [pc, #204]	; (9d4c <_http_client_request+0x2f0>)
    9c80:	4798      	blx	r3
    9c82:	e737      	b.n	9af4 <_http_client_request+0x98>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
    9c84:	2205      	movs	r2, #5
    9c86:	4941      	ldr	r1, [pc, #260]	; (9d8c <_http_client_request+0x330>)
    9c88:	3326      	adds	r3, #38	; 0x26
    9c8a:	2008      	movs	r0, #8
    9c8c:	1838      	adds	r0, r7, r0
    9c8e:	18c0      	adds	r0, r0, r3
    9c90:	4b2e      	ldr	r3, [pc, #184]	; (9d4c <_http_client_request+0x2f0>)
    9c92:	4798      	blx	r3
    9c94:	e72e      	b.n	9af4 <_http_client_request+0x98>
				module->req.content_length = -1;
    9c96:	2201      	movs	r2, #1
    9c98:	4252      	negs	r2, r2
    9c9a:	23cc      	movs	r3, #204	; 0xcc
    9c9c:	50e2      	str	r2, [r4, r3]
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
    9c9e:	321d      	adds	r2, #29
    9ca0:	493b      	ldr	r1, [pc, #236]	; (9d90 <_http_client_request+0x334>)
    9ca2:	3ba0      	subs	r3, #160	; 0xa0
    9ca4:	2008      	movs	r0, #8
    9ca6:	1838      	adds	r0, r7, r0
    9ca8:	18c0      	adds	r0, r0, r3
    9caa:	4b28      	ldr	r3, [pc, #160]	; (9d4c <_http_client_request+0x2f0>)
    9cac:	4798      	blx	r3
				}
			}
		}
		if (module->req.ext_header != NULL ) {
    9cae:	23d4      	movs	r3, #212	; 0xd4
    9cb0:	58e5      	ldr	r5, [r4, r3]
    9cb2:	2d00      	cmp	r5, #0
    9cb4:	d00a      	beq.n	9ccc <_http_client_request+0x270>
			stream_writer_send_buffer(&writer,
    9cb6:	0028      	movs	r0, r5
    9cb8:	4b23      	ldr	r3, [pc, #140]	; (9d48 <_http_client_request+0x2ec>)
    9cba:	4798      	blx	r3
    9cbc:	0002      	movs	r2, r0
    9cbe:	0029      	movs	r1, r5
    9cc0:	232c      	movs	r3, #44	; 0x2c
    9cc2:	2008      	movs	r0, #8
    9cc4:	1838      	adds	r0, r7, r0
    9cc6:	18c0      	adds	r0, r0, r3
    9cc8:	4b20      	ldr	r3, [pc, #128]	; (9d4c <_http_client_request+0x2f0>)
    9cca:	4798      	blx	r3
				module->req.ext_header,
				strlen(module->req.ext_header));
		}

		//See the module->header
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    9ccc:	2202      	movs	r2, #2
    9cce:	4922      	ldr	r1, [pc, #136]	; (9d58 <_http_client_request+0x2fc>)
    9cd0:	232c      	movs	r3, #44	; 0x2c
    9cd2:	2008      	movs	r0, #8
    9cd4:	1838      	adds	r0, r7, r0
    9cd6:	18c0      	adds	r0, r0, r3
    9cd8:	4b1c      	ldr	r3, [pc, #112]	; (9d4c <_http_client_request+0x2f0>)
    9cda:	4798      	blx	r3
		stream_writer_send_remain(&writer);
    9cdc:	232c      	movs	r3, #44	; 0x2c
    9cde:	2208      	movs	r2, #8
    9ce0:	18ba      	adds	r2, r7, r2
    9ce2:	18d0      	adds	r0, r2, r3
    9ce4:	4b2b      	ldr	r3, [pc, #172]	; (9d94 <_http_client_request+0x338>)
    9ce6:	4798      	blx	r3

		module->req.state = STATE_REQ_SEND_ENTITY;
    9ce8:	2304      	movs	r3, #4
    9cea:	66e3      	str	r3, [r4, #108]	; 0x6c
		/* Send first part of entity. */
	case STATE_REQ_SEND_ENTITY:
		if (module->req.content_length < 0 && entity->read) {
    9cec:	23cc      	movs	r3, #204	; 0xcc
    9cee:	58e2      	ldr	r2, [r4, r3]
    9cf0:	2a00      	cmp	r2, #0
    9cf2:	db51      	blt.n	9d98 <_http_client_request+0x33c>
				if (module->cb) {
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
				}
				break;
			}
		} else if (module->req.content_length > 0 && entity->read) {
    9cf4:	dc00      	bgt.n	9cf8 <_http_client_request+0x29c>
    9cf6:	e0f0      	b.n	9eda <_http_client_request+0x47e>
    9cf8:	0023      	movs	r3, r4
    9cfa:	33b0      	adds	r3, #176	; 0xb0
    9cfc:	68dd      	ldr	r5, [r3, #12]
    9cfe:	2d00      	cmp	r5, #0
    9d00:	d100      	bne.n	9d04 <_http_client_request+0x2a8>
    9d02:	e0ea      	b.n	9eda <_http_client_request+0x47e>
			/* Send entity. */
			if (module->req.sent_length >= module->req.content_length) {
    9d04:	23d0      	movs	r3, #208	; 0xd0
    9d06:	58e3      	ldr	r3, [r4, r3]
    9d08:	429a      	cmp	r2, r3
    9d0a:	dd00      	ble.n	9d0e <_http_client_request+0x2b2>
    9d0c:	e0ba      	b.n	9e84 <_http_client_request+0x428>
				/* Complete to send the buffer. */
				if (module->req.entity.close) {
    9d0e:	23c0      	movs	r3, #192	; 0xc0
    9d10:	58e3      	ldr	r3, [r4, r3]
    9d12:	2b00      	cmp	r3, #0
    9d14:	d002      	beq.n	9d1c <_http_client_request+0x2c0>
					module->req.entity.close(module->req.entity.priv_data);
    9d16:	22c4      	movs	r2, #196	; 0xc4
    9d18:	58a0      	ldr	r0, [r4, r2]
    9d1a:	4798      	blx	r3
				}
				module->req.state = STATE_SOCK_CONNECTED;
    9d1c:	2302      	movs	r3, #2
    9d1e:	66e3      	str	r3, [r4, #108]	; 0x6c
				if (module->cb) {
    9d20:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    9d22:	2b00      	cmp	r3, #0
    9d24:	d100      	bne.n	9d28 <_http_client_request+0x2cc>
    9d26:	e6c0      	b.n	9aaa <_http_client_request+0x4e>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    9d28:	220c      	movs	r2, #12
    9d2a:	18ba      	adds	r2, r7, r2
    9d2c:	2101      	movs	r1, #1
    9d2e:	0020      	movs	r0, r4
    9d30:	4798      	blx	r3
    9d32:	e6ba      	b.n	9aaa <_http_client_request+0x4e>
					module->req.content_length = 0;
    9d34:	2200      	movs	r2, #0
    9d36:	50e2      	str	r2, [r4, r3]
    9d38:	e7b9      	b.n	9cae <_http_client_request+0x252>
    9d3a:	46c0      	nop			; (mov r8, r8)
    9d3c:	0000e4b4 	.word	0x0000e4b4
    9d40:	00009865 	.word	0x00009865
    9d44:	0000a165 	.word	0x0000a165
    9d48:	0000bbdb 	.word	0x0000bbdb
    9d4c:	0000a1b9 	.word	0x0000a1b9
    9d50:	0000e4f8 	.word	0x0000e4f8
    9d54:	0000e504 	.word	0x0000e504
    9d58:	0000ea48 	.word	0x0000ea48
    9d5c:	0000e514 	.word	0x0000e514
    9d60:	0000e51c 	.word	0x0000e51c
    9d64:	0000e538 	.word	0x0000e538
    9d68:	0000e54c 	.word	0x0000e54c
    9d6c:	0000e584 	.word	0x0000e584
    9d70:	0000bb4d 	.word	0x0000bb4d
    9d74:	0000e588 	.word	0x0000e588
    9d78:	0000e4c4 	.word	0x0000e4c4
    9d7c:	0000e4cc 	.word	0x0000e4cc
    9d80:	0000e4d4 	.word	0x0000e4d4
    9d84:	0000e4dc 	.word	0x0000e4dc
    9d88:	0000e4e4 	.word	0x0000e4e4
    9d8c:	0000e4f0 	.word	0x0000e4f0
    9d90:	0000e564 	.word	0x0000e564
    9d94:	0000a175 	.word	0x0000a175
		if (module->req.content_length < 0 && entity->read) {
    9d98:	0023      	movs	r3, r4
    9d9a:	33b0      	adds	r3, #176	; 0xb0
    9d9c:	68dd      	ldr	r5, [r3, #12]
    9d9e:	2d00      	cmp	r5, #0
    9da0:	d100      	bne.n	9da4 <_http_client_request+0x348>
    9da2:	e09a      	b.n	9eda <_http_client_request+0x47e>
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    9da4:	23d0      	movs	r3, #208	; 0xd0
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    9da6:	58e3      	ldr	r3, [r4, r3]
    9da8:	6e62      	ldr	r2, [r4, #100]	; 0x64
    9daa:	3a07      	subs	r2, #7
    9dac:	1d71      	adds	r1, r6, #5
    9dae:	0020      	movs	r0, r4
    9db0:	30b0      	adds	r0, #176	; 0xb0
    9db2:	6940      	ldr	r0, [r0, #20]
    9db4:	47a8      	blx	r5
    9db6:	0005      	movs	r5, r0
    9db8:	43c3      	mvns	r3, r0
    9dba:	17db      	asrs	r3, r3, #31
    9dbc:	401d      	ands	r5, r3
			buffer[HTTP_CHUNKED_MAX_LENGTH + 1] = '\n';
    9dbe:	220a      	movs	r2, #10
    9dc0:	7132      	strb	r2, [r6, #4]
			buffer[HTTP_CHUNKED_MAX_LENGTH] = '\r';
    9dc2:	210d      	movs	r1, #13
    9dc4:	70f1      	strb	r1, [r6, #3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 2] = '\r';
    9dc6:	1973      	adds	r3, r6, r5
    9dc8:	7159      	strb	r1, [r3, #5]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 3] = '\n';
    9dca:	719a      	strb	r2, [r3, #6]
				*ptr = CH_LUT[size % 16];
    9dcc:	230f      	movs	r3, #15
    9dce:	402b      	ands	r3, r5
    9dd0:	3206      	adds	r2, #6
    9dd2:	3905      	subs	r1, #5
    9dd4:	468c      	mov	ip, r1
    9dd6:	44bc      	add	ip, r7
    9dd8:	4462      	add	r2, ip
    9dda:	5cd3      	ldrb	r3, [r2, r3]
    9ddc:	70b3      	strb	r3, [r6, #2]
				ptr = buffer + 2;
    9dde:	1cb1      	adds	r1, r6, #2
			if (size >= 0x10) {
    9de0:	2d0f      	cmp	r5, #15
    9de2:	dd0d      	ble.n	9e00 <_http_client_request+0x3a4>
				ptr = buffer + 1;
    9de4:	1c71      	adds	r1, r6, #1
				*ptr = CH_LUT[(size / 0x10) % 16];
    9de6:	17eb      	asrs	r3, r5, #31
    9de8:	220f      	movs	r2, #15
    9dea:	4013      	ands	r3, r2
    9dec:	195b      	adds	r3, r3, r5
    9dee:	111b      	asrs	r3, r3, #4
    9df0:	4013      	ands	r3, r2
    9df2:	3201      	adds	r2, #1
    9df4:	2008      	movs	r0, #8
    9df6:	4684      	mov	ip, r0
    9df8:	44bc      	add	ip, r7
    9dfa:	4462      	add	r2, ip
    9dfc:	5cd3      	ldrb	r3, [r2, r3]
    9dfe:	7073      	strb	r3, [r6, #1]
			if (size >= 0x100) {
    9e00:	2dff      	cmp	r5, #255	; 0xff
    9e02:	dd0d      	ble.n	9e20 <_http_client_request+0x3c4>
				*ptr = CH_LUT[(size / 0x100) % 16];
    9e04:	17ea      	asrs	r2, r5, #31
    9e06:	23ff      	movs	r3, #255	; 0xff
    9e08:	4013      	ands	r3, r2
    9e0a:	195b      	adds	r3, r3, r5
    9e0c:	051b      	lsls	r3, r3, #20
    9e0e:	0f1b      	lsrs	r3, r3, #28
    9e10:	2210      	movs	r2, #16
    9e12:	2108      	movs	r1, #8
    9e14:	468c      	mov	ip, r1
    9e16:	44bc      	add	ip, r7
    9e18:	4462      	add	r2, ip
    9e1a:	5cd3      	ldrb	r3, [r2, r3]
    9e1c:	7033      	strb	r3, [r6, #0]
				ptr = buffer;
    9e1e:	0031      	movs	r1, r6
			if ((result = send(module->sock, (void*)ptr, ptr + HTTP_CHUNKED_MAX_LENGTH - buffer + size + 4, 0)) < 0) {	
    9e20:	1cca      	adds	r2, r1, #3
    9e22:	1b92      	subs	r2, r2, r6
    9e24:	1d2b      	adds	r3, r5, #4
    9e26:	18d2      	adds	r2, r2, r3
    9e28:	b292      	uxth	r2, r2
    9e2a:	2000      	movs	r0, #0
    9e2c:	5620      	ldrsb	r0, [r4, r0]
    9e2e:	2300      	movs	r3, #0
    9e30:	4e30      	ldr	r6, [pc, #192]	; (9ef4 <_http_client_request+0x498>)
    9e32:	47b0      	blx	r6
    9e34:	2800      	cmp	r0, #0
    9e36:	db19      	blt.n	9e6c <_http_client_request+0x410>
			module->req.sent_length += size;
    9e38:	22d0      	movs	r2, #208	; 0xd0
    9e3a:	58a3      	ldr	r3, [r4, r2]
    9e3c:	195b      	adds	r3, r3, r5
    9e3e:	50a3      	str	r3, [r4, r2]
			if(size == 0) {
    9e40:	2d00      	cmp	r5, #0
    9e42:	d000      	beq.n	9e46 <_http_client_request+0x3ea>
    9e44:	e631      	b.n	9aaa <_http_client_request+0x4e>
				if (module->req.entity.close) {
    9e46:	23c0      	movs	r3, #192	; 0xc0
    9e48:	58e3      	ldr	r3, [r4, r3]
    9e4a:	2b00      	cmp	r3, #0
    9e4c:	d002      	beq.n	9e54 <_http_client_request+0x3f8>
					module->req.entity.close(module->req.entity.priv_data);
    9e4e:	3a0c      	subs	r2, #12
    9e50:	58a0      	ldr	r0, [r4, r2]
    9e52:	4798      	blx	r3
				module->req.state = STATE_SOCK_CONNECTED;
    9e54:	2302      	movs	r3, #2
    9e56:	66e3      	str	r3, [r4, #108]	; 0x6c
				if (module->cb) {
    9e58:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    9e5a:	2b00      	cmp	r3, #0
    9e5c:	d100      	bne.n	9e60 <_http_client_request+0x404>
    9e5e:	e624      	b.n	9aaa <_http_client_request+0x4e>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    9e60:	220c      	movs	r2, #12
    9e62:	18ba      	adds	r2, r7, r2
    9e64:	2101      	movs	r1, #1
    9e66:	0020      	movs	r0, r4
    9e68:	4798      	blx	r3
    9e6a:	e61e      	b.n	9aaa <_http_client_request+0x4e>
				_http_client_clear_conn(module, -EIO);
    9e6c:	2105      	movs	r1, #5
    9e6e:	4249      	negs	r1, r1
    9e70:	0020      	movs	r0, r4
    9e72:	4b21      	ldr	r3, [pc, #132]	; (9ef8 <_http_client_request+0x49c>)
    9e74:	4798      	blx	r3
    9e76:	46dd      	mov	sp, fp
		break;
	default:
		/* Invalid status. */
		break;
	}
}
    9e78:	46bd      	mov	sp, r7
    9e7a:	b013      	add	sp, #76	; 0x4c
    9e7c:	bc0c      	pop	{r2, r3}
    9e7e:	4692      	mov	sl, r2
    9e80:	469b      	mov	fp, r3
    9e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);
    9e84:	0022      	movs	r2, r4
    9e86:	32b0      	adds	r2, #176	; 0xb0
    9e88:	6950      	ldr	r0, [r2, #20]
    9e8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
    9e8c:	0031      	movs	r1, r6
    9e8e:	47a8      	blx	r5
			if (size < 0) {
    9e90:	2800      	cmp	r0, #0
    9e92:	db16      	blt.n	9ec2 <_http_client_request+0x466>
				if (size > module->req.content_length - module->req.sent_length) {
    9e94:	23cc      	movs	r3, #204	; 0xcc
    9e96:	58e5      	ldr	r5, [r4, r3]
    9e98:	3304      	adds	r3, #4
    9e9a:	58e3      	ldr	r3, [r4, r3]
    9e9c:	1aed      	subs	r5, r5, r3
    9e9e:	4285      	cmp	r5, r0
    9ea0:	dd00      	ble.n	9ea4 <_http_client_request+0x448>
    9ea2:	0005      	movs	r5, r0
				if ((result = send(module->sock, (void*)buffer, size, 0)) < 0) {
    9ea4:	b2aa      	uxth	r2, r5
    9ea6:	2000      	movs	r0, #0
    9ea8:	5620      	ldrsb	r0, [r4, r0]
    9eaa:	2300      	movs	r3, #0
    9eac:	0031      	movs	r1, r6
    9eae:	4e11      	ldr	r6, [pc, #68]	; (9ef4 <_http_client_request+0x498>)
    9eb0:	47b0      	blx	r6
    9eb2:	2800      	cmp	r0, #0
    9eb4:	db0b      	blt.n	9ece <_http_client_request+0x472>
				module->req.sent_length += size;
    9eb6:	23d0      	movs	r3, #208	; 0xd0
    9eb8:	58e2      	ldr	r2, [r4, r3]
    9eba:	4694      	mov	ip, r2
    9ebc:	4465      	add	r5, ip
    9ebe:	50e5      	str	r5, [r4, r3]
    9ec0:	e5f3      	b.n	9aaa <_http_client_request+0x4e>
				_http_client_clear_conn(module, (size == 0)?-EBADMSG:-EIO);
    9ec2:	2105      	movs	r1, #5
    9ec4:	4249      	negs	r1, r1
    9ec6:	0020      	movs	r0, r4
    9ec8:	4b0b      	ldr	r3, [pc, #44]	; (9ef8 <_http_client_request+0x49c>)
    9eca:	4798      	blx	r3
    9ecc:	e5ed      	b.n	9aaa <_http_client_request+0x4e>
					_http_client_clear_conn(module, -EIO);
    9ece:	2105      	movs	r1, #5
    9ed0:	4249      	negs	r1, r1
    9ed2:	0020      	movs	r0, r4
    9ed4:	4b08      	ldr	r3, [pc, #32]	; (9ef8 <_http_client_request+0x49c>)
    9ed6:	4798      	blx	r3
					return;
    9ed8:	e7cd      	b.n	9e76 <_http_client_request+0x41a>
			module->req.state = STATE_SOCK_CONNECTED;
    9eda:	2302      	movs	r3, #2
    9edc:	66e3      	str	r3, [r4, #108]	; 0x6c
			if (module->cb) {
    9ede:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    9ee0:	2b00      	cmp	r3, #0
    9ee2:	d100      	bne.n	9ee6 <_http_client_request+0x48a>
    9ee4:	e5e1      	b.n	9aaa <_http_client_request+0x4e>
				module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    9ee6:	220c      	movs	r2, #12
    9ee8:	18ba      	adds	r2, r7, r2
    9eea:	2101      	movs	r1, #1
    9eec:	0020      	movs	r0, r4
    9eee:	4798      	blx	r3
    9ef0:	e5db      	b.n	9aaa <_http_client_request+0x4e>
    9ef2:	46c0      	nop			; (mov r8, r8)
    9ef4:	00003bfd 	.word	0x00003bfd
    9ef8:	000099bd 	.word	0x000099bd

00009efc <http_client_send_request>:
{
    9efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    9efe:	46d6      	mov	lr, sl
    9f00:	b500      	push	{lr}
    9f02:	b088      	sub	sp, #32
    9f04:	0004      	movs	r4, r0
    9f06:	000f      	movs	r7, r1
    9f08:	4692      	mov	sl, r2
    9f0a:	9303      	str	r3, [sp, #12]
	if (module == NULL) {
    9f0c:	2800      	cmp	r0, #0
    9f0e:	d100      	bne.n	9f12 <http_client_send_request+0x16>
    9f10:	e0d3      	b.n	a0ba <http_client_send_request+0x1be>
	if (module->req.state > STATE_SOCK_CONNECTED) {
    9f12:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    9f14:	2b02      	cmp	r3, #2
    9f16:	d900      	bls.n	9f1a <http_client_send_request+0x1e>
    9f18:	e0d3      	b.n	a0c2 <http_client_send_request+0x1c6>
	if (!strncmp(url, "http://", 7)) {
    9f1a:	2207      	movs	r2, #7
    9f1c:	4981      	ldr	r1, [pc, #516]	; (a124 <http_client_send_request+0x228>)
    9f1e:	0038      	movs	r0, r7
    9f20:	4b81      	ldr	r3, [pc, #516]	; (a128 <http_client_send_request+0x22c>)
    9f22:	4798      	blx	r3
		i = 7;
    9f24:	2607      	movs	r6, #7
	if (!strncmp(url, "http://", 7)) {
    9f26:	2800      	cmp	r0, #0
    9f28:	d007      	beq.n	9f3a <http_client_send_request+0x3e>
	} else if (!strncmp(url, "https://", 8)) {
    9f2a:	2208      	movs	r2, #8
    9f2c:	497f      	ldr	r1, [pc, #508]	; (a12c <http_client_send_request+0x230>)
    9f2e:	0038      	movs	r0, r7
    9f30:	4b7d      	ldr	r3, [pc, #500]	; (a128 <http_client_send_request+0x22c>)
    9f32:	4798      	blx	r3
		i = 8;
    9f34:	4246      	negs	r6, r0
    9f36:	4146      	adcs	r6, r0
    9f38:	00f6      	lsls	r6, r6, #3
	reconnect = strncmp(module->host, url + i, strlen(module->host));
    9f3a:	1c63      	adds	r3, r4, #1
    9f3c:	19bd      	adds	r5, r7, r6
    9f3e:	9302      	str	r3, [sp, #8]
    9f40:	0018      	movs	r0, r3
    9f42:	4b7b      	ldr	r3, [pc, #492]	; (a130 <http_client_send_request+0x234>)
    9f44:	4798      	blx	r3
    9f46:	0002      	movs	r2, r0
    9f48:	0029      	movs	r1, r5
    9f4a:	9802      	ldr	r0, [sp, #8]
    9f4c:	4b76      	ldr	r3, [pc, #472]	; (a128 <http_client_send_request+0x22c>)
    9f4e:	4798      	blx	r3
    9f50:	9001      	str	r0, [sp, #4]
	for (; url[i] != '\0' && url[i] != '/'; i++) {
    9f52:	782b      	ldrb	r3, [r5, #0]
    9f54:	2b00      	cmp	r3, #0
    9f56:	d052      	beq.n	9ffe <http_client_send_request+0x102>
    9f58:	2b2f      	cmp	r3, #47	; 0x2f
    9f5a:	d052      	beq.n	a002 <http_client_send_request+0x106>
    9f5c:	1c71      	adds	r1, r6, #1
    9f5e:	1879      	adds	r1, r7, r1
    9f60:	2200      	movs	r2, #0
		module->host[j++] = url[i];
    9f62:	3201      	adds	r2, #1
    9f64:	54a3      	strb	r3, [r4, r2]
	for (; url[i] != '\0' && url[i] != '/'; i++) {
    9f66:	000d      	movs	r5, r1
    9f68:	780b      	ldrb	r3, [r1, #0]
    9f6a:	2b00      	cmp	r3, #0
    9f6c:	d002      	beq.n	9f74 <http_client_send_request+0x78>
    9f6e:	3101      	adds	r1, #1
    9f70:	2b2f      	cmp	r3, #47	; 0x2f
    9f72:	d1f6      	bne.n	9f62 <http_client_send_request+0x66>
	module->host[j] = '\0';
    9f74:	18a2      	adds	r2, r4, r2
    9f76:	2300      	movs	r3, #0
    9f78:	7053      	strb	r3, [r2, #1]
	if (strlen(module->host) == 0) {
    9f7a:	7863      	ldrb	r3, [r4, #1]
    9f7c:	2b00      	cmp	r3, #0
    9f7e:	d100      	bne.n	9f82 <http_client_send_request+0x86>
    9f80:	e0a3      	b.n	a0ca <http_client_send_request+0x1ce>
	if (strlen(uri) >= HTTP_MAX_URI_LENGTH) {
    9f82:	0028      	movs	r0, r5
    9f84:	4b6a      	ldr	r3, [pc, #424]	; (a130 <http_client_send_request+0x234>)
    9f86:	4798      	blx	r3
    9f88:	283f      	cmp	r0, #63	; 0x3f
    9f8a:	d900      	bls.n	9f8e <http_client_send_request+0x92>
    9f8c:	e0a1      	b.n	a0d2 <http_client_send_request+0x1d6>
	if (module->req.ext_header != NULL) {
    9f8e:	23d4      	movs	r3, #212	; 0xd4
    9f90:	58e0      	ldr	r0, [r4, r3]
    9f92:	2800      	cmp	r0, #0
    9f94:	d001      	beq.n	9f9a <http_client_send_request+0x9e>
		free(module->req.ext_header);
    9f96:	4b67      	ldr	r3, [pc, #412]	; (a134 <http_client_send_request+0x238>)
    9f98:	4798      	blx	r3
	if (ext_header != NULL) {
    9f9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9f9c:	2b00      	cmp	r3, #0
    9f9e:	d032      	beq.n	a006 <http_client_send_request+0x10a>
		module->req.ext_header = strdup(ext_header);
    9fa0:	0018      	movs	r0, r3
    9fa2:	4b65      	ldr	r3, [pc, #404]	; (a138 <http_client_send_request+0x23c>)
    9fa4:	4798      	blx	r3
    9fa6:	23d4      	movs	r3, #212	; 0xd4
    9fa8:	50e0      	str	r0, [r4, r3]
		if (module->req.ext_header == NULL) {
    9faa:	2800      	cmp	r0, #0
    9fac:	d100      	bne.n	9fb0 <http_client_send_request+0xb4>
    9fae:	e094      	b.n	a0da <http_client_send_request+0x1de>
	module->sending = 0;
    9fb0:	2241      	movs	r2, #65	; 0x41
    9fb2:	5ca3      	ldrb	r3, [r4, r2]
    9fb4:	2101      	movs	r1, #1
    9fb6:	438b      	bics	r3, r1
    9fb8:	54a3      	strb	r3, [r4, r2]
	module->recved_size = 0;
    9fba:	2300      	movs	r3, #0
    9fbc:	6463      	str	r3, [r4, #68]	; 0x44
	if (uri[0] == '/') {
    9fbe:	782b      	ldrb	r3, [r5, #0]
    9fc0:	2b2f      	cmp	r3, #47	; 0x2f
    9fc2:	d024      	beq.n	a00e <http_client_send_request+0x112>
		module->req.uri[0] = '/';
    9fc4:	222f      	movs	r2, #47	; 0x2f
    9fc6:	2370      	movs	r3, #112	; 0x70
    9fc8:	54e2      	strb	r2, [r4, r3]
		if (uri[0] != 0) {
    9fca:	782b      	ldrb	r3, [r5, #0]
    9fcc:	2b00      	cmp	r3, #0
    9fce:	d124      	bne.n	a01a <http_client_send_request+0x11e>
	if (entity != NULL) {
    9fd0:	9b03      	ldr	r3, [sp, #12]
    9fd2:	2b00      	cmp	r3, #0
    9fd4:	d027      	beq.n	a026 <http_client_send_request+0x12a>
		memcpy(&module->req.entity, entity, sizeof(struct http_entity));
    9fd6:	0020      	movs	r0, r4
    9fd8:	30b0      	adds	r0, #176	; 0xb0
    9fda:	2218      	movs	r2, #24
    9fdc:	0019      	movs	r1, r3
    9fde:	4b57      	ldr	r3, [pc, #348]	; (a13c <http_client_send_request+0x240>)
    9fe0:	4798      	blx	r3
	module->req.method = method;
    9fe2:	23c8      	movs	r3, #200	; 0xc8
    9fe4:	4652      	mov	r2, sl
    9fe6:	54e2      	strb	r2, [r4, r3]
	switch (module->req.state) {
    9fe8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    9fea:	2b01      	cmp	r3, #1
    9fec:	d022      	beq.n	a034 <http_client_send_request+0x138>
    9fee:	2b00      	cmp	r3, #0
    9ff0:	d027      	beq.n	a042 <http_client_send_request+0x146>
    9ff2:	2b02      	cmp	r3, #2
    9ff4:	d03a      	beq.n	a06c <http_client_send_request+0x170>
		return -EAGAIN;
    9ff6:	230b      	movs	r3, #11
    9ff8:	425b      	negs	r3, r3
    9ffa:	9301      	str	r3, [sp, #4]
    9ffc:	e08d      	b.n	a11a <http_client_send_request+0x21e>
	int i = 0, j = 0, reconnect = 0;
    9ffe:	2200      	movs	r2, #0
    a000:	e7b8      	b.n	9f74 <http_client_send_request+0x78>
    a002:	2200      	movs	r2, #0
    a004:	e7b6      	b.n	9f74 <http_client_send_request+0x78>
		module->req.ext_header = NULL;
    a006:	2200      	movs	r2, #0
    a008:	23d4      	movs	r3, #212	; 0xd4
    a00a:	50e2      	str	r2, [r4, r3]
    a00c:	e7d0      	b.n	9fb0 <http_client_send_request+0xb4>
		strcpy(module->req.uri, uri);
    a00e:	0020      	movs	r0, r4
    a010:	3070      	adds	r0, #112	; 0x70
    a012:	0029      	movs	r1, r5
    a014:	4b4a      	ldr	r3, [pc, #296]	; (a140 <http_client_send_request+0x244>)
    a016:	4798      	blx	r3
    a018:	e7da      	b.n	9fd0 <http_client_send_request+0xd4>
			strcpy(module->req.uri + 1, uri);
    a01a:	0029      	movs	r1, r5
    a01c:	0020      	movs	r0, r4
    a01e:	3071      	adds	r0, #113	; 0x71
    a020:	4b47      	ldr	r3, [pc, #284]	; (a140 <http_client_send_request+0x244>)
    a022:	4798      	blx	r3
    a024:	e7d4      	b.n	9fd0 <http_client_send_request+0xd4>
		memset(&module->req.entity, 0, sizeof(struct http_entity));
    a026:	0020      	movs	r0, r4
    a028:	30b0      	adds	r0, #176	; 0xb0
    a02a:	2218      	movs	r2, #24
    a02c:	2100      	movs	r1, #0
    a02e:	4b45      	ldr	r3, [pc, #276]	; (a144 <http_client_send_request+0x248>)
    a030:	4798      	blx	r3
    a032:	e7d6      	b.n	9fe2 <http_client_send_request+0xe6>
		if (!reconnect) {
    a034:	9b01      	ldr	r3, [sp, #4]
    a036:	2b00      	cmp	r3, #0
    a038:	d06f      	beq.n	a11a <http_client_send_request+0x21e>
			_http_client_clear_conn(module, 0);
    a03a:	2100      	movs	r1, #0
    a03c:	0020      	movs	r0, r4
    a03e:	4b42      	ldr	r3, [pc, #264]	; (a148 <http_client_send_request+0x24c>)
    a040:	4798      	blx	r3
		if (module->config.tls) {
    a042:	2352      	movs	r3, #82	; 0x52
    a044:	5ce2      	ldrb	r2, [r4, r3]
    a046:	1e53      	subs	r3, r2, #1
    a048:	419a      	sbcs	r2, r3
		module->sock = socket(AF_INET, SOCK_STREAM, flag);
    a04a:	b2d2      	uxtb	r2, r2
    a04c:	2101      	movs	r1, #1
    a04e:	2002      	movs	r0, #2
    a050:	4b3e      	ldr	r3, [pc, #248]	; (a14c <http_client_send_request+0x250>)
    a052:	4798      	blx	r3
    a054:	7020      	strb	r0, [r4, #0]
		if (module->sock >= 0) {
    a056:	2800      	cmp	r0, #0
    a058:	db43      	blt.n	a0e2 <http_client_send_request+0x1e6>
			module_ref_inst[module->sock] = module;
    a05a:	0080      	lsls	r0, r0, #2
    a05c:	4b3c      	ldr	r3, [pc, #240]	; (a150 <http_client_send_request+0x254>)
    a05e:	50c4      	str	r4, [r0, r3]
    a060:	9d02      	ldr	r5, [sp, #8]
	uint32_t isv6 = 0;
    a062:	2100      	movs	r1, #0
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    a064:	2620      	movs	r6, #32
			isv6 = 1;
    a066:	2001      	movs	r0, #1
		} else if ((ch & 0x30) != 0x30) {
    a068:	2730      	movs	r7, #48	; 0x30
    a06a:	e00c      	b.n	a086 <http_client_send_request+0x18a>
		if (!reconnect) {
    a06c:	9b01      	ldr	r3, [sp, #4]
    a06e:	2b00      	cmp	r3, #0
    a070:	d1e3      	bne.n	a03a <http_client_send_request+0x13e>
			module->req.state = STATE_REQ_SEND_HEADER;
    a072:	3303      	adds	r3, #3
    a074:	66e3      	str	r3, [r4, #108]	; 0x6c
			_http_client_request(module);
    a076:	0020      	movs	r0, r4
    a078:	4b36      	ldr	r3, [pc, #216]	; (a154 <http_client_send_request+0x258>)
    a07a:	4798      	blx	r3
			break;
    a07c:	e04d      	b.n	a11a <http_client_send_request+0x21e>
			if (isv6) {
    a07e:	2900      	cmp	r1, #0
    a080:	d001      	beq.n	a086 <http_client_send_request+0x18a>
    a082:	e012      	b.n	a0aa <http_client_send_request+0x1ae>
			isv6 = 1;
    a084:	0001      	movs	r1, r0
	while (*host != '\0') {
    a086:	782a      	ldrb	r2, [r5, #0]
    a088:	2a00      	cmp	r2, #0
    a08a:	d02e      	beq.n	a0ea <http_client_send_request+0x1ee>
		ch = *host++;
    a08c:	3501      	adds	r5, #1
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    a08e:	0013      	movs	r3, r2
    a090:	43b3      	bics	r3, r6
    a092:	3b41      	subs	r3, #65	; 0x41
    a094:	2b05      	cmp	r3, #5
    a096:	d9f5      	bls.n	a084 <http_client_send_request+0x188>
    a098:	2a3a      	cmp	r2, #58	; 0x3a
    a09a:	d00a      	beq.n	a0b2 <http_client_send_request+0x1b6>
    a09c:	2a2f      	cmp	r2, #47	; 0x2f
    a09e:	d00a      	beq.n	a0b6 <http_client_send_request+0x1ba>
		} else if (ch == '.') {
    a0a0:	2a2e      	cmp	r2, #46	; 0x2e
    a0a2:	d0ec      	beq.n	a07e <http_client_send_request+0x182>
		} else if ((ch & 0x30) != 0x30) {
    a0a4:	403a      	ands	r2, r7
    a0a6:	2a30      	cmp	r2, #48	; 0x30
    a0a8:	d0ed      	beq.n	a086 <http_client_send_request+0x18a>
				gethostbyname((uint8*)module->host);
    a0aa:	9802      	ldr	r0, [sp, #8]
    a0ac:	4b2a      	ldr	r3, [pc, #168]	; (a158 <http_client_send_request+0x25c>)
    a0ae:	4798      	blx	r3
    a0b0:	e02f      	b.n	a112 <http_client_send_request+0x216>
			isv6 = 1;
    a0b2:	0001      	movs	r1, r0
    a0b4:	e7e7      	b.n	a086 <http_client_send_request+0x18a>
    a0b6:	0001      	movs	r1, r0
    a0b8:	e7e5      	b.n	a086 <http_client_send_request+0x18a>
		return -EINVAL;
    a0ba:	2316      	movs	r3, #22
    a0bc:	425b      	negs	r3, r3
    a0be:	9301      	str	r3, [sp, #4]
    a0c0:	e02b      	b.n	a11a <http_client_send_request+0x21e>
		return -EBUSY;
    a0c2:	2310      	movs	r3, #16
    a0c4:	425b      	negs	r3, r3
    a0c6:	9301      	str	r3, [sp, #4]
    a0c8:	e027      	b.n	a11a <http_client_send_request+0x21e>
		return -EINVAL;
    a0ca:	2316      	movs	r3, #22
    a0cc:	425b      	negs	r3, r3
    a0ce:	9301      	str	r3, [sp, #4]
    a0d0:	e023      	b.n	a11a <http_client_send_request+0x21e>
		return -ENAMETOOLONG;
    a0d2:	235b      	movs	r3, #91	; 0x5b
    a0d4:	425b      	negs	r3, r3
    a0d6:	9301      	str	r3, [sp, #4]
    a0d8:	e01f      	b.n	a11a <http_client_send_request+0x21e>
			return -ENOMEM;
    a0da:	230c      	movs	r3, #12
    a0dc:	425b      	negs	r3, r3
    a0de:	9301      	str	r3, [sp, #4]
    a0e0:	e01b      	b.n	a11a <http_client_send_request+0x21e>
			return -ENOSPC;
    a0e2:	231c      	movs	r3, #28
    a0e4:	425b      	negs	r3, r3
    a0e6:	9301      	str	r3, [sp, #4]
    a0e8:	e017      	b.n	a11a <http_client_send_request+0x21e>
				addr_in.sin_family = AF_INET;
    a0ea:	2302      	movs	r3, #2
    a0ec:	aa04      	add	r2, sp, #16
    a0ee:	8013      	strh	r3, [r2, #0]
				addr_in.sin_port = _htons(module->config.port);
    a0f0:	334e      	adds	r3, #78	; 0x4e
    a0f2:	5ae3      	ldrh	r3, [r4, r3]
    a0f4:	021a      	lsls	r2, r3, #8
    a0f6:	0a1b      	lsrs	r3, r3, #8
    a0f8:	4313      	orrs	r3, r2
    a0fa:	aa04      	add	r2, sp, #16
    a0fc:	8053      	strh	r3, [r2, #2]
				addr_in.sin_addr.s_addr = nmi_inet_addr((char *)module->host);
    a0fe:	9802      	ldr	r0, [sp, #8]
    a100:	4b16      	ldr	r3, [pc, #88]	; (a15c <http_client_send_request+0x260>)
    a102:	4798      	blx	r3
    a104:	9005      	str	r0, [sp, #20]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    a106:	2000      	movs	r0, #0
    a108:	5620      	ldrsb	r0, [r4, r0]
    a10a:	2210      	movs	r2, #16
    a10c:	a904      	add	r1, sp, #16
    a10e:	4b14      	ldr	r3, [pc, #80]	; (a160 <http_client_send_request+0x264>)
    a110:	4798      	blx	r3
			module->req.state = STATE_TRY_SOCK_CONNECT;
    a112:	2301      	movs	r3, #1
    a114:	66e3      	str	r3, [r4, #108]	; 0x6c
	return 0;
    a116:	2300      	movs	r3, #0
    a118:	9301      	str	r3, [sp, #4]
}
    a11a:	9801      	ldr	r0, [sp, #4]
    a11c:	b008      	add	sp, #32
    a11e:	bc04      	pop	{r2}
    a120:	4692      	mov	sl, r2
    a122:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a124:	0000e5a8 	.word	0x0000e5a8
    a128:	0000bbe9 	.word	0x0000bbe9
    a12c:	0000e5b0 	.word	0x0000e5b0
    a130:	0000bbdb 	.word	0x0000bbdb
    a134:	0000b6e1 	.word	0x0000b6e1
    a138:	0000bba1 	.word	0x0000bba1
    a13c:	0000b6f5 	.word	0x0000b6f5
    a140:	0000bb91 	.word	0x0000bb91
    a144:	0000b72b 	.word	0x0000b72b
    a148:	000099bd 	.word	0x000099bd
    a14c:	000039e9 	.word	0x000039e9
    a150:	200007e0 	.word	0x200007e0
    a154:	00009a5d 	.word	0x00009a5d
    a158:	00003e31 	.word	0x00003e31
    a15c:	00003dc5 	.word	0x00003dc5
    a160:	00003b6d 	.word	0x00003b6d

0000a164 <stream_writer_init>:
#include <string.h>
#include "iot/stream_writer.h"

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
	writer->max_size = max_length;
    a164:	6002      	str	r2, [r0, #0]
	writer->buffer = buffer;
    a166:	6101      	str	r1, [r0, #16]
	writer->written = 0;
    a168:	2200      	movs	r2, #0
    a16a:	6042      	str	r2, [r0, #4]
	writer->write_func = func;
    a16c:	6083      	str	r3, [r0, #8]
	writer->priv_data = priv_data;
    a16e:	9b00      	ldr	r3, [sp, #0]
    a170:	60c3      	str	r3, [r0, #12]
}
    a172:	4770      	bx	lr

0000a174 <stream_writer_send_remain>:
		stream_writer_send_8(writer, *buffer);
	}
}

void stream_writer_send_remain(struct stream_writer * writer)
{
    a174:	b510      	push	{r4, lr}
    a176:	0004      	movs	r4, r0
	if(writer->written > 0) {
    a178:	6842      	ldr	r2, [r0, #4]
    a17a:	2a00      	cmp	r2, #0
    a17c:	d100      	bne.n	a180 <stream_writer_send_remain+0xc>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
		writer->written = 0;
	}
}
    a17e:	bd10      	pop	{r4, pc}
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
    a180:	6901      	ldr	r1, [r0, #16]
    a182:	68c0      	ldr	r0, [r0, #12]
    a184:	68a3      	ldr	r3, [r4, #8]
    a186:	4798      	blx	r3
		writer->written = 0;
    a188:	2300      	movs	r3, #0
    a18a:	6063      	str	r3, [r4, #4]
}
    a18c:	e7f7      	b.n	a17e <stream_writer_send_remain+0xa>
	...

0000a190 <stream_writer_send_8>:
{
    a190:	b570      	push	{r4, r5, r6, lr}
    a192:	0004      	movs	r4, r0
    a194:	000d      	movs	r5, r1
	int remain = writer->max_size - writer->written;
    a196:	6803      	ldr	r3, [r0, #0]
    a198:	6842      	ldr	r2, [r0, #4]
    a19a:	1a9b      	subs	r3, r3, r2
	if (remain < 1) {
    a19c:	2b00      	cmp	r3, #0
    a19e:	dd05      	ble.n	a1ac <stream_writer_send_8+0x1c>
	writer->buffer[writer->written++] = (char)value;
    a1a0:	6922      	ldr	r2, [r4, #16]
    a1a2:	6863      	ldr	r3, [r4, #4]
    a1a4:	1c59      	adds	r1, r3, #1
    a1a6:	6061      	str	r1, [r4, #4]
    a1a8:	54d5      	strb	r5, [r2, r3]
}
    a1aa:	bd70      	pop	{r4, r5, r6, pc}
		stream_writer_send_remain(writer);
    a1ac:	4b01      	ldr	r3, [pc, #4]	; (a1b4 <stream_writer_send_8+0x24>)
    a1ae:	4798      	blx	r3
    a1b0:	e7f6      	b.n	a1a0 <stream_writer_send_8+0x10>
    a1b2:	46c0      	nop			; (mov r8, r8)
    a1b4:	0000a175 	.word	0x0000a175

0000a1b8 <stream_writer_send_buffer>:
{
    a1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a1ba:	0006      	movs	r6, r0
    a1bc:	000c      	movs	r4, r1
	for (; length > 0; length--, buffer++) {
    a1be:	2a00      	cmp	r2, #0
    a1c0:	d008      	beq.n	a1d4 <stream_writer_send_buffer+0x1c>
    a1c2:	188d      	adds	r5, r1, r2
		stream_writer_send_8(writer, *buffer);
    a1c4:	4f04      	ldr	r7, [pc, #16]	; (a1d8 <stream_writer_send_buffer+0x20>)
    a1c6:	2100      	movs	r1, #0
    a1c8:	5661      	ldrsb	r1, [r4, r1]
    a1ca:	0030      	movs	r0, r6
    a1cc:	47b8      	blx	r7
	for (; length > 0; length--, buffer++) {
    a1ce:	3401      	adds	r4, #1
    a1d0:	42a5      	cmp	r5, r4
    a1d2:	d1f8      	bne.n	a1c6 <stream_writer_send_buffer+0xe>
}
    a1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a1d6:	46c0      	nop			; (mov r8, r8)
    a1d8:	0000a191 	.word	0x0000a191

0000a1dc <sw_timer_tcc_callback>:
 * \param[in] module Instance of the TCC.
 */
#if (SAMD21)
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
	sw_timer_tick++;
    a1dc:	4a02      	ldr	r2, [pc, #8]	; (a1e8 <sw_timer_tcc_callback+0xc>)
    a1de:	6813      	ldr	r3, [r2, #0]
    a1e0:	3301      	adds	r3, #1
    a1e2:	6013      	str	r3, [r2, #0]
}
    a1e4:	4770      	bx	lr
    a1e6:	46c0      	nop			; (mov r8, r8)
    a1e8:	200007fc 	.word	0x200007fc

0000a1ec <sw_timer_get_config_defaults>:

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
	Assert(config);

	config->accuracy = 100;
    a1ec:	2364      	movs	r3, #100	; 0x64
    a1ee:	8043      	strh	r3, [r0, #2]
	config->tcc_dev = 0;
    a1f0:	2300      	movs	r3, #0
    a1f2:	7003      	strb	r3, [r0, #0]
	config->tcc_callback_channel = 0;
    a1f4:	7043      	strb	r3, [r0, #1]
}
    a1f6:	4770      	bx	lr

0000a1f8 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
    a1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a1fa:	46c6      	mov	lr, r8
    a1fc:	b500      	push	{lr}
    a1fe:	b0ac      	sub	sp, #176	; 0xb0
    a200:	000d      	movs	r5, r1
#if (SAMD21)
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
    a202:	466e      	mov	r6, sp
    a204:	4b1d      	ldr	r3, [pc, #116]	; (a27c <sw_timer_init+0x84>)
    a206:	466a      	mov	r2, sp
    a208:	cb92      	ldmia	r3!, {r1, r4, r7}
    a20a:	c292      	stmia	r2!, {r1, r4, r7}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
    a20c:	886b      	ldrh	r3, [r5, #2]
    a20e:	6543      	str	r3, [r0, #84]	; 0x54
#if (SAMD21)
	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
    a210:	3014      	adds	r0, #20
    a212:	0004      	movs	r4, r0
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
    a214:	782b      	ldrb	r3, [r5, #0]
    a216:	009b      	lsls	r3, r3, #2
    a218:	5999      	ldr	r1, [r3, r6]
    a21a:	0017      	movs	r7, r2
    a21c:	0010      	movs	r0, r2
    a21e:	4b18      	ldr	r3, [pc, #96]	; (a280 <sw_timer_init+0x88>)
    a220:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    a222:	2000      	movs	r0, #0
    a224:	4b17      	ldr	r3, [pc, #92]	; (a284 <sw_timer_init+0x8c>)
    a226:	4798      	blx	r3
    a228:	4b17      	ldr	r3, [pc, #92]	; (a288 <sw_timer_init+0x90>)
    a22a:	7a1b      	ldrb	r3, [r3, #8]
    a22c:	b2db      	uxtb	r3, r3
    a22e:	40d8      	lsrs	r0, r3
    a230:	4680      	mov	r8, r0
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
    a232:	8869      	ldrh	r1, [r5, #2]
    a234:	20fa      	movs	r0, #250	; 0xfa
    a236:	0200      	lsls	r0, r0, #8
    a238:	4b14      	ldr	r3, [pc, #80]	; (a28c <sw_timer_init+0x94>)
    a23a:	4798      	blx	r3
    a23c:	0001      	movs	r1, r0
    a23e:	4640      	mov	r0, r8
    a240:	4b13      	ldr	r3, [pc, #76]	; (a290 <sw_timer_init+0x98>)
    a242:	4798      	blx	r3
    a244:	6078      	str	r0, [r7, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    a246:	2305      	movs	r3, #5
    a248:	72fb      	strb	r3, [r7, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
    a24a:	782b      	ldrb	r3, [r5, #0]
    a24c:	009b      	lsls	r3, r3, #2
    a24e:	5999      	ldr	r1, [r3, r6]
    a250:	003a      	movs	r2, r7
    a252:	0020      	movs	r0, r4
    a254:	4b0f      	ldr	r3, [pc, #60]	; (a294 <sw_timer_init+0x9c>)
    a256:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    a258:	786a      	ldrb	r2, [r5, #1]
    a25a:	3208      	adds	r2, #8
    a25c:	b2d2      	uxtb	r2, r2
    a25e:	490e      	ldr	r1, [pc, #56]	; (a298 <sw_timer_init+0xa0>)
    a260:	0020      	movs	r0, r4
    a262:	4b0e      	ldr	r3, [pc, #56]	; (a29c <sw_timer_init+0xa4>)
    a264:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    a266:	7869      	ldrb	r1, [r5, #1]
    a268:	3108      	adds	r1, #8
    a26a:	b2c9      	uxtb	r1, r1
    a26c:	0020      	movs	r0, r4
    a26e:	4b0c      	ldr	r3, [pc, #48]	; (a2a0 <sw_timer_init+0xa8>)
    a270:	4798      	blx	r3

	ul_previous_time = rtt_read_timer_value(RTT);
	while (ul_previous_time == rtt_read_timer_value(RTT)) {
	}
#endif
}
    a272:	b02c      	add	sp, #176	; 0xb0
    a274:	bc04      	pop	{r2}
    a276:	4690      	mov	r8, r2
    a278:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a27a:	46c0      	nop			; (mov r8, r8)
    a27c:	0000e5bc 	.word	0x0000e5bc
    a280:	000060fd 	.word	0x000060fd
    a284:	00005e59 	.word	0x00005e59
    a288:	40000400 	.word	0x40000400
    a28c:	0000b44d 	.word	0x0000b44d
    a290:	0000b339 	.word	0x0000b339
    a294:	00006249 	.word	0x00006249
    a298:	0000a1dd 	.word	0x0000a1dd
    a29c:	00006655 	.word	0x00006655
    a2a0:	0000666d 	.word	0x0000666d

0000a2a4 <sw_timer_enable>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    a2a4:	6942      	ldr	r2, [r0, #20]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    a2a6:	2102      	movs	r1, #2
    a2a8:	6893      	ldr	r3, [r2, #8]
    a2aa:	4219      	tst	r1, r3
    a2ac:	d1fc      	bne.n	a2a8 <sw_timer_enable+0x4>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    a2ae:	6813      	ldr	r3, [r2, #0]
    a2b0:	2102      	movs	r1, #2
    a2b2:	430b      	orrs	r3, r1
    a2b4:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
#endif
}
    a2b6:	4770      	bx	lr

0000a2b8 <sw_timer_register_callback>:
#endif
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
		sw_timer_callback_t callback, void *context, uint32_t period)
{
    a2b8:	b570      	push	{r4, r5, r6, lr}
    a2ba:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used == 0) {
    a2bc:	7805      	ldrb	r5, [r0, #0]
    a2be:	07e8      	lsls	r0, r5, #31
    a2c0:	d502      	bpl.n	a2c8 <sw_timer_register_callback+0x10>
			handler->period = period / module_inst->accuracy;
			handler->used = 1;
			return index;
		}
	}
	return -1;
    a2c2:	2001      	movs	r0, #1
    a2c4:	4240      	negs	r0, r0
}
    a2c6:	bd70      	pop	{r4, r5, r6, pc}
			handler->callback = callback;
    a2c8:	6061      	str	r1, [r4, #4]
			handler->callback_enable = 0;
    a2ca:	0029      	movs	r1, r5
    a2cc:	2002      	movs	r0, #2
    a2ce:	4381      	bics	r1, r0
    a2d0:	7021      	strb	r1, [r4, #0]
			handler->context = context;
    a2d2:	60a2      	str	r2, [r4, #8]
			handler->period = period / module_inst->accuracy;
    a2d4:	6d61      	ldr	r1, [r4, #84]	; 0x54
    a2d6:	0018      	movs	r0, r3
    a2d8:	4b04      	ldr	r3, [pc, #16]	; (a2ec <sw_timer_register_callback+0x34>)
    a2da:	4798      	blx	r3
    a2dc:	60e0      	str	r0, [r4, #12]
			handler->used = 1;
    a2de:	7823      	ldrb	r3, [r4, #0]
    a2e0:	2201      	movs	r2, #1
    a2e2:	4313      	orrs	r3, r2
    a2e4:	7023      	strb	r3, [r4, #0]
			return index;
    a2e6:	2000      	movs	r0, #0
    a2e8:	e7ed      	b.n	a2c6 <sw_timer_register_callback+0xe>
    a2ea:	46c0      	nop			; (mov r8, r8)
    a2ec:	0000b339 	.word	0x0000b339

0000a2f0 <sw_timer_task>:

	handler->callback_enable = 0;
}

void sw_timer_task(struct sw_timer_module *const module_inst)
{
    a2f0:	b570      	push	{r4, r5, r6, lr}
    a2f2:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
    a2f4:	7803      	ldrb	r3, [r0, #0]
    a2f6:	07db      	lsls	r3, r3, #31
    a2f8:	d507      	bpl.n	a30a <sw_timer_task+0x1a>
    a2fa:	7803      	ldrb	r3, [r0, #0]
    a2fc:	079b      	lsls	r3, r3, #30
    a2fe:	d504      	bpl.n	a30a <sw_timer_task+0x1a>
			handler = &module_inst->handler[index];
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    a300:	4b10      	ldr	r3, [pc, #64]	; (a344 <sw_timer_task+0x54>)
    a302:	681a      	ldr	r2, [r3, #0]
    a304:	6903      	ldr	r3, [r0, #16]
    a306:	1a9b      	subs	r3, r3, r2
    a308:	d400      	bmi.n	a30c <sw_timer_task+0x1c>
				/* Leave critical section. */
				handler->busy = 0;
			}
		}
	}
}
    a30a:	bd70      	pop	{r4, r5, r6, pc}
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    a30c:	7803      	ldrb	r3, [r0, #0]
    a30e:	075b      	lsls	r3, r3, #29
    a310:	d4fb      	bmi.n	a30a <sw_timer_task+0x1a>
				handler->busy = 1;
    a312:	7803      	ldrb	r3, [r0, #0]
    a314:	2104      	movs	r1, #4
    a316:	430b      	orrs	r3, r1
    a318:	7003      	strb	r3, [r0, #0]
				if (handler->period > 0) {
    a31a:	68c3      	ldr	r3, [r0, #12]
    a31c:	2b00      	cmp	r3, #0
    a31e:	d00b      	beq.n	a338 <sw_timer_task+0x48>
					handler->expire_time = sw_timer_tick + handler->period;
    a320:	18d2      	adds	r2, r2, r3
    a322:	6102      	str	r2, [r0, #16]
				handler->callback(module_inst, index, handler->context, handler->period);
    a324:	68a2      	ldr	r2, [r4, #8]
    a326:	2100      	movs	r1, #0
    a328:	0020      	movs	r0, r4
    a32a:	6865      	ldr	r5, [r4, #4]
    a32c:	47a8      	blx	r5
				handler->busy = 0;
    a32e:	7823      	ldrb	r3, [r4, #0]
    a330:	2204      	movs	r2, #4
    a332:	4393      	bics	r3, r2
    a334:	7023      	strb	r3, [r4, #0]
}
    a336:	e7e8      	b.n	a30a <sw_timer_task+0x1a>
					handler->callback_enable = 0;
    a338:	7802      	ldrb	r2, [r0, #0]
    a33a:	2102      	movs	r1, #2
    a33c:	438a      	bics	r2, r1
    a33e:	7002      	strb	r2, [r0, #0]
    a340:	e7f0      	b.n	a324 <sw_timer_task+0x34>
    a342:	46c0      	nop			; (mov r8, r8)
    a344:	200007fc 	.word	0x200007fc

0000a348 <add_state>:
 * \brief Add state parameter at download processing state.
 * \param[in] mask Check download_state.
 */
static void add_state(download_state mask)
{
	down_state |= mask;
    a348:	4b02      	ldr	r3, [pc, #8]	; (a354 <add_state+0xc>)
    a34a:	781a      	ldrb	r2, [r3, #0]
    a34c:	4310      	orrs	r0, r2
    a34e:	7018      	strb	r0, [r3, #0]
}
    a350:	4770      	bx	lr
    a352:	46c0      	nop			; (mov r8, r8)
    a354:	20000835 	.word	0x20000835

0000a358 <extint_detection_callback>:
{
	//Publish some data after a button press and release. Note: just an example! This is not the most elegant way of doing this!
	//temperature++;
	//if (temperature > 40) temperature = 1;
	//snprintf(mqtt_msg, 63, "{\"d\":{\"temp\":%d}}", temperature);
	isPressed = true;
    a358:	2201      	movs	r2, #1
    a35a:	4b01      	ldr	r3, [pc, #4]	; (a360 <extint_detection_callback+0x8>)
    a35c:	701a      	strb	r2, [r3, #0]
}
    a35e:	4770      	bx	lr
    a360:	20000a90 	.word	0x20000a90

0000a364 <SubscribeHandler>:
{
    a364:	b570      	push	{r4, r5, r6, lr}
    a366:	0004      	movs	r4, r0
	printf("\r\n %.*s",msgData->topicName->lenstring.len,msgData->topicName->lenstring.data);
    a368:	6843      	ldr	r3, [r0, #4]
    a36a:	689a      	ldr	r2, [r3, #8]
    a36c:	6859      	ldr	r1, [r3, #4]
    a36e:	4816      	ldr	r0, [pc, #88]	; (a3c8 <SubscribeHandler+0x64>)
    a370:	4d16      	ldr	r5, [pc, #88]	; (a3cc <SubscribeHandler+0x68>)
    a372:	47a8      	blx	r5
	printf(" >> ");
    a374:	4816      	ldr	r0, [pc, #88]	; (a3d0 <SubscribeHandler+0x6c>)
    a376:	47a8      	blx	r5
	printf("%.*s",msgData->message->payloadlen,(char *)msgData->message->payload);	
    a378:	6823      	ldr	r3, [r4, #0]
    a37a:	689a      	ldr	r2, [r3, #8]
    a37c:	68d9      	ldr	r1, [r3, #12]
    a37e:	4815      	ldr	r0, [pc, #84]	; (a3d4 <SubscribeHandler+0x70>)
    a380:	47a8      	blx	r5
	if(strncmp((char *) msgData->topicName->lenstring.data, LED_TOPIC, msgData->message->payloadlen) == 0)
    a382:	6826      	ldr	r6, [r4, #0]
    a384:	68f5      	ldr	r5, [r6, #12]
    a386:	6863      	ldr	r3, [r4, #4]
    a388:	6898      	ldr	r0, [r3, #8]
    a38a:	002a      	movs	r2, r5
    a38c:	4912      	ldr	r1, [pc, #72]	; (a3d8 <SubscribeHandler+0x74>)
    a38e:	4b13      	ldr	r3, [pc, #76]	; (a3dc <SubscribeHandler+0x78>)
    a390:	4798      	blx	r3
    a392:	2800      	cmp	r0, #0
    a394:	d117      	bne.n	a3c6 <SubscribeHandler+0x62>
		if(strncmp((char *)msgData->message->payload, LED_TOPIC_LED_OFF, msgData->message->payloadlen) == 0)
    a396:	68b4      	ldr	r4, [r6, #8]
    a398:	002a      	movs	r2, r5
    a39a:	4911      	ldr	r1, [pc, #68]	; (a3e0 <SubscribeHandler+0x7c>)
    a39c:	0020      	movs	r0, r4
    a39e:	4b0f      	ldr	r3, [pc, #60]	; (a3dc <SubscribeHandler+0x78>)
    a3a0:	4798      	blx	r3
    a3a2:	2800      	cmp	r0, #0
    a3a4:	d00b      	beq.n	a3be <SubscribeHandler+0x5a>
		else if (strncmp((char *)msgData->message->payload, LED_TOPIC_LED_ON, msgData->message->payloadlen) == 0)
    a3a6:	002a      	movs	r2, r5
    a3a8:	490e      	ldr	r1, [pc, #56]	; (a3e4 <SubscribeHandler+0x80>)
    a3aa:	0020      	movs	r0, r4
    a3ac:	4b0b      	ldr	r3, [pc, #44]	; (a3dc <SubscribeHandler+0x78>)
    a3ae:	4798      	blx	r3
    a3b0:	2800      	cmp	r0, #0
    a3b2:	d108      	bne.n	a3c6 <SubscribeHandler+0x62>
		port_base->OUTCLR.reg = pin_mask;
    a3b4:	2280      	movs	r2, #128	; 0x80
    a3b6:	0412      	lsls	r2, r2, #16
    a3b8:	4b0b      	ldr	r3, [pc, #44]	; (a3e8 <SubscribeHandler+0x84>)
    a3ba:	615a      	str	r2, [r3, #20]
}
    a3bc:	e003      	b.n	a3c6 <SubscribeHandler+0x62>
		port_base->OUTSET.reg = pin_mask;
    a3be:	2280      	movs	r2, #128	; 0x80
    a3c0:	0412      	lsls	r2, r2, #16
    a3c2:	4b09      	ldr	r3, [pc, #36]	; (a3e8 <SubscribeHandler+0x84>)
    a3c4:	619a      	str	r2, [r3, #24]
    a3c6:	bd70      	pop	{r4, r5, r6, pc}
    a3c8:	0000e5dc 	.word	0x0000e5dc
    a3cc:	0000b88d 	.word	0x0000b88d
    a3d0:	0000e5e4 	.word	0x0000e5e4
    a3d4:	0000e5ec 	.word	0x0000e5ec
    a3d8:	0000e5f4 	.word	0x0000e5f4
    a3dc:	0000bbe9 	.word	0x0000bbe9
    a3e0:	0000e5fc 	.word	0x0000e5fc
    a3e4:	0000e604 	.word	0x0000e604
    a3e8:	41004400 	.word	0x41004400

0000a3ec <start_download>:
{
    a3ec:	b510      	push	{r4, lr}
    a3ee:	b082      	sub	sp, #8
	return ((down_state & mask) != 0);
    a3f0:	4b12      	ldr	r3, [pc, #72]	; (a43c <start_download+0x50>)
    a3f2:	781b      	ldrb	r3, [r3, #0]
	if (!is_state_set(STORAGE_READY)) {
    a3f4:	07da      	lsls	r2, r3, #31
    a3f6:	d511      	bpl.n	a41c <start_download+0x30>
	if (!is_state_set(WIFI_CONNECTED)) {
    a3f8:	079a      	lsls	r2, r3, #30
    a3fa:	d513      	bpl.n	a424 <start_download+0x38>
	if (is_state_set(GET_REQUESTED)) {
    a3fc:	075a      	lsls	r2, r3, #29
    a3fe:	d415      	bmi.n	a42c <start_download+0x40>
	if (is_state_set(DOWNLOADING)) {
    a400:	071b      	lsls	r3, r3, #28
    a402:	d417      	bmi.n	a434 <start_download+0x48>
	printf("start_download: sending HTTP request...\r\n");
    a404:	480e      	ldr	r0, [pc, #56]	; (a440 <start_download+0x54>)
    a406:	4b0f      	ldr	r3, [pc, #60]	; (a444 <start_download+0x58>)
    a408:	4798      	blx	r3
	http_client_send_request(&http_client_module_inst, MAIN_HTTP_FILE_URL, HTTP_METHOD_GET, NULL, NULL);
    a40a:	2300      	movs	r3, #0
    a40c:	9300      	str	r3, [sp, #0]
    a40e:	2201      	movs	r2, #1
    a410:	490d      	ldr	r1, [pc, #52]	; (a448 <start_download+0x5c>)
    a412:	480e      	ldr	r0, [pc, #56]	; (a44c <start_download+0x60>)
    a414:	4c0e      	ldr	r4, [pc, #56]	; (a450 <start_download+0x64>)
    a416:	47a0      	blx	r4
}
    a418:	b002      	add	sp, #8
    a41a:	bd10      	pop	{r4, pc}
		printf("start_download: MMC storage not ready.\r\n");
    a41c:	480d      	ldr	r0, [pc, #52]	; (a454 <start_download+0x68>)
    a41e:	4b09      	ldr	r3, [pc, #36]	; (a444 <start_download+0x58>)
    a420:	4798      	blx	r3
		return;
    a422:	e7f9      	b.n	a418 <start_download+0x2c>
		printf("start_download: Wi-Fi is not connected.\r\n");
    a424:	480c      	ldr	r0, [pc, #48]	; (a458 <start_download+0x6c>)
    a426:	4b07      	ldr	r3, [pc, #28]	; (a444 <start_download+0x58>)
    a428:	4798      	blx	r3
		return;
    a42a:	e7f5      	b.n	a418 <start_download+0x2c>
		printf("start_download: request is sent already.\r\n");
    a42c:	480b      	ldr	r0, [pc, #44]	; (a45c <start_download+0x70>)
    a42e:	4b05      	ldr	r3, [pc, #20]	; (a444 <start_download+0x58>)
    a430:	4798      	blx	r3
		return;
    a432:	e7f1      	b.n	a418 <start_download+0x2c>
		printf("start_download: running download already.\r\n");
    a434:	480a      	ldr	r0, [pc, #40]	; (a460 <start_download+0x74>)
    a436:	4b03      	ldr	r3, [pc, #12]	; (a444 <start_download+0x58>)
    a438:	4798      	blx	r3
		return;
    a43a:	e7ed      	b.n	a418 <start_download+0x2c>
    a43c:	20000835 	.word	0x20000835
    a440:	0000f07c 	.word	0x0000f07c
    a444:	0000b9a9 	.word	0x0000b9a9
    a448:	0000f0a8 	.word	0x0000f0a8
    a44c:	20001178 	.word	0x20001178
    a450:	00009efd 	.word	0x00009efd
    a454:	0000efd0 	.word	0x0000efd0
    a458:	0000eff8 	.word	0x0000eff8
    a45c:	0000f024 	.word	0x0000f024
    a460:	0000f050 	.word	0x0000f050

0000a464 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    a464:	b570      	push	{r4, r5, r6, lr}
    a466:	b082      	sub	sp, #8
    a468:	0005      	movs	r5, r0
    a46a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    a46c:	2200      	movs	r2, #0
    a46e:	466b      	mov	r3, sp
    a470:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    a472:	4c06      	ldr	r4, [pc, #24]	; (a48c <usart_serial_getchar+0x28>)
    a474:	466b      	mov	r3, sp
    a476:	1d99      	adds	r1, r3, #6
    a478:	0028      	movs	r0, r5
    a47a:	47a0      	blx	r4
    a47c:	2800      	cmp	r0, #0
    a47e:	d1f9      	bne.n	a474 <usart_serial_getchar+0x10>

	*c = temp;
    a480:	466b      	mov	r3, sp
    a482:	3306      	adds	r3, #6
    a484:	881b      	ldrh	r3, [r3, #0]
    a486:	7033      	strb	r3, [r6, #0]
}
    a488:	b002      	add	sp, #8
    a48a:	bd70      	pop	{r4, r5, r6, pc}
    a48c:	00005725 	.word	0x00005725

0000a490 <usart_serial_putchar>:
{
    a490:	b570      	push	{r4, r5, r6, lr}
    a492:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    a494:	b28c      	uxth	r4, r1
    a496:	4e03      	ldr	r6, [pc, #12]	; (a4a4 <usart_serial_putchar+0x14>)
    a498:	0021      	movs	r1, r4
    a49a:	0028      	movs	r0, r5
    a49c:	47b0      	blx	r6
    a49e:	2800      	cmp	r0, #0
    a4a0:	d1fa      	bne.n	a498 <usart_serial_putchar+0x8>
}
    a4a2:	bd70      	pop	{r4, r5, r6, pc}
    a4a4:	000056f9 	.word	0x000056f9

0000a4a8 <mqtt_callback>:
{
    a4a8:	b570      	push	{r4, r5, r6, lr}
    a4aa:	b086      	sub	sp, #24
    a4ac:	0004      	movs	r4, r0
	switch (type) {
    a4ae:	2901      	cmp	r1, #1
    a4b0:	d02c      	beq.n	a50c <mqtt_callback+0x64>
    a4b2:	2905      	cmp	r1, #5
    a4b4:	d040      	beq.n	a538 <mqtt_callback+0x90>
    a4b6:	2900      	cmp	r1, #0
    a4b8:	d001      	beq.n	a4be <mqtt_callback+0x16>
}
    a4ba:	b006      	add	sp, #24
    a4bc:	bd70      	pop	{r4, r5, r6, pc}
		if (data->sock_connected.result >= 0) {
    a4be:	6813      	ldr	r3, [r2, #0]
    a4c0:	2b00      	cmp	r3, #0
    a4c2:	db19      	blt.n	a4f8 <mqtt_callback+0x50>
			printf("\r\nConnecting to Broker...");
    a4c4:	4821      	ldr	r0, [pc, #132]	; (a54c <mqtt_callback+0xa4>)
    a4c6:	4b22      	ldr	r3, [pc, #136]	; (a550 <mqtt_callback+0xa8>)
    a4c8:	4798      	blx	r3
			if(0 != mqtt_connect_broker(module_inst, 1, CLOUDMQTT_USER_ID, CLOUDMQTT_USER_PASSWORD, CLOUDMQTT_USER_ID, NULL, NULL, 0, 0, 0))
    a4ca:	4a22      	ldr	r2, [pc, #136]	; (a554 <mqtt_callback+0xac>)
    a4cc:	2300      	movs	r3, #0
    a4ce:	9305      	str	r3, [sp, #20]
    a4d0:	9304      	str	r3, [sp, #16]
    a4d2:	9303      	str	r3, [sp, #12]
    a4d4:	9302      	str	r3, [sp, #8]
    a4d6:	9301      	str	r3, [sp, #4]
    a4d8:	9200      	str	r2, [sp, #0]
    a4da:	4b1f      	ldr	r3, [pc, #124]	; (a558 <mqtt_callback+0xb0>)
    a4dc:	2101      	movs	r1, #1
    a4de:	0020      	movs	r0, r4
    a4e0:	4c1e      	ldr	r4, [pc, #120]	; (a55c <mqtt_callback+0xb4>)
    a4e2:	47a0      	blx	r4
    a4e4:	2800      	cmp	r0, #0
    a4e6:	d003      	beq.n	a4f0 <mqtt_callback+0x48>
				printf("MQTT  Error - NOT Connected to broker\r\n");
    a4e8:	481d      	ldr	r0, [pc, #116]	; (a560 <mqtt_callback+0xb8>)
    a4ea:	4b1e      	ldr	r3, [pc, #120]	; (a564 <mqtt_callback+0xbc>)
    a4ec:	4798      	blx	r3
    a4ee:	e7e4      	b.n	a4ba <mqtt_callback+0x12>
				printf("MQTT Connected to broker\r\n");
    a4f0:	481d      	ldr	r0, [pc, #116]	; (a568 <mqtt_callback+0xc0>)
    a4f2:	4b1c      	ldr	r3, [pc, #112]	; (a564 <mqtt_callback+0xbc>)
    a4f4:	4798      	blx	r3
    a4f6:	e7e0      	b.n	a4ba <mqtt_callback+0x12>
			printf("Connect fail to server(%s)! retry it automatically.\r\n", main_mqtt_broker);
    a4f8:	4d1c      	ldr	r5, [pc, #112]	; (a56c <mqtt_callback+0xc4>)
    a4fa:	0029      	movs	r1, r5
    a4fc:	481c      	ldr	r0, [pc, #112]	; (a570 <mqtt_callback+0xc8>)
    a4fe:	4b14      	ldr	r3, [pc, #80]	; (a550 <mqtt_callback+0xa8>)
    a500:	4798      	blx	r3
			mqtt_connect(module_inst, main_mqtt_broker); /* Retry that. */
    a502:	0029      	movs	r1, r5
    a504:	0020      	movs	r0, r4
    a506:	4b1b      	ldr	r3, [pc, #108]	; (a574 <mqtt_callback+0xcc>)
    a508:	4798      	blx	r3
    a50a:	e7d6      	b.n	a4ba <mqtt_callback+0x12>
		if (data->connected.result == MQTT_CONN_RESULT_ACCEPT) {
    a50c:	7811      	ldrb	r1, [r2, #0]
    a50e:	2900      	cmp	r1, #0
    a510:	d10e      	bne.n	a530 <mqtt_callback+0x88>
			mqtt_subscribe(module_inst, TEMPERATURE_TOPIC, 2, SubscribeHandler);
    a512:	4e19      	ldr	r6, [pc, #100]	; (a578 <mqtt_callback+0xd0>)
    a514:	0033      	movs	r3, r6
    a516:	2202      	movs	r2, #2
    a518:	4918      	ldr	r1, [pc, #96]	; (a57c <mqtt_callback+0xd4>)
    a51a:	4d19      	ldr	r5, [pc, #100]	; (a580 <mqtt_callback+0xd8>)
    a51c:	47a8      	blx	r5
			mqtt_subscribe(module_inst, LED_TOPIC, 2, SubscribeHandler);
    a51e:	0033      	movs	r3, r6
    a520:	2202      	movs	r2, #2
    a522:	4918      	ldr	r1, [pc, #96]	; (a584 <mqtt_callback+0xdc>)
    a524:	0020      	movs	r0, r4
    a526:	47a8      	blx	r5
			printf("MQTT Connected\r\n");
    a528:	4817      	ldr	r0, [pc, #92]	; (a588 <mqtt_callback+0xe0>)
    a52a:	4b0e      	ldr	r3, [pc, #56]	; (a564 <mqtt_callback+0xbc>)
    a52c:	4798      	blx	r3
    a52e:	e7c4      	b.n	a4ba <mqtt_callback+0x12>
			printf("MQTT broker decline your access! error code %d\r\n", data->connected.result);
    a530:	4816      	ldr	r0, [pc, #88]	; (a58c <mqtt_callback+0xe4>)
    a532:	4b07      	ldr	r3, [pc, #28]	; (a550 <mqtt_callback+0xa8>)
    a534:	4798      	blx	r3
    a536:	e7c0      	b.n	a4ba <mqtt_callback+0x12>
		printf("MQTT disconnected\r\n");
    a538:	4815      	ldr	r0, [pc, #84]	; (a590 <mqtt_callback+0xe8>)
    a53a:	4b0a      	ldr	r3, [pc, #40]	; (a564 <mqtt_callback+0xbc>)
    a53c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    a53e:	4915      	ldr	r1, [pc, #84]	; (a594 <mqtt_callback+0xec>)
    a540:	2231      	movs	r2, #49	; 0x31
    a542:	5c8b      	ldrb	r3, [r1, r2]
    a544:	2002      	movs	r0, #2
    a546:	4383      	bics	r3, r0
    a548:	548b      	strb	r3, [r1, r2]
}
    a54a:	e7b6      	b.n	a4ba <mqtt_callback+0x12>
    a54c:	0000eb8c 	.word	0x0000eb8c
    a550:	0000b88d 	.word	0x0000b88d
    a554:	0000ebb8 	.word	0x0000ebb8
    a558:	0000eba8 	.word	0x0000eba8
    a55c:	00008fc5 	.word	0x00008fc5
    a560:	0000ebc4 	.word	0x0000ebc4
    a564:	0000b9a9 	.word	0x0000b9a9
    a568:	0000ebec 	.word	0x0000ebec
    a56c:	0000eb78 	.word	0x0000eb78
    a570:	0000ec08 	.word	0x0000ec08
    a574:	00008f99 	.word	0x00008f99
    a578:	0000a365 	.word	0x0000a365
    a57c:	0000ec40 	.word	0x0000ec40
    a580:	0000908d 	.word	0x0000908d
    a584:	0000e5f4 	.word	0x0000e5f4
    a588:	0000ec4c 	.word	0x0000ec4c
    a58c:	0000ec5c 	.word	0x0000ec5c
    a590:	0000ec90 	.word	0x0000ec90
    a594:	20000800 	.word	0x20000800

0000a598 <rename_to_unique>:
{
    a598:	b5f0      	push	{r4, r5, r6, r7, lr}
    a59a:	46de      	mov	lr, fp
    a59c:	b500      	push	{lr}
    a59e:	b0c8      	sub	sp, #288	; 0x120
    a5a0:	0007      	movs	r7, r0
    a5a2:	000e      	movs	r6, r1
    a5a4:	9101      	str	r1, [sp, #4]
    a5a6:	9203      	str	r2, [sp, #12]
	char name[MAIN_MAX_FILE_NAME_LENGTH + 1] = {0};
    a5a8:	22fb      	movs	r2, #251	; 0xfb
    a5aa:	2100      	movs	r1, #0
    a5ac:	a809      	add	r0, sp, #36	; 0x24
    a5ae:	4d52      	ldr	r5, [pc, #328]	; (a6f8 <rename_to_unique+0x160>)
    a5b0:	47a8      	blx	r5
	char ext[MAIN_MAX_FILE_EXT_LENGTH + 1] = {0};
    a5b2:	2209      	movs	r2, #9
    a5b4:	2100      	movs	r1, #0
    a5b6:	a806      	add	r0, sp, #24
    a5b8:	47a8      	blx	r5
	char numbering[NUMBRING_MAX + 1] = {0};
    a5ba:	2300      	movs	r3, #0
    a5bc:	9305      	str	r3, [sp, #20]
	if (file_path_name == NULL) {
    a5be:	2e00      	cmp	r6, #0
    a5c0:	d100      	bne.n	a5c4 <rename_to_unique+0x2c>
    a5c2:	e090      	b.n	a6e6 <rename_to_unique+0x14e>
	if (fp == NULL || file_path_name == NULL) {
    a5c4:	2f00      	cmp	r7, #0
    a5c6:	d100      	bne.n	a5ca <rename_to_unique+0x32>
    a5c8:	e08f      	b.n	a6ea <rename_to_unique+0x152>
	FRESULT ret = f_open(&file_object, (char const *)file_path_name, FA_OPEN_EXISTING);
    a5ca:	4d4c      	ldr	r5, [pc, #304]	; (a6fc <rename_to_unique+0x164>)
    a5cc:	2200      	movs	r2, #0
    a5ce:	0031      	movs	r1, r6
    a5d0:	0028      	movs	r0, r5
    a5d2:	4b4b      	ldr	r3, [pc, #300]	; (a700 <rename_to_unique+0x168>)
    a5d4:	4798      	blx	r3
    a5d6:	0007      	movs	r7, r0
	f_close(&file_object);
    a5d8:	0028      	movs	r0, r5
    a5da:	4b4a      	ldr	r3, [pc, #296]	; (a704 <rename_to_unique+0x16c>)
    a5dc:	4798      	blx	r3
	if (!is_exist_file(fp, file_path_name)) {
    a5de:	2f00      	cmp	r7, #0
    a5e0:	d000      	beq.n	a5e4 <rename_to_unique+0x4c>
    a5e2:	e084      	b.n	a6ee <rename_to_unique+0x156>
	else if (strlen(file_path_name) > MAIN_MAX_FILE_NAME_LENGTH) {
    a5e4:	0030      	movs	r0, r6
    a5e6:	4b48      	ldr	r3, [pc, #288]	; (a708 <rename_to_unique+0x170>)
    a5e8:	4798      	blx	r3
    a5ea:	0003      	movs	r3, r0
		return false;
    a5ec:	2000      	movs	r0, #0
	else if (strlen(file_path_name) > MAIN_MAX_FILE_NAME_LENGTH) {
    a5ee:	2bfa      	cmp	r3, #250	; 0xfa
    a5f0:	d87e      	bhi.n	a6f0 <rename_to_unique+0x158>
	p = strrchr(file_path_name, '.');
    a5f2:	212e      	movs	r1, #46	; 0x2e
    a5f4:	0030      	movs	r0, r6
    a5f6:	4b45      	ldr	r3, [pc, #276]	; (a70c <rename_to_unique+0x174>)
    a5f8:	4798      	blx	r3
    a5fa:	1e05      	subs	r5, r0, #0
	if (p != NULL) {
    a5fc:	d039      	beq.n	a672 <rename_to_unique+0xda>
		ext_len = strlen(p);
    a5fe:	4b42      	ldr	r3, [pc, #264]	; (a708 <rename_to_unique+0x170>)
    a600:	4798      	blx	r3
    a602:	0007      	movs	r7, r0
    a604:	b284      	uxth	r4, r0
		if (ext_len < MAIN_MAX_FILE_EXT_LENGTH) {
    a606:	2c07      	cmp	r4, #7
    a608:	d820      	bhi.n	a64c <rename_to_unique+0xb4>
			strcpy(ext, p);
    a60a:	0029      	movs	r1, r5
    a60c:	a806      	add	r0, sp, #24
    a60e:	4b40      	ldr	r3, [pc, #256]	; (a710 <rename_to_unique+0x178>)
    a610:	4798      	blx	r3
			if (strlen(file_path_name) - ext_len > MAIN_MAX_FILE_NAME_LENGTH - ADDITION_SIZE) {
    a612:	0030      	movs	r0, r6
    a614:	4b3c      	ldr	r3, [pc, #240]	; (a708 <rename_to_unique+0x170>)
    a616:	4798      	blx	r3
    a618:	043f      	lsls	r7, r7, #16
    a61a:	0c3f      	lsrs	r7, r7, #16
    a61c:	1bc7      	subs	r7, r0, r7
    a61e:	2ff6      	cmp	r7, #246	; 0xf6
    a620:	d909      	bls.n	a636 <rename_to_unique+0x9e>
				name_len = MAIN_MAX_FILE_NAME_LENGTH - ADDITION_SIZE - ext_len;
    a622:	25f6      	movs	r5, #246	; 0xf6
    a624:	1b2d      	subs	r5, r5, r4
    a626:	b2ad      	uxth	r5, r5
				strncpy(name, file_path_name, name_len);
    a628:	002a      	movs	r2, r5
    a62a:	0031      	movs	r1, r6
    a62c:	a809      	add	r0, sp, #36	; 0x24
    a62e:	4b39      	ldr	r3, [pc, #228]	; (a714 <rename_to_unique+0x17c>)
    a630:	4798      	blx	r3
			valid_ext = true;
    a632:	2401      	movs	r4, #1
    a634:	e011      	b.n	a65a <rename_to_unique+0xc2>
				name_len = (p - file_path_name);
    a636:	9b01      	ldr	r3, [sp, #4]
    a638:	1aea      	subs	r2, r5, r3
    a63a:	b295      	uxth	r5, r2
				strncpy(name, file_path_name, name_len);
    a63c:	0412      	lsls	r2, r2, #16
    a63e:	0c12      	lsrs	r2, r2, #16
    a640:	0019      	movs	r1, r3
    a642:	a809      	add	r0, sp, #36	; 0x24
    a644:	4b33      	ldr	r3, [pc, #204]	; (a714 <rename_to_unique+0x17c>)
    a646:	4798      	blx	r3
			valid_ext = true;
    a648:	2401      	movs	r4, #1
    a64a:	e006      	b.n	a65a <rename_to_unique+0xc2>
			strncpy(name, file_path_name, name_len);
    a64c:	22f6      	movs	r2, #246	; 0xf6
    a64e:	9901      	ldr	r1, [sp, #4]
    a650:	a809      	add	r0, sp, #36	; 0x24
    a652:	4b30      	ldr	r3, [pc, #192]	; (a714 <rename_to_unique+0x17c>)
    a654:	4798      	blx	r3
	bool valid_ext = false;
    a656:	2400      	movs	r4, #0
			name_len = MAIN_MAX_FILE_NAME_LENGTH - ADDITION_SIZE;
    a658:	25f6      	movs	r5, #246	; 0xf6
	name[name_len++] = '-';
    a65a:	1c6e      	adds	r6, r5, #1
    a65c:	b2b6      	uxth	r6, r6
    a65e:	222d      	movs	r2, #45	; 0x2d
    a660:	ab09      	add	r3, sp, #36	; 0x24
    a662:	555a      	strb	r2, [r3, r5]
    a664:	2501      	movs	r5, #1
			strcpy(&name[name_len + NUMBRING_MAX], ext);
    a666:	1cf3      	adds	r3, r6, #3
    a668:	aa09      	add	r2, sp, #36	; 0x24
    a66a:	4694      	mov	ip, r2
    a66c:	4463      	add	r3, ip
    a66e:	9302      	str	r3, [sp, #8]
    a670:	e019      	b.n	a6a6 <rename_to_unique+0x10e>
		strncpy(name, file_path_name, name_len);
    a672:	22f6      	movs	r2, #246	; 0xf6
    a674:	9901      	ldr	r1, [sp, #4]
    a676:	a809      	add	r0, sp, #36	; 0x24
    a678:	4b26      	ldr	r3, [pc, #152]	; (a714 <rename_to_unique+0x17c>)
    a67a:	4798      	blx	r3
	bool valid_ext = false;
    a67c:	2400      	movs	r4, #0
		name_len = MAIN_MAX_FILE_NAME_LENGTH - ADDITION_SIZE;
    a67e:	25f6      	movs	r5, #246	; 0xf6
    a680:	e7eb      	b.n	a65a <rename_to_unique+0xc2>
	FRESULT ret = f_open(&file_object, (char const *)file_path_name, FA_OPEN_EXISTING);
    a682:	4f1e      	ldr	r7, [pc, #120]	; (a6fc <rename_to_unique+0x164>)
    a684:	2200      	movs	r2, #0
    a686:	a909      	add	r1, sp, #36	; 0x24
    a688:	0038      	movs	r0, r7
    a68a:	4b1d      	ldr	r3, [pc, #116]	; (a700 <rename_to_unique+0x168>)
    a68c:	4798      	blx	r3
    a68e:	4683      	mov	fp, r0
	f_close(&file_object);
    a690:	0038      	movs	r0, r7
    a692:	4b1c      	ldr	r3, [pc, #112]	; (a704 <rename_to_unique+0x16c>)
    a694:	4798      	blx	r3
		if (!is_exist_file(fp, name)) {
    a696:	465b      	mov	r3, fp
    a698:	2b00      	cmp	r3, #0
    a69a:	d116      	bne.n	a6ca <rename_to_unique+0x132>
    a69c:	3501      	adds	r5, #1
	for (i = 1; i < count; i++) {
    a69e:	4b1e      	ldr	r3, [pc, #120]	; (a718 <rename_to_unique+0x180>)
    a6a0:	b2aa      	uxth	r2, r5
    a6a2:	429a      	cmp	r2, r3
    a6a4:	d81d      	bhi.n	a6e2 <rename_to_unique+0x14a>
		sprintf(numbering, MAIN_ZERO_FMT(NUMBRING_MAX), i);
    a6a6:	002a      	movs	r2, r5
    a6a8:	491c      	ldr	r1, [pc, #112]	; (a71c <rename_to_unique+0x184>)
    a6aa:	a805      	add	r0, sp, #20
    a6ac:	4b1c      	ldr	r3, [pc, #112]	; (a720 <rename_to_unique+0x188>)
    a6ae:	4798      	blx	r3
		strncpy(&name[name_len], numbering, NUMBRING_MAX);
    a6b0:	ab09      	add	r3, sp, #36	; 0x24
    a6b2:	1998      	adds	r0, r3, r6
    a6b4:	2203      	movs	r2, #3
    a6b6:	a905      	add	r1, sp, #20
    a6b8:	4b16      	ldr	r3, [pc, #88]	; (a714 <rename_to_unique+0x17c>)
    a6ba:	4798      	blx	r3
		if (valid_ext) {
    a6bc:	2c00      	cmp	r4, #0
    a6be:	d0e0      	beq.n	a682 <rename_to_unique+0xea>
			strcpy(&name[name_len + NUMBRING_MAX], ext);
    a6c0:	a906      	add	r1, sp, #24
    a6c2:	9802      	ldr	r0, [sp, #8]
    a6c4:	4b12      	ldr	r3, [pc, #72]	; (a710 <rename_to_unique+0x178>)
    a6c6:	4798      	blx	r3
    a6c8:	e7db      	b.n	a682 <rename_to_unique+0xea>
			memset(file_path_name, 0, max_len);
    a6ca:	9a03      	ldr	r2, [sp, #12]
    a6cc:	2100      	movs	r1, #0
    a6ce:	9c01      	ldr	r4, [sp, #4]
    a6d0:	0020      	movs	r0, r4
    a6d2:	4b09      	ldr	r3, [pc, #36]	; (a6f8 <rename_to_unique+0x160>)
    a6d4:	4798      	blx	r3
			strcpy(file_path_name, name);
    a6d6:	a909      	add	r1, sp, #36	; 0x24
    a6d8:	0020      	movs	r0, r4
    a6da:	4b0d      	ldr	r3, [pc, #52]	; (a710 <rename_to_unique+0x178>)
    a6dc:	4798      	blx	r3
			return true;
    a6de:	2001      	movs	r0, #1
    a6e0:	e006      	b.n	a6f0 <rename_to_unique+0x158>
	return false;
    a6e2:	2000      	movs	r0, #0
    a6e4:	e004      	b.n	a6f0 <rename_to_unique+0x158>
		return false;
    a6e6:	2000      	movs	r0, #0
    a6e8:	e002      	b.n	a6f0 <rename_to_unique+0x158>
		return true;
    a6ea:	2001      	movs	r0, #1
    a6ec:	e000      	b.n	a6f0 <rename_to_unique+0x158>
    a6ee:	2001      	movs	r0, #1
}
    a6f0:	b048      	add	sp, #288	; 0x120
    a6f2:	bc04      	pop	{r2}
    a6f4:	4693      	mov	fp, r2
    a6f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a6f8:	0000b72b 	.word	0x0000b72b
    a6fc:	20000a68 	.word	0x20000a68
    a700:	00007efd 	.word	0x00007efd
    a704:	000084fd 	.word	0x000084fd
    a708:	0000bbdb 	.word	0x0000bbdb
    a70c:	0000bc35 	.word	0x0000bc35
    a710:	0000bb91 	.word	0x0000bb91
    a714:	0000bc0b 	.word	0x0000bc0b
    a718:	000003e7 	.word	0x000003e7
    a71c:	0000ecd8 	.word	0x0000ecd8
    a720:	0000bb4d 	.word	0x0000bb4d

0000a724 <store_file_packet>:
{
    a724:	b5f0      	push	{r4, r5, r6, r7, lr}
    a726:	b083      	sub	sp, #12
    a728:	0005      	movs	r5, r0
    a72a:	000e      	movs	r6, r1
	if ((data == NULL) || (length < 1)) {
    a72c:	2800      	cmp	r0, #0
    a72e:	d00c      	beq.n	a74a <store_file_packet+0x26>
    a730:	2900      	cmp	r1, #0
    a732:	d00a      	beq.n	a74a <store_file_packet+0x26>
	return ((down_state & mask) != 0);
    a734:	4b39      	ldr	r3, [pc, #228]	; (a81c <store_file_packet+0xf8>)
    a736:	781b      	ldrb	r3, [r3, #0]
	if (!is_state_set(DOWNLOADING)) {
    a738:	071b      	lsls	r3, r3, #28
    a73a:	d430      	bmi.n	a79e <store_file_packet+0x7a>
		save_file_name[0] = LUN_ID_SD_MMC_0_MEM + '0';
    a73c:	4b38      	ldr	r3, [pc, #224]	; (a820 <store_file_packet+0xfc>)
    a73e:	2230      	movs	r2, #48	; 0x30
    a740:	701a      	strb	r2, [r3, #0]
		save_file_name[1] = ':';
    a742:	320a      	adds	r2, #10
    a744:	705a      	strb	r2, [r3, #1]
    a746:	4c37      	ldr	r4, [pc, #220]	; (a824 <store_file_packet+0x100>)
    a748:	e005      	b.n	a756 <store_file_packet+0x32>
		printf("store_file_packet: empty data.\r\n");
    a74a:	4837      	ldr	r0, [pc, #220]	; (a828 <store_file_packet+0x104>)
    a74c:	4b37      	ldr	r3, [pc, #220]	; (a82c <store_file_packet+0x108>)
    a74e:	4798      	blx	r3
}
    a750:	b003      	add	sp, #12
    a752:	bdf0      	pop	{r4, r5, r6, r7, pc}
			cp--;
    a754:	0004      	movs	r4, r0
    a756:	1e60      	subs	r0, r4, #1
		while (*cp != '/') {
    a758:	7803      	ldrb	r3, [r0, #0]
    a75a:	2b2f      	cmp	r3, #47	; 0x2f
    a75c:	d1fa      	bne.n	a754 <store_file_packet+0x30>
		if (strlen(cp) > 1) {
    a75e:	4b34      	ldr	r3, [pc, #208]	; (a830 <store_file_packet+0x10c>)
    a760:	4798      	blx	r3
    a762:	2801      	cmp	r0, #1
    a764:	d92f      	bls.n	a7c6 <store_file_packet+0xa2>
			strcpy(&save_file_name[2], cp);
    a766:	4f2e      	ldr	r7, [pc, #184]	; (a820 <store_file_packet+0xfc>)
    a768:	1cb8      	adds	r0, r7, #2
    a76a:	0021      	movs	r1, r4
    a76c:	4b31      	ldr	r3, [pc, #196]	; (a834 <store_file_packet+0x110>)
    a76e:	4798      	blx	r3
		rename_to_unique(&file_object, save_file_name, MAIN_MAX_FILE_NAME_LENGTH);
    a770:	4c31      	ldr	r4, [pc, #196]	; (a838 <store_file_packet+0x114>)
    a772:	22fa      	movs	r2, #250	; 0xfa
    a774:	0039      	movs	r1, r7
    a776:	0020      	movs	r0, r4
    a778:	4b30      	ldr	r3, [pc, #192]	; (a83c <store_file_packet+0x118>)
    a77a:	4798      	blx	r3
		printf("store_file_packet: creating file [%s]\r\n", save_file_name);
    a77c:	0039      	movs	r1, r7
    a77e:	4830      	ldr	r0, [pc, #192]	; (a840 <store_file_packet+0x11c>)
    a780:	4b30      	ldr	r3, [pc, #192]	; (a844 <store_file_packet+0x120>)
    a782:	4798      	blx	r3
		ret = f_open(&file_object, (char const *)save_file_name, FA_CREATE_ALWAYS | FA_WRITE);
    a784:	220a      	movs	r2, #10
    a786:	0039      	movs	r1, r7
    a788:	0020      	movs	r0, r4
    a78a:	4b2f      	ldr	r3, [pc, #188]	; (a848 <store_file_packet+0x124>)
    a78c:	4798      	blx	r3
		if (ret != FR_OK) {
    a78e:	2800      	cmp	r0, #0
    a790:	d120      	bne.n	a7d4 <store_file_packet+0xb0>
		received_file_size = 0;
    a792:	2200      	movs	r2, #0
    a794:	4b2d      	ldr	r3, [pc, #180]	; (a84c <store_file_packet+0x128>)
    a796:	601a      	str	r2, [r3, #0]
		add_state(DOWNLOADING);
    a798:	2008      	movs	r0, #8
    a79a:	4b2d      	ldr	r3, [pc, #180]	; (a850 <store_file_packet+0x12c>)
    a79c:	4798      	blx	r3
		UINT wsize = 0;
    a79e:	2300      	movs	r3, #0
    a7a0:	9301      	str	r3, [sp, #4]
		ret = f_write(&file_object, (const void *)data, length, &wsize);
    a7a2:	ab01      	add	r3, sp, #4
    a7a4:	0032      	movs	r2, r6
    a7a6:	0029      	movs	r1, r5
    a7a8:	4823      	ldr	r0, [pc, #140]	; (a838 <store_file_packet+0x114>)
    a7aa:	4c2a      	ldr	r4, [pc, #168]	; (a854 <store_file_packet+0x130>)
    a7ac:	47a0      	blx	r4
		if (ret != FR_OK) {
    a7ae:	2800      	cmp	r0, #0
    a7b0:	d015      	beq.n	a7de <store_file_packet+0xba>
			f_close(&file_object);
    a7b2:	4821      	ldr	r0, [pc, #132]	; (a838 <store_file_packet+0x114>)
    a7b4:	4b28      	ldr	r3, [pc, #160]	; (a858 <store_file_packet+0x134>)
    a7b6:	4798      	blx	r3
			add_state(CANCELED);
    a7b8:	2020      	movs	r0, #32
    a7ba:	4b25      	ldr	r3, [pc, #148]	; (a850 <store_file_packet+0x12c>)
    a7bc:	4798      	blx	r3
			printf("store_file_packet: file write error, download canceled.\r\n");
    a7be:	4827      	ldr	r0, [pc, #156]	; (a85c <store_file_packet+0x138>)
    a7c0:	4b1a      	ldr	r3, [pc, #104]	; (a82c <store_file_packet+0x108>)
    a7c2:	4798      	blx	r3
			return;
    a7c4:	e7c4      	b.n	a750 <store_file_packet+0x2c>
			printf("store_file_packet: file name is invalid. Download canceled.\r\n");
    a7c6:	4826      	ldr	r0, [pc, #152]	; (a860 <store_file_packet+0x13c>)
    a7c8:	4b18      	ldr	r3, [pc, #96]	; (a82c <store_file_packet+0x108>)
    a7ca:	4798      	blx	r3
			add_state(CANCELED);
    a7cc:	2020      	movs	r0, #32
    a7ce:	4b20      	ldr	r3, [pc, #128]	; (a850 <store_file_packet+0x12c>)
    a7d0:	4798      	blx	r3
			return;
    a7d2:	e7bd      	b.n	a750 <store_file_packet+0x2c>
			printf("store_file_packet: file creation error! ret:%d\r\n", ret);
    a7d4:	0001      	movs	r1, r0
    a7d6:	4823      	ldr	r0, [pc, #140]	; (a864 <store_file_packet+0x140>)
    a7d8:	4b1a      	ldr	r3, [pc, #104]	; (a844 <store_file_packet+0x120>)
    a7da:	4798      	blx	r3
			return;
    a7dc:	e7b8      	b.n	a750 <store_file_packet+0x2c>
		received_file_size += wsize;
    a7de:	4c1b      	ldr	r4, [pc, #108]	; (a84c <store_file_packet+0x128>)
    a7e0:	6823      	ldr	r3, [r4, #0]
    a7e2:	9a01      	ldr	r2, [sp, #4]
    a7e4:	4694      	mov	ip, r2
    a7e6:	4463      	add	r3, ip
    a7e8:	0019      	movs	r1, r3
    a7ea:	6023      	str	r3, [r4, #0]
		printf("store_file_packet: received[%lu], file size[%lu]\r\n", (unsigned long)received_file_size, (unsigned long)http_file_size);
    a7ec:	4d1e      	ldr	r5, [pc, #120]	; (a868 <store_file_packet+0x144>)
    a7ee:	682a      	ldr	r2, [r5, #0]
    a7f0:	481e      	ldr	r0, [pc, #120]	; (a86c <store_file_packet+0x148>)
    a7f2:	4b14      	ldr	r3, [pc, #80]	; (a844 <store_file_packet+0x120>)
    a7f4:	4798      	blx	r3
		if (received_file_size >= http_file_size) {
    a7f6:	6822      	ldr	r2, [r4, #0]
    a7f8:	682b      	ldr	r3, [r5, #0]
    a7fa:	429a      	cmp	r2, r3
    a7fc:	d3a8      	bcc.n	a750 <store_file_packet+0x2c>
			f_close(&file_object);
    a7fe:	480e      	ldr	r0, [pc, #56]	; (a838 <store_file_packet+0x114>)
    a800:	4b15      	ldr	r3, [pc, #84]	; (a858 <store_file_packet+0x134>)
    a802:	4798      	blx	r3
			printf("store_file_packet: file downloaded successfully.\r\n");
    a804:	481a      	ldr	r0, [pc, #104]	; (a870 <store_file_packet+0x14c>)
    a806:	4b09      	ldr	r3, [pc, #36]	; (a82c <store_file_packet+0x108>)
    a808:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    a80a:	2280      	movs	r2, #128	; 0x80
    a80c:	0412      	lsls	r2, r2, #16
    a80e:	4b19      	ldr	r3, [pc, #100]	; (a874 <store_file_packet+0x150>)
    a810:	615a      	str	r2, [r3, #20]
			add_state(COMPLETED);
    a812:	2010      	movs	r0, #16
    a814:	4b0e      	ldr	r3, [pc, #56]	; (a850 <store_file_packet+0x12c>)
    a816:	4798      	blx	r3
			return;
    a818:	e79a      	b.n	a750 <store_file_packet+0x2c>
    a81a:	46c0      	nop			; (mov r8, r8)
    a81c:	20000835 	.word	0x20000835
    a820:	20000010 	.word	0x20000010
    a824:	0000f0d9 	.word	0x0000f0d9
    a828:	0000f0dc 	.word	0x0000f0dc
    a82c:	0000b9a9 	.word	0x0000b9a9
    a830:	0000bbdb 	.word	0x0000bbdb
    a834:	0000bb91 	.word	0x0000bb91
    a838:	20000a68 	.word	0x20000a68
    a83c:	0000a599 	.word	0x0000a599
    a840:	0000f0fc 	.word	0x0000f0fc
    a844:	0000b88d 	.word	0x0000b88d
    a848:	00007efd 	.word	0x00007efd
    a84c:	20000ed0 	.word	0x20000ed0
    a850:	0000a349 	.word	0x0000a349
    a854:	00008239 	.word	0x00008239
    a858:	000084fd 	.word	0x000084fd
    a85c:	0000f198 	.word	0x0000f198
    a860:	0000f124 	.word	0x0000f124
    a864:	0000f164 	.word	0x0000f164
    a868:	20000a8c 	.word	0x20000a8c
    a86c:	0000f1d4 	.word	0x0000f1d4
    a870:	0000f208 	.word	0x0000f208
    a874:	41004400 	.word	0x41004400

0000a878 <http_client_callback>:
{
    a878:	b510      	push	{r4, lr}
    a87a:	0014      	movs	r4, r2
	switch (type) {
    a87c:	2904      	cmp	r1, #4
    a87e:	d806      	bhi.n	a88e <http_client_callback+0x16>
    a880:	0089      	lsls	r1, r1, #2
    a882:	4b2a      	ldr	r3, [pc, #168]	; (a92c <http_client_callback+0xb4>)
    a884:	585b      	ldr	r3, [r3, r1]
    a886:	469f      	mov	pc, r3
		printf("http_client_callback: HTTP client socket connected.\r\n");
    a888:	4829      	ldr	r0, [pc, #164]	; (a930 <http_client_callback+0xb8>)
    a88a:	4b2a      	ldr	r3, [pc, #168]	; (a934 <http_client_callback+0xbc>)
    a88c:	4798      	blx	r3
}
    a88e:	bd10      	pop	{r4, pc}
		printf("http_client_callback: request completed.\r\n");
    a890:	4829      	ldr	r0, [pc, #164]	; (a938 <http_client_callback+0xc0>)
    a892:	4b28      	ldr	r3, [pc, #160]	; (a934 <http_client_callback+0xbc>)
    a894:	4798      	blx	r3
		add_state(GET_REQUESTED);
    a896:	2004      	movs	r0, #4
    a898:	4b28      	ldr	r3, [pc, #160]	; (a93c <http_client_callback+0xc4>)
    a89a:	4798      	blx	r3
		break;
    a89c:	e7f7      	b.n	a88e <http_client_callback+0x16>
		printf("http_client_callback: received response %u data size %u\r\n",
    a89e:	8811      	ldrh	r1, [r2, #0]
    a8a0:	6852      	ldr	r2, [r2, #4]
    a8a2:	4827      	ldr	r0, [pc, #156]	; (a940 <http_client_callback+0xc8>)
    a8a4:	4b27      	ldr	r3, [pc, #156]	; (a944 <http_client_callback+0xcc>)
    a8a6:	4798      	blx	r3
		if ((unsigned int)data->recv_response.response_code == 200) {
    a8a8:	8823      	ldrh	r3, [r4, #0]
    a8aa:	2bc8      	cmp	r3, #200	; 0xc8
    a8ac:	d10f      	bne.n	a8ce <http_client_callback+0x56>
			http_file_size = data->recv_response.content_length;
    a8ae:	6861      	ldr	r1, [r4, #4]
    a8b0:	4b25      	ldr	r3, [pc, #148]	; (a948 <http_client_callback+0xd0>)
    a8b2:	6019      	str	r1, [r3, #0]
			received_file_size = 0;
    a8b4:	2200      	movs	r2, #0
    a8b6:	4b25      	ldr	r3, [pc, #148]	; (a94c <http_client_callback+0xd4>)
    a8b8:	601a      	str	r2, [r3, #0]
		if (data->recv_response.content_length <= MAIN_BUFFER_MAX_SIZE) {
    a8ba:	4b25      	ldr	r3, [pc, #148]	; (a950 <http_client_callback+0xd8>)
    a8bc:	4299      	cmp	r1, r3
    a8be:	d8e6      	bhi.n	a88e <http_client_callback+0x16>
			store_file_packet(data->recv_response.content, data->recv_response.content_length);
    a8c0:	68a0      	ldr	r0, [r4, #8]
    a8c2:	4b24      	ldr	r3, [pc, #144]	; (a954 <http_client_callback+0xdc>)
    a8c4:	4798      	blx	r3
			add_state(COMPLETED);
    a8c6:	2010      	movs	r0, #16
    a8c8:	4b1c      	ldr	r3, [pc, #112]	; (a93c <http_client_callback+0xc4>)
    a8ca:	4798      	blx	r3
    a8cc:	e7df      	b.n	a88e <http_client_callback+0x16>
			add_state(CANCELED);
    a8ce:	2020      	movs	r0, #32
    a8d0:	4b1a      	ldr	r3, [pc, #104]	; (a93c <http_client_callback+0xc4>)
    a8d2:	4798      	blx	r3
			return;
    a8d4:	e7db      	b.n	a88e <http_client_callback+0x16>
		store_file_packet(data->recv_chunked_data.data, data->recv_chunked_data.length);
    a8d6:	6811      	ldr	r1, [r2, #0]
    a8d8:	6850      	ldr	r0, [r2, #4]
    a8da:	4b1e      	ldr	r3, [pc, #120]	; (a954 <http_client_callback+0xdc>)
    a8dc:	4798      	blx	r3
		if (data->recv_chunked_data.is_complete) {
    a8de:	7a23      	ldrb	r3, [r4, #8]
    a8e0:	2b00      	cmp	r3, #0
    a8e2:	d0d4      	beq.n	a88e <http_client_callback+0x16>
			add_state(COMPLETED);
    a8e4:	2010      	movs	r0, #16
    a8e6:	4b15      	ldr	r3, [pc, #84]	; (a93c <http_client_callback+0xc4>)
    a8e8:	4798      	blx	r3
    a8ea:	e7d0      	b.n	a88e <http_client_callback+0x16>
		printf("http_client_callback: disconnection reason:%d\r\n", data->disconnected.reason);
    a8ec:	6811      	ldr	r1, [r2, #0]
    a8ee:	481a      	ldr	r0, [pc, #104]	; (a958 <http_client_callback+0xe0>)
    a8f0:	4b14      	ldr	r3, [pc, #80]	; (a944 <http_client_callback+0xcc>)
    a8f2:	4798      	blx	r3
		if (data->disconnected.reason == -EAGAIN) {
    a8f4:	6823      	ldr	r3, [r4, #0]
    a8f6:	330b      	adds	r3, #11
    a8f8:	d1c9      	bne.n	a88e <http_client_callback+0x16>
	return ((down_state & mask) != 0);
    a8fa:	4b18      	ldr	r3, [pc, #96]	; (a95c <http_client_callback+0xe4>)
    a8fc:	781b      	ldrb	r3, [r3, #0]
			if (is_state_set(DOWNLOADING)) {
    a8fe:	071b      	lsls	r3, r3, #28
    a900:	d406      	bmi.n	a910 <http_client_callback+0x98>
	return ((down_state & mask) != 0);
    a902:	4b16      	ldr	r3, [pc, #88]	; (a95c <http_client_callback+0xe4>)
    a904:	781b      	ldrb	r3, [r3, #0]
			if (is_state_set(GET_REQUESTED)) {
    a906:	075a      	lsls	r2, r3, #29
    a908:	d40b      	bmi.n	a922 <http_client_callback+0xaa>
			start_download();
    a90a:	4b15      	ldr	r3, [pc, #84]	; (a960 <http_client_callback+0xe8>)
    a90c:	4798      	blx	r3
    a90e:	e7be      	b.n	a88e <http_client_callback+0x16>
				f_close(&file_object);
    a910:	4814      	ldr	r0, [pc, #80]	; (a964 <http_client_callback+0xec>)
    a912:	4b15      	ldr	r3, [pc, #84]	; (a968 <http_client_callback+0xf0>)
    a914:	4798      	blx	r3
	down_state &= ~mask;
    a916:	4a11      	ldr	r2, [pc, #68]	; (a95c <http_client_callback+0xe4>)
    a918:	7813      	ldrb	r3, [r2, #0]
    a91a:	2108      	movs	r1, #8
    a91c:	438b      	bics	r3, r1
    a91e:	7013      	strb	r3, [r2, #0]
    a920:	e7ef      	b.n	a902 <http_client_callback+0x8a>
    a922:	2204      	movs	r2, #4
    a924:	4393      	bics	r3, r2
    a926:	4a0d      	ldr	r2, [pc, #52]	; (a95c <http_client_callback+0xe4>)
    a928:	7013      	strb	r3, [r2, #0]
    a92a:	e7ee      	b.n	a90a <http_client_callback+0x92>
    a92c:	0000e5c8 	.word	0x0000e5c8
    a930:	0000e714 	.word	0x0000e714
    a934:	0000b9a9 	.word	0x0000b9a9
    a938:	0000e74c 	.word	0x0000e74c
    a93c:	0000a349 	.word	0x0000a349
    a940:	0000e778 	.word	0x0000e778
    a944:	0000b88d 	.word	0x0000b88d
    a948:	20000a8c 	.word	0x20000a8c
    a94c:	20000ed0 	.word	0x20000ed0
    a950:	000005a6 	.word	0x000005a6
    a954:	0000a725 	.word	0x0000a725
    a958:	0000e7b4 	.word	0x0000e7b4
    a95c:	20000835 	.word	0x20000835
    a960:	0000a3ed 	.word	0x0000a3ed
    a964:	20000a68 	.word	0x20000a68
    a968:	000084fd 	.word	0x000084fd

0000a96c <wifi_cb>:
{
    a96c:	b510      	push	{r4, lr}
    a96e:	b082      	sub	sp, #8
	switch (u8MsgType) {
    a970:	282c      	cmp	r0, #44	; 0x2c
    a972:	d003      	beq.n	a97c <wifi_cb+0x10>
    a974:	2832      	cmp	r0, #50	; 0x32
    a976:	d035      	beq.n	a9e4 <wifi_cb+0x78>
}
    a978:	b002      	add	sp, #8
    a97a:	bd10      	pop	{r4, pc}
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    a97c:	780b      	ldrb	r3, [r1, #0]
    a97e:	2b01      	cmp	r3, #1
    a980:	d01c      	beq.n	a9bc <wifi_cb+0x50>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    a982:	2b00      	cmp	r3, #0
    a984:	d1f8      	bne.n	a978 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
    a986:	4826      	ldr	r0, [pc, #152]	; (aa20 <wifi_cb+0xb4>)
    a988:	4b26      	ldr	r3, [pc, #152]	; (aa24 <wifi_cb+0xb8>)
    a98a:	4798      	blx	r3
	down_state &= ~mask;
    a98c:	4a26      	ldr	r2, [pc, #152]	; (aa28 <wifi_cb+0xbc>)
    a98e:	7813      	ldrb	r3, [r2, #0]
    a990:	2102      	movs	r1, #2
    a992:	438b      	bics	r3, r1
    a994:	7013      	strb	r3, [r2, #0]
			if (is_state_set(DOWNLOADING)) {
    a996:	071b      	lsls	r3, r3, #28
    a998:	d416      	bmi.n	a9c8 <wifi_cb+0x5c>
	return ((down_state & mask) != 0);
    a99a:	4b23      	ldr	r3, [pc, #140]	; (aa28 <wifi_cb+0xbc>)
    a99c:	781b      	ldrb	r3, [r3, #0]
			if (is_state_set(GET_REQUESTED)) {
    a99e:	075a      	lsls	r2, r3, #29
    a9a0:	d41b      	bmi.n	a9da <wifi_cb+0x6e>
			mqtt_disconnect(&mqtt_inst, 1);
    a9a2:	2101      	movs	r1, #1
    a9a4:	4821      	ldr	r0, [pc, #132]	; (aa2c <wifi_cb+0xc0>)
    a9a6:	4b22      	ldr	r3, [pc, #136]	; (aa30 <wifi_cb+0xc4>)
    a9a8:	4798      	blx	r3
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    a9aa:	23ff      	movs	r3, #255	; 0xff
    a9ac:	9300      	str	r3, [sp, #0]
    a9ae:	4b21      	ldr	r3, [pc, #132]	; (aa34 <wifi_cb+0xc8>)
    a9b0:	2202      	movs	r2, #2
    a9b2:	2112      	movs	r1, #18
    a9b4:	4820      	ldr	r0, [pc, #128]	; (aa38 <wifi_cb+0xcc>)
    a9b6:	4c21      	ldr	r4, [pc, #132]	; (aa3c <wifi_cb+0xd0>)
    a9b8:	47a0      	blx	r4
    a9ba:	e7dd      	b.n	a978 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
    a9bc:	4820      	ldr	r0, [pc, #128]	; (aa40 <wifi_cb+0xd4>)
    a9be:	4b19      	ldr	r3, [pc, #100]	; (aa24 <wifi_cb+0xb8>)
    a9c0:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
    a9c2:	4b20      	ldr	r3, [pc, #128]	; (aa44 <wifi_cb+0xd8>)
    a9c4:	4798      	blx	r3
    a9c6:	e7d7      	b.n	a978 <wifi_cb+0xc>
				f_close(&file_object);
    a9c8:	481f      	ldr	r0, [pc, #124]	; (aa48 <wifi_cb+0xdc>)
    a9ca:	4b20      	ldr	r3, [pc, #128]	; (aa4c <wifi_cb+0xe0>)
    a9cc:	4798      	blx	r3
	down_state &= ~mask;
    a9ce:	4a16      	ldr	r2, [pc, #88]	; (aa28 <wifi_cb+0xbc>)
    a9d0:	7813      	ldrb	r3, [r2, #0]
    a9d2:	2108      	movs	r1, #8
    a9d4:	438b      	bics	r3, r1
    a9d6:	7013      	strb	r3, [r2, #0]
    a9d8:	e7df      	b.n	a99a <wifi_cb+0x2e>
    a9da:	2204      	movs	r2, #4
    a9dc:	4393      	bics	r3, r2
    a9de:	4a12      	ldr	r2, [pc, #72]	; (aa28 <wifi_cb+0xbc>)
    a9e0:	7013      	strb	r3, [r2, #0]
    a9e2:	e7de      	b.n	a9a2 <wifi_cb+0x36>
		printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
    a9e4:	788b      	ldrb	r3, [r1, #2]
    a9e6:	784a      	ldrb	r2, [r1, #1]
    a9e8:	7808      	ldrb	r0, [r1, #0]
    a9ea:	78c9      	ldrb	r1, [r1, #3]
    a9ec:	9100      	str	r1, [sp, #0]
    a9ee:	0001      	movs	r1, r0
    a9f0:	4817      	ldr	r0, [pc, #92]	; (aa50 <wifi_cb+0xe4>)
    a9f2:	4c18      	ldr	r4, [pc, #96]	; (aa54 <wifi_cb+0xe8>)
    a9f4:	47a0      	blx	r4
		add_state(WIFI_CONNECTED);
    a9f6:	2002      	movs	r0, #2
    a9f8:	4b17      	ldr	r3, [pc, #92]	; (aa58 <wifi_cb+0xec>)
    a9fa:	4798      	blx	r3
		if(do_download_flag == 1)
    a9fc:	4b17      	ldr	r3, [pc, #92]	; (aa5c <wifi_cb+0xf0>)
    a9fe:	781b      	ldrb	r3, [r3, #0]
    aa00:	2b01      	cmp	r3, #1
    aa02:	d009      	beq.n	aa18 <wifi_cb+0xac>
		if (mqtt_connect(&mqtt_inst, main_mqtt_broker))
    aa04:	4916      	ldr	r1, [pc, #88]	; (aa60 <wifi_cb+0xf4>)
    aa06:	4809      	ldr	r0, [pc, #36]	; (aa2c <wifi_cb+0xc0>)
    aa08:	4b16      	ldr	r3, [pc, #88]	; (aa64 <wifi_cb+0xf8>)
    aa0a:	4798      	blx	r3
    aa0c:	2800      	cmp	r0, #0
    aa0e:	d0b3      	beq.n	a978 <wifi_cb+0xc>
			printf("Error connecting to MQTT Broker!\r\n");
    aa10:	4815      	ldr	r0, [pc, #84]	; (aa68 <wifi_cb+0xfc>)
    aa12:	4b04      	ldr	r3, [pc, #16]	; (aa24 <wifi_cb+0xb8>)
    aa14:	4798      	blx	r3
}
    aa16:	e7af      	b.n	a978 <wifi_cb+0xc>
			start_download();
    aa18:	4b14      	ldr	r3, [pc, #80]	; (aa6c <wifi_cb+0x100>)
    aa1a:	4798      	blx	r3
    aa1c:	e7ac      	b.n	a978 <wifi_cb+0xc>
    aa1e:	46c0      	nop			; (mov r8, r8)
    aa20:	0000f25c 	.word	0x0000f25c
    aa24:	0000b9a9 	.word	0x0000b9a9
    aa28:	20000835 	.word	0x20000835
    aa2c:	20000a94 	.word	0x20000a94
    aa30:	0000905d 	.word	0x0000905d
    aa34:	0000f27c 	.word	0x0000f27c
    aa38:	0000f28c 	.word	0x0000f28c
    aa3c:	000025b1 	.word	0x000025b1
    aa40:	0000f23c 	.word	0x0000f23c
    aa44:	000025cd 	.word	0x000025cd
    aa48:	20000a68 	.word	0x20000a68
    aa4c:	000084fd 	.word	0x000084fd
    aa50:	0000f2a0 	.word	0x0000f2a0
    aa54:	0000b88d 	.word	0x0000b88d
    aa58:	0000a349 	.word	0x0000a349
    aa5c:	20000834 	.word	0x20000834
    aa60:	0000eb78 	.word	0x0000eb78
    aa64:	00008f99 	.word	0x00008f99
    aa68:	0000f2c8 	.word	0x0000f2c8
    aa6c:	0000a3ed 	.word	0x0000a3ed

0000aa70 <disable_console>:
{
    aa70:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    aa72:	4d0a      	ldr	r5, [pc, #40]	; (aa9c <disable_console+0x2c>)
    aa74:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Disable Global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    aa76:	0020      	movs	r0, r4
    aa78:	4b09      	ldr	r3, [pc, #36]	; (aaa0 <disable_console+0x30>)
    aa7a:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    aa7c:	231f      	movs	r3, #31
    aa7e:	4018      	ands	r0, r3
    aa80:	3b1e      	subs	r3, #30
    aa82:	4083      	lsls	r3, r0
    aa84:	2280      	movs	r2, #128	; 0x80
    aa86:	4907      	ldr	r1, [pc, #28]	; (aaa4 <disable_console+0x34>)
    aa88:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    aa8a:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    aa8c:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    aa8e:	2b00      	cmp	r3, #0
    aa90:	d1fc      	bne.n	aa8c <disable_console+0x1c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Disable USART module */
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    aa92:	6823      	ldr	r3, [r4, #0]
    aa94:	2202      	movs	r2, #2
    aa96:	4393      	bics	r3, r2
    aa98:	6023      	str	r3, [r4, #0]
}
    aa9a:	bd70      	pop	{r4, r5, r6, pc}
    aa9c:	20000800 	.word	0x20000800
    aaa0:	00004be5 	.word	0x00004be5
    aaa4:	e000e100 	.word	0xe000e100

0000aaa8 <configure_extint_channel>:
{
    aaa8:	b510      	push	{r4, lr}
    extint_chan_get_config_defaults(&config_extint_chan);
    aaaa:	4c08      	ldr	r4, [pc, #32]	; (aacc <configure_extint_channel+0x24>)
    aaac:	0020      	movs	r0, r4
    aaae:	4b08      	ldr	r3, [pc, #32]	; (aad0 <configure_extint_channel+0x28>)
    aab0:	4798      	blx	r3
    config_extint_chan.gpio_pin           = BUTTON_0_EIC_PIN;
    aab2:	2337      	movs	r3, #55	; 0x37
    aab4:	6023      	str	r3, [r4, #0]
    config_extint_chan.gpio_pin_mux       = BUTTON_0_EIC_MUX;
    aab6:	2300      	movs	r3, #0
    aab8:	6063      	str	r3, [r4, #4]
    config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
    aaba:	3301      	adds	r3, #1
    aabc:	7223      	strb	r3, [r4, #8]
    config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    aabe:	3301      	adds	r3, #1
    aac0:	72e3      	strb	r3, [r4, #11]
    extint_chan_set_config(BUTTON_0_EIC_LINE, &config_extint_chan);
    aac2:	0021      	movs	r1, r4
    aac4:	2007      	movs	r0, #7
    aac6:	4b03      	ldr	r3, [pc, #12]	; (aad4 <configure_extint_channel+0x2c>)
    aac8:	4798      	blx	r3
}
    aaca:	bd10      	pop	{r4, pc}
    aacc:	200012a0 	.word	0x200012a0
    aad0:	000042ad 	.word	0x000042ad
    aad4:	000042c1 	.word	0x000042c1

0000aad8 <configure_extint_callbacks>:
{
    aad8:	b510      	push	{r4, lr}
    extint_register_callback(extint_detection_callback,
    aada:	2200      	movs	r2, #0
    aadc:	2107      	movs	r1, #7
    aade:	4804      	ldr	r0, [pc, #16]	; (aaf0 <configure_extint_callbacks+0x18>)
    aae0:	4b04      	ldr	r3, [pc, #16]	; (aaf4 <configure_extint_callbacks+0x1c>)
    aae2:	4798      	blx	r3
    extint_chan_enable_callback(BUTTON_0_EIC_LINE,
    aae4:	2100      	movs	r1, #0
    aae6:	2007      	movs	r0, #7
    aae8:	4b03      	ldr	r3, [pc, #12]	; (aaf8 <configure_extint_callbacks+0x20>)
    aaea:	4798      	blx	r3
}
    aaec:	bd10      	pop	{r4, pc}
    aaee:	46c0      	nop			; (mov r8, r8)
    aaf0:	0000a359 	.word	0x0000a359
    aaf4:	00004169 	.word	0x00004169
    aaf8:	00004195 	.word	0x00004195

0000aafc <configure_nvm>:

/**
* NVM CONFIGURATION
*/
void configure_nvm(void)
{
    aafc:	b510      	push	{r4, lr}
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    aafe:	4807      	ldr	r0, [pc, #28]	; (ab1c <configure_nvm+0x20>)
    ab00:	2200      	movs	r2, #0
    ab02:	7002      	strb	r2, [r0, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    ab04:	4b06      	ldr	r3, [pc, #24]	; (ab20 <configure_nvm+0x24>)
    ab06:	685b      	ldr	r3, [r3, #4]
    ab08:	06db      	lsls	r3, r3, #27
    ab0a:	0f1b      	lsrs	r3, r3, #28
    ab0c:	7083      	strb	r3, [r0, #2]
	config->disable_cache     = false;
    ab0e:	70c2      	strb	r2, [r0, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    ab10:	7102      	strb	r2, [r0, #4]
	nvm_get_config_defaults(&nvm_cfg);	
	nvm_cfg.manual_page_write = false;
    ab12:	7042      	strb	r2, [r0, #1]
	nvm_set_config(&nvm_cfg);
    ab14:	4b03      	ldr	r3, [pc, #12]	; (ab24 <configure_nvm+0x28>)
    ab16:	4798      	blx	r3
}
    ab18:	bd10      	pop	{r4, pc}
    ab1a:	46c0      	nop			; (mov r8, r8)
    ab1c:	20001114 	.word	0x20001114
    ab20:	41004000 	.word	0x41004000
    ab24:	00004339 	.word	0x00004339

0000ab28 <check_boot_mode>:

/* 
* CHECK BOOT MODE 
*/ 
int check_boot_mode()
{
    ab28:	b510      	push	{r4, lr}
	
	printf("boot mode: checking if bootloader or app code is to run ....\n\r");
    ab2a:	4819      	ldr	r0, [pc, #100]	; (ab90 <check_boot_mode+0x68>)
    ab2c:	4b19      	ldr	r3, [pc, #100]	; (ab94 <check_boot_mode+0x6c>)
    ab2e:	4798      	blx	r3
	
	ver_check_address = VERSION_ADDRESS;
	ver_check_address_ptr = (uint8_t *)ver_check_address;
	

	if (isPressed == true)						// Button is pressed, run bootloader
    ab30:	4b19      	ldr	r3, [pc, #100]	; (ab98 <check_boot_mode+0x70>)
    ab32:	781b      	ldrb	r3, [r3, #0]
    ab34:	2b00      	cmp	r3, #0
    ab36:	d110      	bne.n	ab5a <check_boot_mode+0x32>
		printf("boot mode: >> Bootloader Button pressed \n\r");	
		isPressed = false;
		return 0;
	}

	if (*otafu_check_address_ptr != 0xFF)		// OTAFU requested; run bootloader
    ab38:	23fb      	movs	r3, #251	; 0xfb
    ab3a:	021b      	lsls	r3, r3, #8
    ab3c:	781b      	ldrb	r3, [r3, #0]
    ab3e:	2bff      	cmp	r3, #255	; 0xff
    ab40:	d113      	bne.n	ab6a <check_boot_mode+0x42>
		printf("boot mode: >> OTAFU \n\r");
		otafu_flag = true;
		return 0;
	}

	if (*app_check_address_ptr == 0xFFFFFFFF) 	// No application; run bootloader
    ab42:	23fc      	movs	r3, #252	; 0xfc
    ab44:	021b      	lsls	r3, r3, #8
    ab46:	681b      	ldr	r3, [r3, #0]
    ab48:	3301      	adds	r3, #1
    ab4a:	d016      	beq.n	ab7a <check_boot_mode+0x52>
	{
		printf("boot mode: >> NO APP AVAILABLE \n\r");
		return 0;
	}

	if (*ver_check_address_ptr == 0xFF)			// Even if application is present, version flag is empty
    ab4c:	23fa      	movs	r3, #250	; 0xfa
    ab4e:	021b      	lsls	r3, r3, #8
    ab50:	781b      	ldrb	r3, [r3, #0]
	{
		printf("boot mode: >> NO VERSION FLAG \n\r");
		return 0;
	}
	return 1;
    ab52:	2001      	movs	r0, #1
	if (*ver_check_address_ptr == 0xFF)			// Even if application is present, version flag is empty
    ab54:	2bff      	cmp	r3, #255	; 0xff
    ab56:	d015      	beq.n	ab84 <check_boot_mode+0x5c>
}
    ab58:	bd10      	pop	{r4, pc}
		printf("boot mode: >> Bootloader Button pressed \n\r");	
    ab5a:	4810      	ldr	r0, [pc, #64]	; (ab9c <check_boot_mode+0x74>)
    ab5c:	4b0d      	ldr	r3, [pc, #52]	; (ab94 <check_boot_mode+0x6c>)
    ab5e:	4798      	blx	r3
		isPressed = false;
    ab60:	2200      	movs	r2, #0
    ab62:	4b0d      	ldr	r3, [pc, #52]	; (ab98 <check_boot_mode+0x70>)
    ab64:	701a      	strb	r2, [r3, #0]
		return 0;
    ab66:	2000      	movs	r0, #0
    ab68:	e7f6      	b.n	ab58 <check_boot_mode+0x30>
		printf("boot mode: >> OTAFU \n\r");
    ab6a:	480d      	ldr	r0, [pc, #52]	; (aba0 <check_boot_mode+0x78>)
    ab6c:	4b09      	ldr	r3, [pc, #36]	; (ab94 <check_boot_mode+0x6c>)
    ab6e:	4798      	blx	r3
		otafu_flag = true;
    ab70:	2201      	movs	r2, #1
    ab72:	4b0c      	ldr	r3, [pc, #48]	; (aba4 <check_boot_mode+0x7c>)
    ab74:	701a      	strb	r2, [r3, #0]
		return 0;
    ab76:	2000      	movs	r0, #0
    ab78:	e7ee      	b.n	ab58 <check_boot_mode+0x30>
		printf("boot mode: >> NO APP AVAILABLE \n\r");
    ab7a:	480b      	ldr	r0, [pc, #44]	; (aba8 <check_boot_mode+0x80>)
    ab7c:	4b05      	ldr	r3, [pc, #20]	; (ab94 <check_boot_mode+0x6c>)
    ab7e:	4798      	blx	r3
		return 0;
    ab80:	2000      	movs	r0, #0
    ab82:	e7e9      	b.n	ab58 <check_boot_mode+0x30>
		printf("boot mode: >> NO VERSION FLAG \n\r");
    ab84:	4809      	ldr	r0, [pc, #36]	; (abac <check_boot_mode+0x84>)
    ab86:	4b03      	ldr	r3, [pc, #12]	; (ab94 <check_boot_mode+0x6c>)
    ab88:	4798      	blx	r3
		return 0;
    ab8a:	2000      	movs	r0, #0
    ab8c:	e7e4      	b.n	ab58 <check_boot_mode+0x30>
    ab8e:	46c0      	nop			; (mov r8, r8)
    ab90:	0000e60c 	.word	0x0000e60c
    ab94:	0000b88d 	.word	0x0000b88d
    ab98:	20000a90 	.word	0x20000a90
    ab9c:	0000e64c 	.word	0x0000e64c
    aba0:	0000e678 	.word	0x0000e678
    aba4:	20000ecc 	.word	0x20000ecc
    aba8:	0000e690 	.word	0x0000e690
    abac:	0000e6b4 	.word	0x0000e6b4

0000abb0 <disable_peripherals>:

/* 
* DEINITIALIZE HARDWARE & PERIPHERALS
*/
void disable_peripherals()
{
    abb0:	b510      	push	{r4, lr}
	printf("disable peripherals: Deinitializing peripherals ..... \n\r");
    abb2:	4807      	ldr	r0, [pc, #28]	; (abd0 <disable_peripherals+0x20>)
    abb4:	4b07      	ldr	r3, [pc, #28]	; (abd4 <disable_peripherals+0x24>)
    abb6:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    abb8:	b672      	cpsid	i
    abba:	f3bf 8f5f 	dmb	sy

	cpu_irq_disable();
    abbe:	2200      	movs	r2, #0
    abc0:	4b05      	ldr	r3, [pc, #20]	; (abd8 <disable_peripherals+0x28>)
    abc2:	701a      	strb	r2, [r3, #0]
	//http_client_deinit(&http_client_module_inst);
	//mqtt_deinit(&mqtt_inst);
	//nm_bsp_deinit();
	sd_deinit();
    abc4:	4b05      	ldr	r3, [pc, #20]	; (abdc <disable_peripherals+0x2c>)
    abc6:	4798      	blx	r3
	//extint_disable_events(&config_extint_chan);
	disable_console();
    abc8:	4b05      	ldr	r3, [pc, #20]	; (abe0 <disable_peripherals+0x30>)
    abca:	4798      	blx	r3
}
    abcc:	bd10      	pop	{r4, pc}
    abce:	46c0      	nop			; (mov r8, r8)
    abd0:	0000e6d8 	.word	0x0000e6d8
    abd4:	0000b88d 	.word	0x0000b88d
    abd8:	2000000e 	.word	0x2000000e
    abdc:	00000cbd 	.word	0x00000cbd
    abe0:	0000aa71 	.word	0x0000aa71

0000abe4 <jump_to_app>:

/* 
* JUMP TO APPLICATION CODE 
*/ 
static void jump_to_app(void)
{
    abe4:	b580      	push	{r7, lr}
    abe6:	af00      	add	r7, sp, #0
	disable_peripherals();
    abe8:	4b08      	ldr	r3, [pc, #32]	; (ac0c <jump_to_app+0x28>)
    abea:	4798      	blx	r3
	
	printf("jump_to_app: Jumping to Application ..... \n\r");
    abec:	4808      	ldr	r0, [pc, #32]	; (ac10 <jump_to_app+0x2c>)
    abee:	4b09      	ldr	r3, [pc, #36]	; (ac14 <jump_to_app+0x30>)
    abf0:	4798      	blx	r3
	
	
	/// Function pointer to application section
	void (*applicationCodeEntry)(void);
	/// Rebase stack pointer
	__set_MSP(*(uint32_t *) APP_START_ADDRESS);
    abf2:	23fc      	movs	r3, #252	; 0xfc
    abf4:	021b      	lsls	r3, r3, #8
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
    abf6:	681a      	ldr	r2, [r3, #0]
    abf8:	f382 8808 	msr	MSP, r2
	/// Rebase vector table
	SCB->VTOR = ((uint32_t) APP_START_ADDRESS & SCB_VTOR_TBLOFF_Msk);
    abfc:	4a06      	ldr	r2, [pc, #24]	; (ac18 <jump_to_app+0x34>)
    abfe:	6093      	str	r3, [r2, #8]
	/// Set pointer to application section
	applicationCodeEntry =
	(void (*)(void))(unsigned *)(*(unsigned *)(APP_START_RESET_VEC_ADDRESS));
    ac00:	4b06      	ldr	r3, [pc, #24]	; (ac1c <jump_to_app+0x38>)

	/// Jump to application
	applicationCodeEntry();
    ac02:	681b      	ldr	r3, [r3, #0]
    ac04:	4798      	blx	r3
}
    ac06:	46bd      	mov	sp, r7
    ac08:	bd80      	pop	{r7, pc}
    ac0a:	46c0      	nop			; (mov r8, r8)
    ac0c:	0000abb1 	.word	0x0000abb1
    ac10:	0000e7e4 	.word	0x0000e7e4
    ac14:	0000b88d 	.word	0x0000b88d
    ac18:	e000ed00 	.word	0xe000ed00
    ac1c:	0000fc04 	.word	0x0000fc04

0000ac20 <sd_card_to_nvm_copy>:

/* 
* ALL SD CARD OPERATIONS 
*/ 
int sd_card_to_nvm_copy()
{	
    ac20:	b5f0      	push	{r4, r5, r6, r7, lr}
    ac22:	46de      	mov	lr, fp
    ac24:	4657      	mov	r7, sl
    ac26:	464e      	mov	r6, r9
    ac28:	4645      	mov	r5, r8
    ac2a:	b5e0      	push	{r5, r6, r7, lr}
    ac2c:	b0b7      	sub	sp, #220	; 0xdc
	printf("sd_card_to_nvm_copy: Reading card ..... \n\r");
    ac2e:	48a0      	ldr	r0, [pc, #640]	; (aeb0 <sd_card_to_nvm_copy+0x290>)
    ac30:	4ba0      	ldr	r3, [pc, #640]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ac32:	4798      	blx	r3
	
	/************* Check for Firmware version on SD Card ***************/
	
	ver_file_name[0] = LUN_ID_SD_MMC_0_MEM + '0';
    ac34:	49a0      	ldr	r1, [pc, #640]	; (aeb8 <sd_card_to_nvm_copy+0x298>)
    ac36:	2330      	movs	r3, #48	; 0x30
    ac38:	700b      	strb	r3, [r1, #0]
	res1 = f_open(&file_object,(char const *)ver_file_name,FA_READ);
    ac3a:	4ca0      	ldr	r4, [pc, #640]	; (aebc <sd_card_to_nvm_copy+0x29c>)
    ac3c:	2201      	movs	r2, #1
    ac3e:	0020      	movs	r0, r4
    ac40:	4b9f      	ldr	r3, [pc, #636]	; (aec0 <sd_card_to_nvm_copy+0x2a0>)
    ac42:	4798      	blx	r3
    ac44:	4b9f      	ldr	r3, [pc, #636]	; (aec4 <sd_card_to_nvm_copy+0x2a4>)
    ac46:	7018      	strb	r0, [r3, #0]
	f_gets(sd_version_num,&file_object.fsize,&file_object);
    ac48:	0021      	movs	r1, r4
    ac4a:	310c      	adds	r1, #12
    ac4c:	4d9e      	ldr	r5, [pc, #632]	; (aec8 <sd_card_to_nvm_copy+0x2a8>)
    ac4e:	0022      	movs	r2, r4
    ac50:	0028      	movs	r0, r5
    ac52:	4b9e      	ldr	r3, [pc, #632]	; (aecc <sd_card_to_nvm_copy+0x2ac>)
    ac54:	4798      	blx	r3
	f_close(&file_object);	
    ac56:	0020      	movs	r0, r4
    ac58:	4b9d      	ldr	r3, [pc, #628]	; (aed0 <sd_card_to_nvm_copy+0x2b0>)
    ac5a:	4798      	blx	r3
	
	uint8_t sd_version_num1 = atoi(sd_version_num);		
    ac5c:	0028      	movs	r0, r5
    ac5e:	4b9d      	ldr	r3, [pc, #628]	; (aed4 <sd_card_to_nvm_copy+0x2b4>)
    ac60:	4798      	blx	r3
    ac62:	23d7      	movs	r3, #215	; 0xd7
    ac64:	446b      	add	r3, sp
    ac66:	7018      	strb	r0, [r3, #0]
	
	do
	{
		error_code = nvm_read_buffer(VERSION_ADDRESS,&nvm_version_num,1);			
    ac68:	4e9b      	ldr	r6, [pc, #620]	; (aed8 <sd_card_to_nvm_copy+0x2b8>)
    ac6a:	4d9c      	ldr	r5, [pc, #624]	; (aedc <sd_card_to_nvm_copy+0x2bc>)
    ac6c:	4c9c      	ldr	r4, [pc, #624]	; (aee0 <sd_card_to_nvm_copy+0x2c0>)
    ac6e:	2201      	movs	r2, #1
    ac70:	0031      	movs	r1, r6
    ac72:	20fa      	movs	r0, #250	; 0xfa
    ac74:	0200      	lsls	r0, r0, #8
    ac76:	47a8      	blx	r5
    ac78:	7020      	strb	r0, [r4, #0]
	} while (error_code == STATUS_BUSY);
    ac7a:	2805      	cmp	r0, #5
    ac7c:	d0f7      	beq.n	ac6e <sd_card_to_nvm_copy+0x4e>
		
	char str11[50];
	char str21[50];
	sprintf(str11, "SD_VER = %u\n\r", (uint8_t)sd_version_num1);
    ac7e:	23d7      	movs	r3, #215	; 0xd7
    ac80:	446b      	add	r3, sp
    ac82:	781a      	ldrb	r2, [r3, #0]
    ac84:	4997      	ldr	r1, [pc, #604]	; (aee4 <sd_card_to_nvm_copy+0x2c4>)
    ac86:	a829      	add	r0, sp, #164	; 0xa4
    ac88:	4f97      	ldr	r7, [pc, #604]	; (aee8 <sd_card_to_nvm_copy+0x2c8>)
    ac8a:	47b8      	blx	r7
	printf("%s",str11);
    ac8c:	4e97      	ldr	r6, [pc, #604]	; (aeec <sd_card_to_nvm_copy+0x2cc>)
    ac8e:	a929      	add	r1, sp, #164	; 0xa4
    ac90:	0030      	movs	r0, r6
    ac92:	4d88      	ldr	r5, [pc, #544]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ac94:	47a8      	blx	r5
	sprintf(str21, "NVM_VER = %u\n\r", (uint8_t)nvm_version_num);
    ac96:	4c90      	ldr	r4, [pc, #576]	; (aed8 <sd_card_to_nvm_copy+0x2b8>)
    ac98:	7822      	ldrb	r2, [r4, #0]
    ac9a:	4995      	ldr	r1, [pc, #596]	; (aef0 <sd_card_to_nvm_copy+0x2d0>)
    ac9c:	a81c      	add	r0, sp, #112	; 0x70
    ac9e:	47b8      	blx	r7
	printf("%s",str21);
    aca0:	a91c      	add	r1, sp, #112	; 0x70
    aca2:	0030      	movs	r0, r6
    aca4:	47a8      	blx	r5
	
	//if((((uint8_t) nvm_version_num != 255) && ((uint8_t)sd_version_num[0] > (uint8_t)nvm_version_num)) || ((uint8_t) nvm_version_num == 255))   ///<changed here
	if ((nvm_version_num == 255) || (nvm_version_num < sd_version_num1))
    aca6:	7823      	ldrb	r3, [r4, #0]
    aca8:	2bff      	cmp	r3, #255	; 0xff
    acaa:	d004      	beq.n	acb6 <sd_card_to_nvm_copy+0x96>
    acac:	22d7      	movs	r2, #215	; 0xd7
    acae:	446a      	add	r2, sp
    acb0:	7812      	ldrb	r2, [r2, #0]
    acb2:	429a      	cmp	r2, r3
    acb4:	d94e      	bls.n	ad54 <sd_card_to_nvm_copy+0x134>
	{
		printf("sd_card_to_nvm_copy: Version Different, Writing new code ..... \n\r");
    acb6:	488f      	ldr	r0, [pc, #572]	; (aef4 <sd_card_to_nvm_copy+0x2d4>)
    acb8:	4b7e      	ldr	r3, [pc, #504]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    acba:	4798      	blx	r3
	
	
	///////////////////////////////////////////////////////////////////
		
	/**************** Open Firmware File ******************/
	test_file_name[0] = LUN_ID_SD_MMC_0_MEM + '0';
    acbc:	498e      	ldr	r1, [pc, #568]	; (aef8 <sd_card_to_nvm_copy+0x2d8>)
    acbe:	2330      	movs	r3, #48	; 0x30
    acc0:	700b      	strb	r3, [r1, #0]
	res1 = f_open(&file_object,(char const*)test_file_name,FA_READ);
    acc2:	2201      	movs	r2, #1
    acc4:	487d      	ldr	r0, [pc, #500]	; (aebc <sd_card_to_nvm_copy+0x29c>)
    acc6:	4b7e      	ldr	r3, [pc, #504]	; (aec0 <sd_card_to_nvm_copy+0x2a0>)
    acc8:	4798      	blx	r3
    acca:	4b7e      	ldr	r3, [pc, #504]	; (aec4 <sd_card_to_nvm_copy+0x2a4>)
    accc:	7018      	strb	r0, [r3, #0]
	if (res1 != FR_OK)
    acce:	2800      	cmp	r0, #0
    acd0:	d146      	bne.n	ad60 <sd_card_to_nvm_copy+0x140>
		{
			printf("sd operation: >> Opening a file failed\n\r");
			return 1;
		}
	printf("sd operation: >> File open success\n\r");
    acd2:	488a      	ldr	r0, [pc, #552]	; (aefc <sd_card_to_nvm_copy+0x2dc>)
    acd4:	4c77      	ldr	r4, [pc, #476]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    acd6:	47a0      	blx	r4
	
	
	/**************** Read one Page at a time, Erase NVM and write to NVM ******************/
	
	printf("sd operation: initiating firmware write to nvm ....... \n\r");
    acd8:	4889      	ldr	r0, [pc, #548]	; (af00 <sd_card_to_nvm_copy+0x2e0>)
    acda:	47a0      	blx	r4

	uint32_t bytes_read = 0;
    acdc:	2300      	movs	r3, #0
    acde:	931b      	str	r3, [sp, #108]	; 0x6c
	uint32_t num_pages=0;
	uint32_t off_set=0;
	uint32_t fw_size= f_size(&file_object);
    ace0:	4b76      	ldr	r3, [pc, #472]	; (aebc <sd_card_to_nvm_copy+0x29c>)
    ace2:	68db      	ldr	r3, [r3, #12]
	uint32_t rem = fw_size%NVMCTRL_PAGE_SIZE;
    ace4:	223f      	movs	r2, #63	; 0x3f
    ace6:	401a      	ands	r2, r3
    ace8:	4693      	mov	fp, r2
		num_pages = (fw_size/NVMCTRL_PAGE_SIZE)+1;
		off_set = fw_size - ((num_pages-1) * NVMCTRL_PAGE_SIZE);
	}
	else
	{
		num_pages = (fw_size/NVMCTRL_PAGE_SIZE);
    acea:	099a      	lsrs	r2, r3, #6
    acec:	4690      	mov	r8, r2
	if(rem!=0)
    acee:	465a      	mov	r2, fp
    acf0:	2a00      	cmp	r2, #0
    acf2:	d005      	beq.n	ad00 <sd_card_to_nvm_copy+0xe0>
		num_pages = (fw_size/NVMCTRL_PAGE_SIZE)+1;
    acf4:	4642      	mov	r2, r8
    acf6:	1c51      	adds	r1, r2, #1
    acf8:	4688      	mov	r8, r1
		off_set = fw_size - ((num_pages-1) * NVMCTRL_PAGE_SIZE);
    acfa:	0192      	lsls	r2, r2, #6
    acfc:	1a9a      	subs	r2, r3, r2
    acfe:	4693      	mov	fp, r2
		off_set = 0;
	}
		
	if (fw_size != 0)
    ad00:	2b00      	cmp	r3, #0
    ad02:	d138      	bne.n	ad76 <sd_card_to_nvm_copy+0x156>
				{
					crc32_recalculate(page_buffer1,NVMCTRL_PAGE_SIZE,&crc_mem1);
				}			
		}
	}
	f_close(&file_object);
    ad04:	486d      	ldr	r0, [pc, #436]	; (aebc <sd_card_to_nvm_copy+0x29c>)
    ad06:	4b72      	ldr	r3, [pc, #456]	; (aed0 <sd_card_to_nvm_copy+0x2b0>)
    ad08:	4798      	blx	r3
		
	
	/** -------------- CRC Verification ----------------------------- */
	printf("sd operation: verfying crc of sd card firmware and nvm firmware ....... \n\r");
    ad0a:	487e      	ldr	r0, [pc, #504]	; (af04 <sd_card_to_nvm_copy+0x2e4>)
    ad0c:	4c69      	ldr	r4, [pc, #420]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ad0e:	47a0      	blx	r4

	char str1[50];
	char str2[50];
	sprintf(str1, "CRC_MEM = %u\n\r", (uint32_t*)crc_mem);
    ad10:	4e7d      	ldr	r6, [pc, #500]	; (af08 <sd_card_to_nvm_copy+0x2e8>)
    ad12:	6832      	ldr	r2, [r6, #0]
    ad14:	497d      	ldr	r1, [pc, #500]	; (af0c <sd_card_to_nvm_copy+0x2ec>)
    ad16:	a80e      	add	r0, sp, #56	; 0x38
    ad18:	4f73      	ldr	r7, [pc, #460]	; (aee8 <sd_card_to_nvm_copy+0x2c8>)
    ad1a:	47b8      	blx	r7
	printf("%s",str1);
    ad1c:	a90e      	add	r1, sp, #56	; 0x38
    ad1e:	4873      	ldr	r0, [pc, #460]	; (aeec <sd_card_to_nvm_copy+0x2cc>)
    ad20:	47a0      	blx	r4
	sprintf(str2, "CRC_NVM = %u\n\r", (uint32_t*)crc_mem1);
    ad22:	4d7b      	ldr	r5, [pc, #492]	; (af10 <sd_card_to_nvm_copy+0x2f0>)
    ad24:	682a      	ldr	r2, [r5, #0]
    ad26:	497b      	ldr	r1, [pc, #492]	; (af14 <sd_card_to_nvm_copy+0x2f4>)
    ad28:	a801      	add	r0, sp, #4
    ad2a:	47b8      	blx	r7
	printf("%s",str2);
    ad2c:	a901      	add	r1, sp, #4
    ad2e:	486f      	ldr	r0, [pc, #444]	; (aeec <sd_card_to_nvm_copy+0x2cc>)
    ad30:	47a0      	blx	r4

	delay_s(1);
    ad32:	20fa      	movs	r0, #250	; 0xfa
    ad34:	0080      	lsls	r0, r0, #2
    ad36:	4b78      	ldr	r3, [pc, #480]	; (af18 <sd_card_to_nvm_copy+0x2f8>)
    ad38:	4798      	blx	r3
	
	uint32_t *ptr = (uint32_t*) VERSION_ADDRESS;	
	*ptr = 55;
    ad3a:	2237      	movs	r2, #55	; 0x37
    ad3c:	23fa      	movs	r3, #250	; 0xfa
    ad3e:	021b      	lsls	r3, r3, #8
    ad40:	601a      	str	r2, [r3, #0]
	
	uint32_t wir = *((uint32_t*) VERSION_ADDRESS);
	
	if(crc_mem == crc_mem1)
    ad42:	6832      	ldr	r2, [r6, #0]
    ad44:	682b      	ldr	r3, [r5, #0]
    ad46:	429a      	cmp	r2, r3
    ad48:	d100      	bne.n	ad4c <sd_card_to_nvm_copy+0x12c>
    ad4a:	e090      	b.n	ae6e <sd_card_to_nvm_copy+0x24e>

		jump_to_app();
	}
	else
	{
		printf("sd operation: >> NEW FIRMWARE WRITE FAILED\n\r");
    ad4c:	4873      	ldr	r0, [pc, #460]	; (af1c <sd_card_to_nvm_copy+0x2fc>)
    ad4e:	4b59      	ldr	r3, [pc, #356]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ad50:	4798      	blx	r3
		return 1;
    ad52:	e008      	b.n	ad66 <sd_card_to_nvm_copy+0x146>
		printf("sd_card_to_nvm_copy: >> Version Same \n\r");
    ad54:	4872      	ldr	r0, [pc, #456]	; (af20 <sd_card_to_nvm_copy+0x300>)
    ad56:	4b57      	ldr	r3, [pc, #348]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ad58:	4798      	blx	r3
		jump_to_app();
    ad5a:	4b72      	ldr	r3, [pc, #456]	; (af24 <sd_card_to_nvm_copy+0x304>)
    ad5c:	4798      	blx	r3
    ad5e:	e7ad      	b.n	acbc <sd_card_to_nvm_copy+0x9c>
			printf("sd operation: >> Opening a file failed\n\r");
    ad60:	4871      	ldr	r0, [pc, #452]	; (af28 <sd_card_to_nvm_copy+0x308>)
    ad62:	4b54      	ldr	r3, [pc, #336]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ad64:	4798      	blx	r3
    ad66:	2001      	movs	r0, #1
	}
}
    ad68:	b037      	add	sp, #220	; 0xdc
    ad6a:	bc3c      	pop	{r2, r3, r4, r5}
    ad6c:	4690      	mov	r8, r2
    ad6e:	4699      	mov	r9, r3
    ad70:	46a2      	mov	sl, r4
    ad72:	46ab      	mov	fp, r5
    ad74:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uint16_t rows_clear = fw_size / NVMCTRL_ROW_SIZE;
    ad76:	0a1b      	lsrs	r3, r3, #8
    ad78:	b29b      	uxth	r3, r3
    ad7a:	4699      	mov	r9, r3
		printf("sd operation: erasing nvm location ....... \n\r");
    ad7c:	486b      	ldr	r0, [pc, #428]	; (af2c <sd_card_to_nvm_copy+0x30c>)
    ad7e:	4b4d      	ldr	r3, [pc, #308]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ad80:	4798      	blx	r3
		for (i = 0; i <= rows_clear; i++)
    ad82:	2700      	movs	r7, #0
					error_code = nvm_erase_row((APP_START_ADDRESS) + (NVMCTRL_ROW_SIZE * i));	
    ad84:	4e6a      	ldr	r6, [pc, #424]	; (af30 <sd_card_to_nvm_copy+0x310>)
    ad86:	4d56      	ldr	r5, [pc, #344]	; (aee0 <sd_card_to_nvm_copy+0x2c0>)
    ad88:	023c      	lsls	r4, r7, #8
    ad8a:	23fc      	movs	r3, #252	; 0xfc
    ad8c:	021b      	lsls	r3, r3, #8
    ad8e:	469c      	mov	ip, r3
    ad90:	4464      	add	r4, ip
    ad92:	0020      	movs	r0, r4
    ad94:	47b0      	blx	r6
    ad96:	7028      	strb	r0, [r5, #0]
			} while (error_code == STATUS_BUSY);
    ad98:	2805      	cmp	r0, #5
    ad9a:	d0fa      	beq.n	ad92 <sd_card_to_nvm_copy+0x172>
		for (i = 0; i <= rows_clear; i++)
    ad9c:	3701      	adds	r7, #1
    ad9e:	b2bf      	uxth	r7, r7
    ada0:	45b9      	cmp	r9, r7
    ada2:	d2f1      	bcs.n	ad88 <sd_card_to_nvm_copy+0x168>
		printf("sd operation: writing firmware to nvm ....... \n\r");
    ada4:	4863      	ldr	r0, [pc, #396]	; (af34 <sd_card_to_nvm_copy+0x314>)
    ada6:	4b43      	ldr	r3, [pc, #268]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ada8:	4798      	blx	r3
		for(uint16_t j=0;j<num_pages;j++)
    adaa:	4643      	mov	r3, r8
    adac:	2b00      	cmp	r3, #0
    adae:	d07b      	beq.n	aea8 <sd_card_to_nvm_copy+0x288>
    adb0:	2400      	movs	r4, #0
    adb2:	2500      	movs	r5, #0
				f_read(&file_object,page_buffer,NVMCTRL_PAGE_SIZE,&bytes_read);
    adb4:	4b60      	ldr	r3, [pc, #384]	; (af38 <sd_card_to_nvm_copy+0x318>)
    adb6:	469a      	mov	sl, r3
    adb8:	e01a      	b.n	adf0 <sd_card_to_nvm_copy+0x1d0>
					crc32_recalculate(page_buffer,NVMCTRL_PAGE_SIZE,&crc_mem);
    adba:	4a53      	ldr	r2, [pc, #332]	; (af08 <sd_card_to_nvm_copy+0x2e8>)
    adbc:	2140      	movs	r1, #64	; 0x40
    adbe:	485f      	ldr	r0, [pc, #380]	; (af3c <sd_card_to_nvm_copy+0x31c>)
    adc0:	4b5f      	ldr	r3, [pc, #380]	; (af40 <sd_card_to_nvm_copy+0x320>)
    adc2:	4798      	blx	r3
					error_code = nvm_write_buffer(APP_START_ADDRESS+(j*NVMCTRL_PAGE_SIZE),page_buffer,bytes_read);
    adc4:	01ac      	lsls	r4, r5, #6
    adc6:	23fc      	movs	r3, #252	; 0xfc
    adc8:	021b      	lsls	r3, r3, #8
    adca:	469c      	mov	ip, r3
    adcc:	4464      	add	r4, ip
    adce:	4f5d      	ldr	r7, [pc, #372]	; (af44 <sd_card_to_nvm_copy+0x324>)
    add0:	4e43      	ldr	r6, [pc, #268]	; (aee0 <sd_card_to_nvm_copy+0x2c0>)
    add2:	466b      	mov	r3, sp
    add4:	226c      	movs	r2, #108	; 0x6c
    add6:	189b      	adds	r3, r3, r2
    add8:	881a      	ldrh	r2, [r3, #0]
    adda:	4958      	ldr	r1, [pc, #352]	; (af3c <sd_card_to_nvm_copy+0x31c>)
    addc:	0020      	movs	r0, r4
    adde:	47b8      	blx	r7
    ade0:	7030      	strb	r0, [r6, #0]
				} while (error_code == STATUS_BUSY);
    ade2:	2805      	cmp	r0, #5
    ade4:	d0f5      	beq.n	add2 <sd_card_to_nvm_copy+0x1b2>
		for(uint16_t j=0;j<num_pages;j++)
    ade6:	3501      	adds	r5, #1
    ade8:	b2ad      	uxth	r5, r5
    adea:	002c      	movs	r4, r5
    adec:	45a8      	cmp	r8, r5
    adee:	d913      	bls.n	ae18 <sd_card_to_nvm_copy+0x1f8>
				f_read(&file_object,page_buffer,NVMCTRL_PAGE_SIZE,&bytes_read);
    adf0:	ab1b      	add	r3, sp, #108	; 0x6c
    adf2:	2240      	movs	r2, #64	; 0x40
    adf4:	4951      	ldr	r1, [pc, #324]	; (af3c <sd_card_to_nvm_copy+0x31c>)
    adf6:	4831      	ldr	r0, [pc, #196]	; (aebc <sd_card_to_nvm_copy+0x29c>)
    adf8:	47d0      	blx	sl
				if((j==(num_pages-1)) && off_set!=0)
    adfa:	2301      	movs	r3, #1
    adfc:	425b      	negs	r3, r3
    adfe:	4443      	add	r3, r8
    ae00:	4699      	mov	r9, r3
    ae02:	42a3      	cmp	r3, r4
    ae04:	d1d9      	bne.n	adba <sd_card_to_nvm_copy+0x19a>
    ae06:	465b      	mov	r3, fp
    ae08:	2b00      	cmp	r3, #0
    ae0a:	d0d6      	beq.n	adba <sd_card_to_nvm_copy+0x19a>
					crc32_recalculate(page_buffer,off_set,&crc_mem);
    ae0c:	4a3e      	ldr	r2, [pc, #248]	; (af08 <sd_card_to_nvm_copy+0x2e8>)
    ae0e:	4659      	mov	r1, fp
    ae10:	484a      	ldr	r0, [pc, #296]	; (af3c <sd_card_to_nvm_copy+0x31c>)
    ae12:	4b4b      	ldr	r3, [pc, #300]	; (af40 <sd_card_to_nvm_copy+0x320>)
    ae14:	4798      	blx	r3
    ae16:	e7d5      	b.n	adc4 <sd_card_to_nvm_copy+0x1a4>
		printf("sd operation: calculating nvm firmware crc ....... \n\r");
    ae18:	484b      	ldr	r0, [pc, #300]	; (af48 <sd_card_to_nvm_copy+0x328>)
    ae1a:	4b26      	ldr	r3, [pc, #152]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ae1c:	4798      	blx	r3
    ae1e:	2300      	movs	r3, #0
    ae20:	469a      	mov	sl, r3
    ae22:	2700      	movs	r7, #0
					error_code = nvm_read_buffer(APP_START_ADDRESS+(k*NVMCTRL_PAGE_SIZE),page_buffer1,NVMCTRL_PAGE_SIZE);	
    ae24:	4e2d      	ldr	r6, [pc, #180]	; (aedc <sd_card_to_nvm_copy+0x2bc>)
    ae26:	4d2e      	ldr	r5, [pc, #184]	; (aee0 <sd_card_to_nvm_copy+0x2c0>)
    ae28:	e00a      	b.n	ae40 <sd_card_to_nvm_copy+0x220>
					crc32_recalculate(page_buffer1,NVMCTRL_PAGE_SIZE,&crc_mem1);
    ae2a:	4a39      	ldr	r2, [pc, #228]	; (af10 <sd_card_to_nvm_copy+0x2f0>)
    ae2c:	2140      	movs	r1, #64	; 0x40
    ae2e:	4847      	ldr	r0, [pc, #284]	; (af4c <sd_card_to_nvm_copy+0x32c>)
    ae30:	4b43      	ldr	r3, [pc, #268]	; (af40 <sd_card_to_nvm_copy+0x320>)
    ae32:	4798      	blx	r3
		for(uint16_t k=0;k<num_pages;k++)
    ae34:	3701      	adds	r7, #1
    ae36:	b2bf      	uxth	r7, r7
    ae38:	46ba      	mov	sl, r7
    ae3a:	45b8      	cmp	r8, r7
    ae3c:	d800      	bhi.n	ae40 <sd_card_to_nvm_copy+0x220>
    ae3e:	e761      	b.n	ad04 <sd_card_to_nvm_copy+0xe4>
					error_code = nvm_read_buffer(APP_START_ADDRESS+(k*NVMCTRL_PAGE_SIZE),page_buffer1,NVMCTRL_PAGE_SIZE);	
    ae40:	01bc      	lsls	r4, r7, #6
    ae42:	23fc      	movs	r3, #252	; 0xfc
    ae44:	021b      	lsls	r3, r3, #8
    ae46:	469c      	mov	ip, r3
    ae48:	4464      	add	r4, ip
    ae4a:	2240      	movs	r2, #64	; 0x40
    ae4c:	493f      	ldr	r1, [pc, #252]	; (af4c <sd_card_to_nvm_copy+0x32c>)
    ae4e:	0020      	movs	r0, r4
    ae50:	47b0      	blx	r6
    ae52:	7028      	strb	r0, [r5, #0]
				} while (error_code == STATUS_BUSY);
    ae54:	2805      	cmp	r0, #5
    ae56:	d0f8      	beq.n	ae4a <sd_card_to_nvm_copy+0x22a>
				if((k==(num_pages-1)) && off_set!=0)
    ae58:	45d1      	cmp	r9, sl
    ae5a:	d1e6      	bne.n	ae2a <sd_card_to_nvm_copy+0x20a>
    ae5c:	465b      	mov	r3, fp
    ae5e:	2b00      	cmp	r3, #0
    ae60:	d0e3      	beq.n	ae2a <sd_card_to_nvm_copy+0x20a>
					crc32_recalculate(page_buffer1,off_set,&crc_mem1);
    ae62:	4a2b      	ldr	r2, [pc, #172]	; (af10 <sd_card_to_nvm_copy+0x2f0>)
    ae64:	4659      	mov	r1, fp
    ae66:	4839      	ldr	r0, [pc, #228]	; (af4c <sd_card_to_nvm_copy+0x32c>)
    ae68:	4b35      	ldr	r3, [pc, #212]	; (af40 <sd_card_to_nvm_copy+0x320>)
    ae6a:	4798      	blx	r3
    ae6c:	e7e2      	b.n	ae34 <sd_card_to_nvm_copy+0x214>
			error_code = nvm_erase_row(VERSION_ADDRESS);
    ae6e:	26fa      	movs	r6, #250	; 0xfa
    ae70:	0236      	lsls	r6, r6, #8
    ae72:	4d2f      	ldr	r5, [pc, #188]	; (af30 <sd_card_to_nvm_copy+0x310>)
    ae74:	4c1a      	ldr	r4, [pc, #104]	; (aee0 <sd_card_to_nvm_copy+0x2c0>)
    ae76:	0030      	movs	r0, r6
    ae78:	47a8      	blx	r5
    ae7a:	7020      	strb	r0, [r4, #0]
		} while (error_code == STATUS_BUSY);		
    ae7c:	2805      	cmp	r0, #5
    ae7e:	d0fa      	beq.n	ae76 <sd_card_to_nvm_copy+0x256>
			error_code = nvm_write_buffer(VERSION_ADDRESS,&sd_version_num1,1);
    ae80:	4d30      	ldr	r5, [pc, #192]	; (af44 <sd_card_to_nvm_copy+0x324>)
    ae82:	4c17      	ldr	r4, [pc, #92]	; (aee0 <sd_card_to_nvm_copy+0x2c0>)
    ae84:	2201      	movs	r2, #1
    ae86:	23d7      	movs	r3, #215	; 0xd7
    ae88:	446b      	add	r3, sp
    ae8a:	0019      	movs	r1, r3
    ae8c:	20fa      	movs	r0, #250	; 0xfa
    ae8e:	0200      	lsls	r0, r0, #8
    ae90:	47a8      	blx	r5
    ae92:	7020      	strb	r0, [r4, #0]
		} while (error_code == STATUS_BUSY);
    ae94:	2805      	cmp	r0, #5
    ae96:	d0f5      	beq.n	ae84 <sd_card_to_nvm_copy+0x264>
		printf("sd operation: >> NEW FIRMWARE VERSION UPDATED \n\r");		
    ae98:	482d      	ldr	r0, [pc, #180]	; (af50 <sd_card_to_nvm_copy+0x330>)
    ae9a:	4c06      	ldr	r4, [pc, #24]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    ae9c:	47a0      	blx	r4
		printf("sd operation: >> NEW FIRMWARE WRITTEN SUCCESSFULLY \n\r");
    ae9e:	482d      	ldr	r0, [pc, #180]	; (af54 <sd_card_to_nvm_copy+0x334>)
    aea0:	47a0      	blx	r4
		jump_to_app();
    aea2:	4b20      	ldr	r3, [pc, #128]	; (af24 <sd_card_to_nvm_copy+0x304>)
    aea4:	4798      	blx	r3
}
    aea6:	e75f      	b.n	ad68 <sd_card_to_nvm_copy+0x148>
		printf("sd operation: calculating nvm firmware crc ....... \n\r");
    aea8:	4827      	ldr	r0, [pc, #156]	; (af48 <sd_card_to_nvm_copy+0x328>)
    aeaa:	4b02      	ldr	r3, [pc, #8]	; (aeb4 <sd_card_to_nvm_copy+0x294>)
    aeac:	4798      	blx	r3
    aeae:	e729      	b.n	ad04 <sd_card_to_nvm_copy+0xe4>
    aeb0:	0000ece0 	.word	0x0000ece0
    aeb4:	0000b88d 	.word	0x0000b88d
    aeb8:	2000011c 	.word	0x2000011c
    aebc:	20000a68 	.word	0x20000a68
    aec0:	00007efd 	.word	0x00007efd
    aec4:	200010dc 	.word	0x200010dc
    aec8:	2000111c 	.word	0x2000111c
    aecc:	00008515 	.word	0x00008515
    aed0:	000084fd 	.word	0x000084fd
    aed4:	0000b679 	.word	0x0000b679
    aed8:	20001098 	.word	0x20001098
    aedc:	00004509 	.word	0x00004509
    aee0:	200012ac 	.word	0x200012ac
    aee4:	0000ed0c 	.word	0x0000ed0c
    aee8:	0000bb4d 	.word	0x0000bb4d
    aeec:	0000ed1c 	.word	0x0000ed1c
    aef0:	0000ed20 	.word	0x0000ed20
    aef4:	0000ed30 	.word	0x0000ed30
    aef8:	2000010c 	.word	0x2000010c
    aefc:	0000edc8 	.word	0x0000edc8
    af00:	0000edf0 	.word	0x0000edf0
    af04:	0000eec8 	.word	0x0000eec8
    af08:	200012b4 	.word	0x200012b4
    af0c:	0000ef14 	.word	0x0000ef14
    af10:	200012b0 	.word	0x200012b0
    af14:	0000ef24 	.word	0x0000ef24
    af18:	00001225 	.word	0x00001225
    af1c:	0000efa0 	.word	0x0000efa0
    af20:	0000ed74 	.word	0x0000ed74
    af24:	0000abe5 	.word	0x0000abe5
    af28:	0000ed9c 	.word	0x0000ed9c
    af2c:	0000ee2c 	.word	0x0000ee2c
    af30:	00004575 	.word	0x00004575
    af34:	0000ee5c 	.word	0x0000ee5c
    af38:	00008085 	.word	0x00008085
    af3c:	20001260 	.word	0x20001260
    af40:	00003f55 	.word	0x00003f55
    af44:	00004461 	.word	0x00004461
    af48:	0000ee90 	.word	0x0000ee90
    af4c:	2000109c 	.word	0x2000109c
    af50:	0000ef34 	.word	0x0000ef34
    af54:	0000ef68 	.word	0x0000ef68

0000af58 <otafu_download>:

/* 
* OTA NEW FIRMWARE AND METADATA DOWNLOAD 
*/
int otafu_download()
{
    af58:	b510      	push	{r4, lr}
	printf("otafu_download: Downloading update version ..... \n\r");
    af5a:	4802      	ldr	r0, [pc, #8]	; (af64 <otafu_download+0xc>)
    af5c:	4b02      	ldr	r3, [pc, #8]	; (af68 <otafu_download+0x10>)
    af5e:	4798      	blx	r3
	socketDeinit();
	*/

	///> compare crc and confirm
	///> earse otafu nvm 	
}
    af60:	bd10      	pop	{r4, pc}
    af62:	46c0      	nop			; (mov r8, r8)
    af64:	0000eca4 	.word	0x0000eca4
    af68:	0000b88d 	.word	0x0000b88d

0000af6c <main>:
/////////////////////////////////////////////////////////////////////////////
///* ...... MAIN ........ *
////////////////////////////////////////////////////////////////////////////

int main(void)
{
    af6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    af6e:	b097      	sub	sp, #92	; 0x5c
	down_state = NOT_READY;
    af70:	2400      	movs	r4, #0
    af72:	2600      	movs	r6, #0
    af74:	4b9d      	ldr	r3, [pc, #628]	; (b1ec <main+0x280>)
    af76:	701c      	strb	r4, [r3, #0]
	/** INITIALIZATING THE BOARD AND PERIPHERALS */
	tstrWifiInitParam param;
	int8_t ret;
	init_state();
	
	system_init();						/* Initialize the board. */	
    af78:	4b9d      	ldr	r3, [pc, #628]	; (b1f0 <main+0x284>)
    af7a:	4798      	blx	r3
	config->data_order       = USART_DATAORDER_LSB;
    af7c:	2380      	movs	r3, #128	; 0x80
    af7e:	05db      	lsls	r3, r3, #23
    af80:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    af82:	9401      	str	r4, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    af84:	23ff      	movs	r3, #255	; 0xff
    af86:	466a      	mov	r2, sp
    af88:	8113      	strh	r3, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    af8a:	7294      	strb	r4, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    af8c:	72d4      	strb	r4, [r2, #11]
	config->receiver_enable  = true;
    af8e:	2501      	movs	r5, #1
    af90:	2324      	movs	r3, #36	; 0x24
    af92:	54d5      	strb	r5, [r2, r3]
	config->transmitter_enable = true;
    af94:	3301      	adds	r3, #1
    af96:	54d5      	strb	r5, [r2, r3]
	config->clock_polarity_inverted = false;
    af98:	3301      	adds	r3, #1
    af9a:	54d4      	strb	r4, [r2, r3]
	config->use_external_clock = false;
    af9c:	3301      	adds	r3, #1
    af9e:	54d4      	strb	r4, [r2, r3]
	config->ext_clock_freq   = 0;
    afa0:	940a      	str	r4, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    afa2:	3305      	adds	r3, #5
    afa4:	54d4      	strb	r4, [r2, r3]
	config->generator_source = GCLK_GENERATOR_0;
    afa6:	3301      	adds	r3, #1
    afa8:	54d4      	strb	r4, [r2, r3]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    afaa:	9405      	str	r4, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    afac:	8214      	strh	r4, [r2, #16]
	config->lin_slave_enable      = false;
    afae:	2300      	movs	r3, #0
    afb0:	76d3      	strb	r3, [r2, #27]
	config->immediate_buffer_overflow_notification  = false;
    afb2:	7616      	strb	r6, [r2, #24]
	config->start_frame_detection_enable            = false;
    afb4:	7716      	strb	r6, [r2, #28]
	config->encoding_format_enable                  = false;
    afb6:	7656      	strb	r6, [r2, #25]
	config->receive_pulse_length                    = 19;
    afb8:	2313      	movs	r3, #19
    afba:	7693      	strb	r3, [r2, #26]
	config->collision_detection_enable              = false;
    afbc:	7756      	strb	r6, [r2, #29]
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    afbe:	23c4      	movs	r3, #196	; 0xc4
    afc0:	039b      	lsls	r3, r3, #14
    afc2:	9303      	str	r3, [sp, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    afc4:	2301      	movs	r3, #1
    afc6:	425b      	negs	r3, r3
    afc8:	930c      	str	r3, [sp, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    afca:	930d      	str	r3, [sp, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    afcc:	4b89      	ldr	r3, [pc, #548]	; (b1f4 <main+0x288>)
    afce:	930e      	str	r3, [sp, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    afd0:	4b89      	ldr	r3, [pc, #548]	; (b1f8 <main+0x28c>)
    afd2:	930f      	str	r3, [sp, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    afd4:	23e1      	movs	r3, #225	; 0xe1
    afd6:	025b      	lsls	r3, r3, #9
    afd8:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    afda:	4c88      	ldr	r4, [pc, #544]	; (b1fc <main+0x290>)
    afdc:	4b88      	ldr	r3, [pc, #544]	; (b200 <main+0x294>)
    afde:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    afe0:	4a88      	ldr	r2, [pc, #544]	; (b204 <main+0x298>)
    afe2:	4b89      	ldr	r3, [pc, #548]	; (b208 <main+0x29c>)
    afe4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    afe6:	4a89      	ldr	r2, [pc, #548]	; (b20c <main+0x2a0>)
    afe8:	4b89      	ldr	r3, [pc, #548]	; (b210 <main+0x2a4>)
    afea:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    afec:	466a      	mov	r2, sp
    afee:	4989      	ldr	r1, [pc, #548]	; (b214 <main+0x2a8>)
    aff0:	0020      	movs	r0, r4
    aff2:	4b89      	ldr	r3, [pc, #548]	; (b218 <main+0x2ac>)
    aff4:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    aff6:	4f89      	ldr	r7, [pc, #548]	; (b21c <main+0x2b0>)
    aff8:	683b      	ldr	r3, [r7, #0]
    affa:	6898      	ldr	r0, [r3, #8]
    affc:	2100      	movs	r1, #0
    affe:	4e88      	ldr	r6, [pc, #544]	; (b220 <main+0x2b4>)
    b000:	47b0      	blx	r6
	setbuf(stdin, NULL);
    b002:	683b      	ldr	r3, [r7, #0]
    b004:	6858      	ldr	r0, [r3, #4]
    b006:	2100      	movs	r1, #0
    b008:	47b0      	blx	r6
	SercomUsart *const usart_hw = &(module->hw->USART);
    b00a:	6826      	ldr	r6, [r4, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    b00c:	0030      	movs	r0, r6
    b00e:	4b85      	ldr	r3, [pc, #532]	; (b224 <main+0x2b8>)
    b010:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    b012:	231f      	movs	r3, #31
    b014:	4018      	ands	r0, r3
    b016:	4085      	lsls	r5, r0
    b018:	4b83      	ldr	r3, [pc, #524]	; (b228 <main+0x2bc>)
    b01a:	601d      	str	r5, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    b01c:	6823      	ldr	r3, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    b01e:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    b020:	2a00      	cmp	r2, #0
    b022:	d1fc      	bne.n	b01e <main+0xb2>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    b024:	6833      	ldr	r3, [r6, #0]
    b026:	3202      	adds	r2, #2
    b028:	4313      	orrs	r3, r2
    b02a:	6033      	str	r3, [r6, #0]
	configure_console();				/* Initialize the UART console. */
	
	printf(STRING_HEADER);
    b02c:	487f      	ldr	r0, [pc, #508]	; (b22c <main+0x2c0>)
    b02e:	4c80      	ldr	r4, [pc, #512]	; (b230 <main+0x2c4>)
    b030:	47a0      	blx	r4
	printf("\r\nmain: Initializing Board and peripherals ...... \r\n\r\n");
    b032:	4880      	ldr	r0, [pc, #512]	; (b234 <main+0x2c8>)
    b034:	47a0      	blx	r4
	sw_timer_get_config_defaults(&swt_conf);
    b036:	4668      	mov	r0, sp
    b038:	4b7f      	ldr	r3, [pc, #508]	; (b238 <main+0x2cc>)
    b03a:	4798      	blx	r3
	sw_timer_init(&swt_module_inst, &swt_conf);
    b03c:	4d7f      	ldr	r5, [pc, #508]	; (b23c <main+0x2d0>)
    b03e:	4669      	mov	r1, sp
    b040:	0028      	movs	r0, r5
    b042:	4b7f      	ldr	r3, [pc, #508]	; (b240 <main+0x2d4>)
    b044:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
    b046:	0028      	movs	r0, r5
    b048:	4b7e      	ldr	r3, [pc, #504]	; (b244 <main+0x2d8>)
    b04a:	4798      	blx	r3
	http_client_get_config_defaults(&httpc_conf);
    b04c:	4c7e      	ldr	r4, [pc, #504]	; (b248 <main+0x2dc>)
    b04e:	0020      	movs	r0, r4
    b050:	4b7e      	ldr	r3, [pc, #504]	; (b24c <main+0x2e0>)
    b052:	4798      	blx	r3
	httpc_conf.recv_buffer_size = MAIN_BUFFER_MAX_SIZE;
    b054:	4b7e      	ldr	r3, [pc, #504]	; (b250 <main+0x2e4>)
    b056:	6123      	str	r3, [r4, #16]
	httpc_conf.timer_inst = &swt_module_inst;
    b058:	6065      	str	r5, [r4, #4]
	ret = http_client_init(&http_client_module_inst, &httpc_conf);
    b05a:	0021      	movs	r1, r4
    b05c:	487d      	ldr	r0, [pc, #500]	; (b254 <main+0x2e8>)
    b05e:	4b7e      	ldr	r3, [pc, #504]	; (b258 <main+0x2ec>)
    b060:	4798      	blx	r3
    b062:	1e01      	subs	r1, r0, #0
	if (ret < 0) {
    b064:	db23      	blt.n	b0ae <main+0x142>
	http_client_register_callback(&http_client_module_inst, http_client_callback);
    b066:	497d      	ldr	r1, [pc, #500]	; (b25c <main+0x2f0>)
    b068:	487a      	ldr	r0, [pc, #488]	; (b254 <main+0x2e8>)
    b06a:	4b7d      	ldr	r3, [pc, #500]	; (b260 <main+0x2f4>)
    b06c:	4798      	blx	r3
	mqtt_get_config_defaults(&mqtt_conf);
    b06e:	4c7d      	ldr	r4, [pc, #500]	; (b264 <main+0x2f8>)
    b070:	0020      	movs	r0, r4
    b072:	4b7d      	ldr	r3, [pc, #500]	; (b268 <main+0x2fc>)
    b074:	4798      	blx	r3
	mqtt_conf.read_buffer = mqtt_read_buffer;
    b076:	4b7d      	ldr	r3, [pc, #500]	; (b26c <main+0x300>)
    b078:	60a3      	str	r3, [r4, #8]
	mqtt_conf.read_buffer_size = MAIN_MQTT_BUFFER_SIZE;
    b07a:	2380      	movs	r3, #128	; 0x80
    b07c:	009b      	lsls	r3, r3, #2
    b07e:	60e3      	str	r3, [r4, #12]
	mqtt_conf.send_buffer = mqtt_send_buffer;
    b080:	4a7b      	ldr	r2, [pc, #492]	; (b270 <main+0x304>)
    b082:	6122      	str	r2, [r4, #16]
	mqtt_conf.send_buffer_size = MAIN_MQTT_BUFFER_SIZE;
    b084:	6163      	str	r3, [r4, #20]
	mqtt_conf.port = CLOUDMQTT_PORT;
    b086:	4b7b      	ldr	r3, [pc, #492]	; (b274 <main+0x308>)
    b088:	8023      	strh	r3, [r4, #0]
	mqtt_conf.keep_alive = 6000;
    b08a:	4b7b      	ldr	r3, [pc, #492]	; (b278 <main+0x30c>)
    b08c:	80a3      	strh	r3, [r4, #4]
	result = mqtt_init(&mqtt_inst, &mqtt_conf);
    b08e:	0021      	movs	r1, r4
    b090:	487a      	ldr	r0, [pc, #488]	; (b27c <main+0x310>)
    b092:	4b7b      	ldr	r3, [pc, #492]	; (b280 <main+0x314>)
    b094:	4798      	blx	r3
    b096:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    b098:	db0d      	blt.n	b0b6 <main+0x14a>
	result = mqtt_register_callback(&mqtt_inst, mqtt_callback);
    b09a:	497a      	ldr	r1, [pc, #488]	; (b284 <main+0x318>)
    b09c:	4877      	ldr	r0, [pc, #476]	; (b27c <main+0x310>)
    b09e:	4b7a      	ldr	r3, [pc, #488]	; (b288 <main+0x31c>)
    b0a0:	4798      	blx	r3
    b0a2:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    b0a4:	da0b      	bge.n	b0be <main+0x152>
		printf("MQTT register callback failed. Error code is (%d)\r\n", result);
    b0a6:	4879      	ldr	r0, [pc, #484]	; (b28c <main+0x320>)
    b0a8:	4b79      	ldr	r3, [pc, #484]	; (b290 <main+0x324>)
    b0aa:	4798      	blx	r3
    b0ac:	e7fe      	b.n	b0ac <main+0x140>
		printf("configure_http_client: HTTP client initialization failed! (res %d)\r\n", ret);
    b0ae:	4879      	ldr	r0, [pc, #484]	; (b294 <main+0x328>)
    b0b0:	4b77      	ldr	r3, [pc, #476]	; (b290 <main+0x324>)
    b0b2:	4798      	blx	r3
    b0b4:	e7fe      	b.n	b0b4 <main+0x148>
		printf("MQTT initialization failed. Error code is (%d)\r\n", result);
    b0b6:	4878      	ldr	r0, [pc, #480]	; (b298 <main+0x32c>)
    b0b8:	4b75      	ldr	r3, [pc, #468]	; (b290 <main+0x324>)
    b0ba:	4798      	blx	r3
    b0bc:	e7fe      	b.n	b0bc <main+0x150>
	
	configure_timer();					/* Initialize the Timer. */	
	configure_http_client();			/* Initialize the HTTP client service. */
	configure_mqtt();					/* Initialize the MQTT service. */
	nm_bsp_init();						/* Initialize the BSP. */
    b0be:	4b77      	ldr	r3, [pc, #476]	; (b29c <main+0x330>)
    b0c0:	4798      	blx	r3
	sd_mmc_init();
    b0c2:	4b77      	ldr	r3, [pc, #476]	; (b2a0 <main+0x334>)
    b0c4:	4798      	blx	r3
		printf("init_storage: please plug an SD/MMC card in slot...\r\n");
    b0c6:	4877      	ldr	r0, [pc, #476]	; (b2a4 <main+0x338>)
    b0c8:	4b59      	ldr	r3, [pc, #356]	; (b230 <main+0x2c4>)
    b0ca:	4798      	blx	r3
			status = sd_mmc_test_unit_ready(0);
    b0cc:	4d76      	ldr	r5, [pc, #472]	; (b2a8 <main+0x33c>)
				printf("init_storage: SD Card install failed.\r\n");
    b0ce:	4c58      	ldr	r4, [pc, #352]	; (b230 <main+0x2c4>)
    b0d0:	e008      	b.n	b0e4 <main+0x178>
    b0d2:	4876      	ldr	r0, [pc, #472]	; (b2ac <main+0x340>)
    b0d4:	47a0      	blx	r4
				printf("init_storage: try unplug and re-plug the card.\r\n");
    b0d6:	4876      	ldr	r0, [pc, #472]	; (b2b0 <main+0x344>)
    b0d8:	47a0      	blx	r4
				while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
    b0da:	4e76      	ldr	r6, [pc, #472]	; (b2b4 <main+0x348>)
    b0dc:	2000      	movs	r0, #0
    b0de:	47b0      	blx	r6
    b0e0:	2802      	cmp	r0, #2
    b0e2:	d1fb      	bne.n	b0dc <main+0x170>
			status = sd_mmc_test_unit_ready(0);
    b0e4:	2000      	movs	r0, #0
    b0e6:	47a8      	blx	r5
			if (CTRL_FAIL == status) {
    b0e8:	2801      	cmp	r0, #1
    b0ea:	d0f2      	beq.n	b0d2 <main+0x166>
		} while (CTRL_GOOD != status);
    b0ec:	2800      	cmp	r0, #0
    b0ee:	d1f9      	bne.n	b0e4 <main+0x178>
		printf("init_storage: mounting SD card...\r\n");
    b0f0:	4871      	ldr	r0, [pc, #452]	; (b2b8 <main+0x34c>)
    b0f2:	4b4f      	ldr	r3, [pc, #316]	; (b230 <main+0x2c4>)
    b0f4:	4798      	blx	r3
		memset(&fatfs, 0, sizeof(FATFS));
    b0f6:	4c71      	ldr	r4, [pc, #452]	; (b2bc <main+0x350>)
    b0f8:	228c      	movs	r2, #140	; 0x8c
    b0fa:	0092      	lsls	r2, r2, #2
    b0fc:	2100      	movs	r1, #0
    b0fe:	0020      	movs	r0, r4
    b100:	4b6f      	ldr	r3, [pc, #444]	; (b2c0 <main+0x354>)
    b102:	4798      	blx	r3
		res = f_mount(LUN_ID_SD_MMC_0_MEM, &fatfs);
    b104:	0021      	movs	r1, r4
    b106:	2000      	movs	r0, #0
    b108:	4b6e      	ldr	r3, [pc, #440]	; (b2c4 <main+0x358>)
    b10a:	4798      	blx	r3
		if (FR_INVALID_DRIVE == res) {
    b10c:	280b      	cmp	r0, #11
    b10e:	d119      	bne.n	b144 <main+0x1d8>
			printf("init_storage: SD card mount failed! (res %d)\r\n", res);
    b110:	210b      	movs	r1, #11
    b112:	486d      	ldr	r0, [pc, #436]	; (b2c8 <main+0x35c>)
    b114:	4b5e      	ldr	r3, [pc, #376]	; (b290 <main+0x324>)
    b116:	4798      	blx	r3
	init_storage();						/* Initialize SD/MMC storage. */
	
	configure_extint_channel();			/*Initialize BUTTON 0 as an external interrupt*/
    b118:	4b6c      	ldr	r3, [pc, #432]	; (b2cc <main+0x360>)
    b11a:	4798      	blx	r3
	configure_extint_callbacks();
    b11c:	4b6c      	ldr	r3, [pc, #432]	; (b2d0 <main+0x364>)
    b11e:	4798      	blx	r3

	configure_nvm();					/*Initialize NVM */
    b120:	4b6c      	ldr	r3, [pc, #432]	; (b2d4 <main+0x368>)
    b122:	4798      	blx	r3

	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));		/* Initialize Wi-Fi parameters structure. */
    b124:	2218      	movs	r2, #24
    b126:	2100      	movs	r1, #0
    b128:	a810      	add	r0, sp, #64	; 0x40
    b12a:	4b65      	ldr	r3, [pc, #404]	; (b2c0 <main+0x354>)
    b12c:	4798      	blx	r3

	param.pfAppWifiCb = wifi_cb;									/* Initialize Wi-Fi driver with data and status callbacks. */
    b12e:	4b6a      	ldr	r3, [pc, #424]	; (b2d8 <main+0x36c>)
    b130:	9310      	str	r3, [sp, #64]	; 0x40
	ret = m2m_wifi_init(&param);
    b132:	a810      	add	r0, sp, #64	; 0x40
    b134:	4b69      	ldr	r3, [pc, #420]	; (b2dc <main+0x370>)
    b136:	4798      	blx	r3
    b138:	1e01      	subs	r1, r0, #0
	if (M2M_SUCCESS != ret) 
    b13a:	d00a      	beq.n	b152 <main+0x1e6>
	{
		printf("main: m2m_wifi_init call error! (res %d)\r\n", ret);
    b13c:	4868      	ldr	r0, [pc, #416]	; (b2e0 <main+0x374>)
    b13e:	4b54      	ldr	r3, [pc, #336]	; (b290 <main+0x324>)
    b140:	4798      	blx	r3
    b142:	e7fe      	b.n	b142 <main+0x1d6>
		printf("init_storage: SD card mount OK.\r\n");
    b144:	4867      	ldr	r0, [pc, #412]	; (b2e4 <main+0x378>)
    b146:	4b3a      	ldr	r3, [pc, #232]	; (b230 <main+0x2c4>)
    b148:	4798      	blx	r3
		add_state(STORAGE_READY);
    b14a:	2001      	movs	r0, #1
    b14c:	4b66      	ldr	r3, [pc, #408]	; (b2e8 <main+0x37c>)
    b14e:	4798      	blx	r3
    b150:	e7e2      	b.n	b118 <main+0x1ac>
    b152:	2000      	movs	r0, #0
    b154:	4b65      	ldr	r3, [pc, #404]	; (b2ec <main+0x380>)
    b156:	4798      	blx	r3
    b158:	4b65      	ldr	r3, [pc, #404]	; (b2f0 <main+0x384>)
    b15a:	7a1b      	ldrb	r3, [r3, #8]
    b15c:	b2db      	uxtb	r3, r3
    b15e:	40d8      	lsrs	r0, r3
		while (1);
	}

	if (SysTick_Config(system_cpu_clock_get_hz() / 1000)) 
    b160:	21fa      	movs	r1, #250	; 0xfa
    b162:	0089      	lsls	r1, r1, #2
    b164:	4b63      	ldr	r3, [pc, #396]	; (b2f4 <main+0x388>)
    b166:	4798      	blx	r3
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
    b168:	3801      	subs	r0, #1
    b16a:	4b63      	ldr	r3, [pc, #396]	; (b2f8 <main+0x38c>)
    b16c:	4298      	cmp	r0, r3
    b16e:	d839      	bhi.n	b1e4 <main+0x278>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
    b170:	4a62      	ldr	r2, [pc, #392]	; (b2fc <main+0x390>)
    b172:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    b174:	4862      	ldr	r0, [pc, #392]	; (b300 <main+0x394>)
    b176:	6a03      	ldr	r3, [r0, #32]
    b178:	021b      	lsls	r3, r3, #8
    b17a:	0a1b      	lsrs	r3, r3, #8
    b17c:	21c0      	movs	r1, #192	; 0xc0
    b17e:	0609      	lsls	r1, r1, #24
    b180:	430b      	orrs	r3, r1
    b182:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
    b184:	2300      	movs	r3, #0
    b186:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    b188:	3307      	adds	r3, #7
    b18a:	6013      	str	r3, [r2, #0]
	{
		puts("ERR>> Systick configuration error\r\n");
		while (1);
	}

	printf("\n\rmain: >> Board and peripherals initialized\n\r");
    b18c:	485d      	ldr	r0, [pc, #372]	; (b304 <main+0x398>)
    b18e:	4c40      	ldr	r4, [pc, #256]	; (b290 <main+0x324>)
    b190:	47a0      	blx	r4
	printf("\n\r");
    b192:	485d      	ldr	r0, [pc, #372]	; (b308 <main+0x39c>)
    b194:	47a0      	blx	r4
	
	/** INITIALIZATION COMPLETE */	
	

	/** ----------------BOOTLAODER CODE---------------------*/
	delay_s(1);
    b196:	20fa      	movs	r0, #250	; 0xfa
    b198:	0080      	lsls	r0, r0, #2
    b19a:	4b5c      	ldr	r3, [pc, #368]	; (b30c <main+0x3a0>)
    b19c:	4798      	blx	r3
	printf("\n\rmain: Booting up ..... \n\r");
    b19e:	485c      	ldr	r0, [pc, #368]	; (b310 <main+0x3a4>)
    b1a0:	47a0      	blx	r4
	//otafu_download();

	
	while(1)
	{
		if (check_boot_mode() == 1)
    b1a2:	4d5c      	ldr	r5, [pc, #368]	; (b314 <main+0x3a8>)
		{
			printf("main: Starting Application ..... \n\r");
    b1a4:	4f3a      	ldr	r7, [pc, #232]	; (b290 <main+0x324>)
			jump_to_app();
    b1a6:	4e5c      	ldr	r6, [pc, #368]	; (b318 <main+0x3ac>)
    b1a8:	e007      	b.n	b1ba <main+0x24e>
			printf("main: Starting Application ..... \n\r");
    b1aa:	485c      	ldr	r0, [pc, #368]	; (b31c <main+0x3b0>)
    b1ac:	47b8      	blx	r7
			jump_to_app();
    b1ae:	47b0      	blx	r6
    b1b0:	e006      	b.n	b1c0 <main+0x254>
			printf("main: >> New firmware downloaded\n\r");	
			otafu_flag = false;
		}

		// SD card operation
		if(sd_card_to_nvm_copy() != 1)		
    b1b2:	4b5b      	ldr	r3, [pc, #364]	; (b320 <main+0x3b4>)
    b1b4:	4798      	blx	r3
    b1b6:	2801      	cmp	r0, #1
    b1b8:	d111      	bne.n	b1de <main+0x272>
		if (check_boot_mode() == 1)
    b1ba:	47a8      	blx	r5
    b1bc:	2801      	cmp	r0, #1
    b1be:	d0f4      	beq.n	b1aa <main+0x23e>
		if (otafu_flag == true)
    b1c0:	4b58      	ldr	r3, [pc, #352]	; (b324 <main+0x3b8>)
    b1c2:	781b      	ldrb	r3, [r3, #0]
    b1c4:	2b00      	cmp	r3, #0
    b1c6:	d0f4      	beq.n	b1b2 <main+0x246>
			printf("main: Checking OTA updates ..... \n\r");
    b1c8:	4857      	ldr	r0, [pc, #348]	; (b328 <main+0x3bc>)
    b1ca:	4c31      	ldr	r4, [pc, #196]	; (b290 <main+0x324>)
    b1cc:	47a0      	blx	r4
			otafu_download();
    b1ce:	4b57      	ldr	r3, [pc, #348]	; (b32c <main+0x3c0>)
    b1d0:	4798      	blx	r3
			printf("main: >> New firmware downloaded\n\r");	
    b1d2:	4857      	ldr	r0, [pc, #348]	; (b330 <main+0x3c4>)
    b1d4:	47a0      	blx	r4
			otafu_flag = false;
    b1d6:	2200      	movs	r2, #0
    b1d8:	4b52      	ldr	r3, [pc, #328]	; (b324 <main+0x3b8>)
    b1da:	701a      	strb	r2, [r3, #0]
    b1dc:	e7e9      	b.n	b1b2 <main+0x246>
			jump_to_app();
    b1de:	4b4e      	ldr	r3, [pc, #312]	; (b318 <main+0x3ac>)
    b1e0:	4798      	blx	r3
    b1e2:	e7ea      	b.n	b1ba <main+0x24e>
		puts("ERR>> Systick configuration error\r\n");
    b1e4:	4853      	ldr	r0, [pc, #332]	; (b334 <main+0x3c8>)
    b1e6:	4b12      	ldr	r3, [pc, #72]	; (b230 <main+0x2c4>)
    b1e8:	4798      	blx	r3
    b1ea:	e7fe      	b.n	b1ea <main+0x27e>
    b1ec:	20000835 	.word	0x20000835
    b1f0:	0000609d 	.word	0x0000609d
    b1f4:	002a0003 	.word	0x002a0003
    b1f8:	002b0003 	.word	0x002b0003
    b1fc:	20000800 	.word	0x20000800
    b200:	20001080 	.word	0x20001080
    b204:	0000a491 	.word	0x0000a491
    b208:	2000107c 	.word	0x2000107c
    b20c:	0000a465 	.word	0x0000a465
    b210:	20001078 	.word	0x20001078
    b214:	42001800 	.word	0x42001800
    b218:	000053b5 	.word	0x000053b5
    b21c:	2000012c 	.word	0x2000012c
    b220:	0000b9e1 	.word	0x0000b9e1
    b224:	00004be5 	.word	0x00004be5
    b228:	e000e100 	.word	0xe000e100
    b22c:	0000e814 	.word	0x0000e814
    b230:	0000b9a9 	.word	0x0000b9a9
    b234:	0000e880 	.word	0x0000e880
    b238:	0000a1ed 	.word	0x0000a1ed
    b23c:	20001120 	.word	0x20001120
    b240:	0000a1f9 	.word	0x0000a1f9
    b244:	0000a2a5 	.word	0x0000a2a5
    b248:	200010f8 	.word	0x200010f8
    b24c:	000098d1 	.word	0x000098d1
    b250:	000005a6 	.word	0x000005a6
    b254:	20001178 	.word	0x20001178
    b258:	000098f9 	.word	0x000098f9
    b25c:	0000a879 	.word	0x0000a879
    b260:	000099ad 	.word	0x000099ad
    b264:	200010e0 	.word	0x200010e0
    b268:	00008f6d 	.word	0x00008f6d
    b26c:	20000acc 	.word	0x20000acc
    b270:	20000ccc 	.word	0x20000ccc
    b274:	00002c93 	.word	0x00002c93
    b278:	00001770 	.word	0x00001770
    b27c:	20000a94 	.word	0x20000a94
    b280:	00008eb5 	.word	0x00008eb5
    b284:	0000a4a9 	.word	0x0000a4a9
    b288:	00008f89 	.word	0x00008f89
    b28c:	0000e934 	.word	0x0000e934
    b290:	0000b88d 	.word	0x0000b88d
    b294:	0000e8b8 	.word	0x0000e8b8
    b298:	0000e900 	.word	0x0000e900
    b29c:	00001265 	.word	0x00001265
    b2a0:	00000239 	.word	0x00000239
    b2a4:	0000e968 	.word	0x0000e968
    b2a8:	0000096d 	.word	0x0000096d
    b2ac:	0000e9a0 	.word	0x0000e9a0
    b2b0:	0000e9c8 	.word	0x0000e9c8
    b2b4:	00000259 	.word	0x00000259
    b2b8:	0000e9f8 	.word	0x0000e9f8
    b2bc:	20000838 	.word	0x20000838
    b2c0:	0000b72b 	.word	0x0000b72b
    b2c4:	00007ecd 	.word	0x00007ecd
    b2c8:	0000ea1c 	.word	0x0000ea1c
    b2cc:	0000aaa9 	.word	0x0000aaa9
    b2d0:	0000aad9 	.word	0x0000aad9
    b2d4:	0000aafd 	.word	0x0000aafd
    b2d8:	0000a96d 	.word	0x0000a96d
    b2dc:	000021e1 	.word	0x000021e1
    b2e0:	0000ea70 	.word	0x0000ea70
    b2e4:	0000ea4c 	.word	0x0000ea4c
    b2e8:	0000a349 	.word	0x0000a349
    b2ec:	00005e59 	.word	0x00005e59
    b2f0:	40000400 	.word	0x40000400
    b2f4:	0000b339 	.word	0x0000b339
    b2f8:	00ffffff 	.word	0x00ffffff
    b2fc:	e000e010 	.word	0xe000e010
    b300:	e000ed00 	.word	0xe000ed00
    b304:	0000ea9c 	.word	0x0000ea9c
    b308:	0000ed08 	.word	0x0000ed08
    b30c:	00001225 	.word	0x00001225
    b310:	0000eacc 	.word	0x0000eacc
    b314:	0000ab29 	.word	0x0000ab29
    b318:	0000abe5 	.word	0x0000abe5
    b31c:	0000eae8 	.word	0x0000eae8
    b320:	0000ac21 	.word	0x0000ac21
    b324:	20000ecc 	.word	0x20000ecc
    b328:	0000eb0c 	.word	0x0000eb0c
    b32c:	0000af59 	.word	0x0000af59
    b330:	0000eb30 	.word	0x0000eb30
    b334:	0000eb54 	.word	0x0000eb54

0000b338 <__udivsi3>:
    b338:	2200      	movs	r2, #0
    b33a:	0843      	lsrs	r3, r0, #1
    b33c:	428b      	cmp	r3, r1
    b33e:	d374      	bcc.n	b42a <__udivsi3+0xf2>
    b340:	0903      	lsrs	r3, r0, #4
    b342:	428b      	cmp	r3, r1
    b344:	d35f      	bcc.n	b406 <__udivsi3+0xce>
    b346:	0a03      	lsrs	r3, r0, #8
    b348:	428b      	cmp	r3, r1
    b34a:	d344      	bcc.n	b3d6 <__udivsi3+0x9e>
    b34c:	0b03      	lsrs	r3, r0, #12
    b34e:	428b      	cmp	r3, r1
    b350:	d328      	bcc.n	b3a4 <__udivsi3+0x6c>
    b352:	0c03      	lsrs	r3, r0, #16
    b354:	428b      	cmp	r3, r1
    b356:	d30d      	bcc.n	b374 <__udivsi3+0x3c>
    b358:	22ff      	movs	r2, #255	; 0xff
    b35a:	0209      	lsls	r1, r1, #8
    b35c:	ba12      	rev	r2, r2
    b35e:	0c03      	lsrs	r3, r0, #16
    b360:	428b      	cmp	r3, r1
    b362:	d302      	bcc.n	b36a <__udivsi3+0x32>
    b364:	1212      	asrs	r2, r2, #8
    b366:	0209      	lsls	r1, r1, #8
    b368:	d065      	beq.n	b436 <__udivsi3+0xfe>
    b36a:	0b03      	lsrs	r3, r0, #12
    b36c:	428b      	cmp	r3, r1
    b36e:	d319      	bcc.n	b3a4 <__udivsi3+0x6c>
    b370:	e000      	b.n	b374 <__udivsi3+0x3c>
    b372:	0a09      	lsrs	r1, r1, #8
    b374:	0bc3      	lsrs	r3, r0, #15
    b376:	428b      	cmp	r3, r1
    b378:	d301      	bcc.n	b37e <__udivsi3+0x46>
    b37a:	03cb      	lsls	r3, r1, #15
    b37c:	1ac0      	subs	r0, r0, r3
    b37e:	4152      	adcs	r2, r2
    b380:	0b83      	lsrs	r3, r0, #14
    b382:	428b      	cmp	r3, r1
    b384:	d301      	bcc.n	b38a <__udivsi3+0x52>
    b386:	038b      	lsls	r3, r1, #14
    b388:	1ac0      	subs	r0, r0, r3
    b38a:	4152      	adcs	r2, r2
    b38c:	0b43      	lsrs	r3, r0, #13
    b38e:	428b      	cmp	r3, r1
    b390:	d301      	bcc.n	b396 <__udivsi3+0x5e>
    b392:	034b      	lsls	r3, r1, #13
    b394:	1ac0      	subs	r0, r0, r3
    b396:	4152      	adcs	r2, r2
    b398:	0b03      	lsrs	r3, r0, #12
    b39a:	428b      	cmp	r3, r1
    b39c:	d301      	bcc.n	b3a2 <__udivsi3+0x6a>
    b39e:	030b      	lsls	r3, r1, #12
    b3a0:	1ac0      	subs	r0, r0, r3
    b3a2:	4152      	adcs	r2, r2
    b3a4:	0ac3      	lsrs	r3, r0, #11
    b3a6:	428b      	cmp	r3, r1
    b3a8:	d301      	bcc.n	b3ae <__udivsi3+0x76>
    b3aa:	02cb      	lsls	r3, r1, #11
    b3ac:	1ac0      	subs	r0, r0, r3
    b3ae:	4152      	adcs	r2, r2
    b3b0:	0a83      	lsrs	r3, r0, #10
    b3b2:	428b      	cmp	r3, r1
    b3b4:	d301      	bcc.n	b3ba <__udivsi3+0x82>
    b3b6:	028b      	lsls	r3, r1, #10
    b3b8:	1ac0      	subs	r0, r0, r3
    b3ba:	4152      	adcs	r2, r2
    b3bc:	0a43      	lsrs	r3, r0, #9
    b3be:	428b      	cmp	r3, r1
    b3c0:	d301      	bcc.n	b3c6 <__udivsi3+0x8e>
    b3c2:	024b      	lsls	r3, r1, #9
    b3c4:	1ac0      	subs	r0, r0, r3
    b3c6:	4152      	adcs	r2, r2
    b3c8:	0a03      	lsrs	r3, r0, #8
    b3ca:	428b      	cmp	r3, r1
    b3cc:	d301      	bcc.n	b3d2 <__udivsi3+0x9a>
    b3ce:	020b      	lsls	r3, r1, #8
    b3d0:	1ac0      	subs	r0, r0, r3
    b3d2:	4152      	adcs	r2, r2
    b3d4:	d2cd      	bcs.n	b372 <__udivsi3+0x3a>
    b3d6:	09c3      	lsrs	r3, r0, #7
    b3d8:	428b      	cmp	r3, r1
    b3da:	d301      	bcc.n	b3e0 <__udivsi3+0xa8>
    b3dc:	01cb      	lsls	r3, r1, #7
    b3de:	1ac0      	subs	r0, r0, r3
    b3e0:	4152      	adcs	r2, r2
    b3e2:	0983      	lsrs	r3, r0, #6
    b3e4:	428b      	cmp	r3, r1
    b3e6:	d301      	bcc.n	b3ec <__udivsi3+0xb4>
    b3e8:	018b      	lsls	r3, r1, #6
    b3ea:	1ac0      	subs	r0, r0, r3
    b3ec:	4152      	adcs	r2, r2
    b3ee:	0943      	lsrs	r3, r0, #5
    b3f0:	428b      	cmp	r3, r1
    b3f2:	d301      	bcc.n	b3f8 <__udivsi3+0xc0>
    b3f4:	014b      	lsls	r3, r1, #5
    b3f6:	1ac0      	subs	r0, r0, r3
    b3f8:	4152      	adcs	r2, r2
    b3fa:	0903      	lsrs	r3, r0, #4
    b3fc:	428b      	cmp	r3, r1
    b3fe:	d301      	bcc.n	b404 <__udivsi3+0xcc>
    b400:	010b      	lsls	r3, r1, #4
    b402:	1ac0      	subs	r0, r0, r3
    b404:	4152      	adcs	r2, r2
    b406:	08c3      	lsrs	r3, r0, #3
    b408:	428b      	cmp	r3, r1
    b40a:	d301      	bcc.n	b410 <__udivsi3+0xd8>
    b40c:	00cb      	lsls	r3, r1, #3
    b40e:	1ac0      	subs	r0, r0, r3
    b410:	4152      	adcs	r2, r2
    b412:	0883      	lsrs	r3, r0, #2
    b414:	428b      	cmp	r3, r1
    b416:	d301      	bcc.n	b41c <__udivsi3+0xe4>
    b418:	008b      	lsls	r3, r1, #2
    b41a:	1ac0      	subs	r0, r0, r3
    b41c:	4152      	adcs	r2, r2
    b41e:	0843      	lsrs	r3, r0, #1
    b420:	428b      	cmp	r3, r1
    b422:	d301      	bcc.n	b428 <__udivsi3+0xf0>
    b424:	004b      	lsls	r3, r1, #1
    b426:	1ac0      	subs	r0, r0, r3
    b428:	4152      	adcs	r2, r2
    b42a:	1a41      	subs	r1, r0, r1
    b42c:	d200      	bcs.n	b430 <__udivsi3+0xf8>
    b42e:	4601      	mov	r1, r0
    b430:	4152      	adcs	r2, r2
    b432:	4610      	mov	r0, r2
    b434:	4770      	bx	lr
    b436:	e7ff      	b.n	b438 <__udivsi3+0x100>
    b438:	b501      	push	{r0, lr}
    b43a:	2000      	movs	r0, #0
    b43c:	f000 f8f0 	bl	b620 <__aeabi_idiv0>
    b440:	bd02      	pop	{r1, pc}
    b442:	46c0      	nop			; (mov r8, r8)

0000b444 <__aeabi_uidivmod>:
    b444:	2900      	cmp	r1, #0
    b446:	d0f7      	beq.n	b438 <__udivsi3+0x100>
    b448:	e776      	b.n	b338 <__udivsi3>
    b44a:	4770      	bx	lr

0000b44c <__divsi3>:
    b44c:	4603      	mov	r3, r0
    b44e:	430b      	orrs	r3, r1
    b450:	d47f      	bmi.n	b552 <__divsi3+0x106>
    b452:	2200      	movs	r2, #0
    b454:	0843      	lsrs	r3, r0, #1
    b456:	428b      	cmp	r3, r1
    b458:	d374      	bcc.n	b544 <__divsi3+0xf8>
    b45a:	0903      	lsrs	r3, r0, #4
    b45c:	428b      	cmp	r3, r1
    b45e:	d35f      	bcc.n	b520 <__divsi3+0xd4>
    b460:	0a03      	lsrs	r3, r0, #8
    b462:	428b      	cmp	r3, r1
    b464:	d344      	bcc.n	b4f0 <__divsi3+0xa4>
    b466:	0b03      	lsrs	r3, r0, #12
    b468:	428b      	cmp	r3, r1
    b46a:	d328      	bcc.n	b4be <__divsi3+0x72>
    b46c:	0c03      	lsrs	r3, r0, #16
    b46e:	428b      	cmp	r3, r1
    b470:	d30d      	bcc.n	b48e <__divsi3+0x42>
    b472:	22ff      	movs	r2, #255	; 0xff
    b474:	0209      	lsls	r1, r1, #8
    b476:	ba12      	rev	r2, r2
    b478:	0c03      	lsrs	r3, r0, #16
    b47a:	428b      	cmp	r3, r1
    b47c:	d302      	bcc.n	b484 <__divsi3+0x38>
    b47e:	1212      	asrs	r2, r2, #8
    b480:	0209      	lsls	r1, r1, #8
    b482:	d065      	beq.n	b550 <__divsi3+0x104>
    b484:	0b03      	lsrs	r3, r0, #12
    b486:	428b      	cmp	r3, r1
    b488:	d319      	bcc.n	b4be <__divsi3+0x72>
    b48a:	e000      	b.n	b48e <__divsi3+0x42>
    b48c:	0a09      	lsrs	r1, r1, #8
    b48e:	0bc3      	lsrs	r3, r0, #15
    b490:	428b      	cmp	r3, r1
    b492:	d301      	bcc.n	b498 <__divsi3+0x4c>
    b494:	03cb      	lsls	r3, r1, #15
    b496:	1ac0      	subs	r0, r0, r3
    b498:	4152      	adcs	r2, r2
    b49a:	0b83      	lsrs	r3, r0, #14
    b49c:	428b      	cmp	r3, r1
    b49e:	d301      	bcc.n	b4a4 <__divsi3+0x58>
    b4a0:	038b      	lsls	r3, r1, #14
    b4a2:	1ac0      	subs	r0, r0, r3
    b4a4:	4152      	adcs	r2, r2
    b4a6:	0b43      	lsrs	r3, r0, #13
    b4a8:	428b      	cmp	r3, r1
    b4aa:	d301      	bcc.n	b4b0 <__divsi3+0x64>
    b4ac:	034b      	lsls	r3, r1, #13
    b4ae:	1ac0      	subs	r0, r0, r3
    b4b0:	4152      	adcs	r2, r2
    b4b2:	0b03      	lsrs	r3, r0, #12
    b4b4:	428b      	cmp	r3, r1
    b4b6:	d301      	bcc.n	b4bc <__divsi3+0x70>
    b4b8:	030b      	lsls	r3, r1, #12
    b4ba:	1ac0      	subs	r0, r0, r3
    b4bc:	4152      	adcs	r2, r2
    b4be:	0ac3      	lsrs	r3, r0, #11
    b4c0:	428b      	cmp	r3, r1
    b4c2:	d301      	bcc.n	b4c8 <__divsi3+0x7c>
    b4c4:	02cb      	lsls	r3, r1, #11
    b4c6:	1ac0      	subs	r0, r0, r3
    b4c8:	4152      	adcs	r2, r2
    b4ca:	0a83      	lsrs	r3, r0, #10
    b4cc:	428b      	cmp	r3, r1
    b4ce:	d301      	bcc.n	b4d4 <__divsi3+0x88>
    b4d0:	028b      	lsls	r3, r1, #10
    b4d2:	1ac0      	subs	r0, r0, r3
    b4d4:	4152      	adcs	r2, r2
    b4d6:	0a43      	lsrs	r3, r0, #9
    b4d8:	428b      	cmp	r3, r1
    b4da:	d301      	bcc.n	b4e0 <__divsi3+0x94>
    b4dc:	024b      	lsls	r3, r1, #9
    b4de:	1ac0      	subs	r0, r0, r3
    b4e0:	4152      	adcs	r2, r2
    b4e2:	0a03      	lsrs	r3, r0, #8
    b4e4:	428b      	cmp	r3, r1
    b4e6:	d301      	bcc.n	b4ec <__divsi3+0xa0>
    b4e8:	020b      	lsls	r3, r1, #8
    b4ea:	1ac0      	subs	r0, r0, r3
    b4ec:	4152      	adcs	r2, r2
    b4ee:	d2cd      	bcs.n	b48c <__divsi3+0x40>
    b4f0:	09c3      	lsrs	r3, r0, #7
    b4f2:	428b      	cmp	r3, r1
    b4f4:	d301      	bcc.n	b4fa <__divsi3+0xae>
    b4f6:	01cb      	lsls	r3, r1, #7
    b4f8:	1ac0      	subs	r0, r0, r3
    b4fa:	4152      	adcs	r2, r2
    b4fc:	0983      	lsrs	r3, r0, #6
    b4fe:	428b      	cmp	r3, r1
    b500:	d301      	bcc.n	b506 <__divsi3+0xba>
    b502:	018b      	lsls	r3, r1, #6
    b504:	1ac0      	subs	r0, r0, r3
    b506:	4152      	adcs	r2, r2
    b508:	0943      	lsrs	r3, r0, #5
    b50a:	428b      	cmp	r3, r1
    b50c:	d301      	bcc.n	b512 <__divsi3+0xc6>
    b50e:	014b      	lsls	r3, r1, #5
    b510:	1ac0      	subs	r0, r0, r3
    b512:	4152      	adcs	r2, r2
    b514:	0903      	lsrs	r3, r0, #4
    b516:	428b      	cmp	r3, r1
    b518:	d301      	bcc.n	b51e <__divsi3+0xd2>
    b51a:	010b      	lsls	r3, r1, #4
    b51c:	1ac0      	subs	r0, r0, r3
    b51e:	4152      	adcs	r2, r2
    b520:	08c3      	lsrs	r3, r0, #3
    b522:	428b      	cmp	r3, r1
    b524:	d301      	bcc.n	b52a <__divsi3+0xde>
    b526:	00cb      	lsls	r3, r1, #3
    b528:	1ac0      	subs	r0, r0, r3
    b52a:	4152      	adcs	r2, r2
    b52c:	0883      	lsrs	r3, r0, #2
    b52e:	428b      	cmp	r3, r1
    b530:	d301      	bcc.n	b536 <__divsi3+0xea>
    b532:	008b      	lsls	r3, r1, #2
    b534:	1ac0      	subs	r0, r0, r3
    b536:	4152      	adcs	r2, r2
    b538:	0843      	lsrs	r3, r0, #1
    b53a:	428b      	cmp	r3, r1
    b53c:	d301      	bcc.n	b542 <__divsi3+0xf6>
    b53e:	004b      	lsls	r3, r1, #1
    b540:	1ac0      	subs	r0, r0, r3
    b542:	4152      	adcs	r2, r2
    b544:	1a41      	subs	r1, r0, r1
    b546:	d200      	bcs.n	b54a <__divsi3+0xfe>
    b548:	4601      	mov	r1, r0
    b54a:	4152      	adcs	r2, r2
    b54c:	4610      	mov	r0, r2
    b54e:	4770      	bx	lr
    b550:	e05d      	b.n	b60e <__divsi3+0x1c2>
    b552:	0fca      	lsrs	r2, r1, #31
    b554:	d000      	beq.n	b558 <__divsi3+0x10c>
    b556:	4249      	negs	r1, r1
    b558:	1003      	asrs	r3, r0, #32
    b55a:	d300      	bcc.n	b55e <__divsi3+0x112>
    b55c:	4240      	negs	r0, r0
    b55e:	4053      	eors	r3, r2
    b560:	2200      	movs	r2, #0
    b562:	469c      	mov	ip, r3
    b564:	0903      	lsrs	r3, r0, #4
    b566:	428b      	cmp	r3, r1
    b568:	d32d      	bcc.n	b5c6 <__divsi3+0x17a>
    b56a:	0a03      	lsrs	r3, r0, #8
    b56c:	428b      	cmp	r3, r1
    b56e:	d312      	bcc.n	b596 <__divsi3+0x14a>
    b570:	22fc      	movs	r2, #252	; 0xfc
    b572:	0189      	lsls	r1, r1, #6
    b574:	ba12      	rev	r2, r2
    b576:	0a03      	lsrs	r3, r0, #8
    b578:	428b      	cmp	r3, r1
    b57a:	d30c      	bcc.n	b596 <__divsi3+0x14a>
    b57c:	0189      	lsls	r1, r1, #6
    b57e:	1192      	asrs	r2, r2, #6
    b580:	428b      	cmp	r3, r1
    b582:	d308      	bcc.n	b596 <__divsi3+0x14a>
    b584:	0189      	lsls	r1, r1, #6
    b586:	1192      	asrs	r2, r2, #6
    b588:	428b      	cmp	r3, r1
    b58a:	d304      	bcc.n	b596 <__divsi3+0x14a>
    b58c:	0189      	lsls	r1, r1, #6
    b58e:	d03a      	beq.n	b606 <__divsi3+0x1ba>
    b590:	1192      	asrs	r2, r2, #6
    b592:	e000      	b.n	b596 <__divsi3+0x14a>
    b594:	0989      	lsrs	r1, r1, #6
    b596:	09c3      	lsrs	r3, r0, #7
    b598:	428b      	cmp	r3, r1
    b59a:	d301      	bcc.n	b5a0 <__divsi3+0x154>
    b59c:	01cb      	lsls	r3, r1, #7
    b59e:	1ac0      	subs	r0, r0, r3
    b5a0:	4152      	adcs	r2, r2
    b5a2:	0983      	lsrs	r3, r0, #6
    b5a4:	428b      	cmp	r3, r1
    b5a6:	d301      	bcc.n	b5ac <__divsi3+0x160>
    b5a8:	018b      	lsls	r3, r1, #6
    b5aa:	1ac0      	subs	r0, r0, r3
    b5ac:	4152      	adcs	r2, r2
    b5ae:	0943      	lsrs	r3, r0, #5
    b5b0:	428b      	cmp	r3, r1
    b5b2:	d301      	bcc.n	b5b8 <__divsi3+0x16c>
    b5b4:	014b      	lsls	r3, r1, #5
    b5b6:	1ac0      	subs	r0, r0, r3
    b5b8:	4152      	adcs	r2, r2
    b5ba:	0903      	lsrs	r3, r0, #4
    b5bc:	428b      	cmp	r3, r1
    b5be:	d301      	bcc.n	b5c4 <__divsi3+0x178>
    b5c0:	010b      	lsls	r3, r1, #4
    b5c2:	1ac0      	subs	r0, r0, r3
    b5c4:	4152      	adcs	r2, r2
    b5c6:	08c3      	lsrs	r3, r0, #3
    b5c8:	428b      	cmp	r3, r1
    b5ca:	d301      	bcc.n	b5d0 <__divsi3+0x184>
    b5cc:	00cb      	lsls	r3, r1, #3
    b5ce:	1ac0      	subs	r0, r0, r3
    b5d0:	4152      	adcs	r2, r2
    b5d2:	0883      	lsrs	r3, r0, #2
    b5d4:	428b      	cmp	r3, r1
    b5d6:	d301      	bcc.n	b5dc <__divsi3+0x190>
    b5d8:	008b      	lsls	r3, r1, #2
    b5da:	1ac0      	subs	r0, r0, r3
    b5dc:	4152      	adcs	r2, r2
    b5de:	d2d9      	bcs.n	b594 <__divsi3+0x148>
    b5e0:	0843      	lsrs	r3, r0, #1
    b5e2:	428b      	cmp	r3, r1
    b5e4:	d301      	bcc.n	b5ea <__divsi3+0x19e>
    b5e6:	004b      	lsls	r3, r1, #1
    b5e8:	1ac0      	subs	r0, r0, r3
    b5ea:	4152      	adcs	r2, r2
    b5ec:	1a41      	subs	r1, r0, r1
    b5ee:	d200      	bcs.n	b5f2 <__divsi3+0x1a6>
    b5f0:	4601      	mov	r1, r0
    b5f2:	4663      	mov	r3, ip
    b5f4:	4152      	adcs	r2, r2
    b5f6:	105b      	asrs	r3, r3, #1
    b5f8:	4610      	mov	r0, r2
    b5fa:	d301      	bcc.n	b600 <__divsi3+0x1b4>
    b5fc:	4240      	negs	r0, r0
    b5fe:	2b00      	cmp	r3, #0
    b600:	d500      	bpl.n	b604 <__divsi3+0x1b8>
    b602:	4249      	negs	r1, r1
    b604:	4770      	bx	lr
    b606:	4663      	mov	r3, ip
    b608:	105b      	asrs	r3, r3, #1
    b60a:	d300      	bcc.n	b60e <__divsi3+0x1c2>
    b60c:	4240      	negs	r0, r0
    b60e:	b501      	push	{r0, lr}
    b610:	2000      	movs	r0, #0
    b612:	f000 f805 	bl	b620 <__aeabi_idiv0>
    b616:	bd02      	pop	{r1, pc}

0000b618 <__aeabi_idivmod>:
    b618:	2900      	cmp	r1, #0
    b61a:	d0f8      	beq.n	b60e <__divsi3+0x1c2>
    b61c:	e716      	b.n	b44c <__divsi3>
    b61e:	4770      	bx	lr

0000b620 <__aeabi_idiv0>:
    b620:	4770      	bx	lr
    b622:	46c0      	nop			; (mov r8, r8)

0000b624 <__aeabi_lmul>:
    b624:	b5f0      	push	{r4, r5, r6, r7, lr}
    b626:	46ce      	mov	lr, r9
    b628:	4647      	mov	r7, r8
    b62a:	0415      	lsls	r5, r2, #16
    b62c:	0c2d      	lsrs	r5, r5, #16
    b62e:	002e      	movs	r6, r5
    b630:	b580      	push	{r7, lr}
    b632:	0407      	lsls	r7, r0, #16
    b634:	0c14      	lsrs	r4, r2, #16
    b636:	0c3f      	lsrs	r7, r7, #16
    b638:	4699      	mov	r9, r3
    b63a:	0c03      	lsrs	r3, r0, #16
    b63c:	437e      	muls	r6, r7
    b63e:	435d      	muls	r5, r3
    b640:	4367      	muls	r7, r4
    b642:	4363      	muls	r3, r4
    b644:	197f      	adds	r7, r7, r5
    b646:	0c34      	lsrs	r4, r6, #16
    b648:	19e4      	adds	r4, r4, r7
    b64a:	469c      	mov	ip, r3
    b64c:	42a5      	cmp	r5, r4
    b64e:	d903      	bls.n	b658 <__aeabi_lmul+0x34>
    b650:	2380      	movs	r3, #128	; 0x80
    b652:	025b      	lsls	r3, r3, #9
    b654:	4698      	mov	r8, r3
    b656:	44c4      	add	ip, r8
    b658:	464b      	mov	r3, r9
    b65a:	4351      	muls	r1, r2
    b65c:	4343      	muls	r3, r0
    b65e:	0436      	lsls	r6, r6, #16
    b660:	0c36      	lsrs	r6, r6, #16
    b662:	0c25      	lsrs	r5, r4, #16
    b664:	0424      	lsls	r4, r4, #16
    b666:	4465      	add	r5, ip
    b668:	19a4      	adds	r4, r4, r6
    b66a:	1859      	adds	r1, r3, r1
    b66c:	1949      	adds	r1, r1, r5
    b66e:	0020      	movs	r0, r4
    b670:	bc0c      	pop	{r2, r3}
    b672:	4690      	mov	r8, r2
    b674:	4699      	mov	r9, r3
    b676:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000b678 <atoi>:
    b678:	b510      	push	{r4, lr}
    b67a:	220a      	movs	r2, #10
    b67c:	2100      	movs	r1, #0
    b67e:	f000 fb71 	bl	bd64 <strtol>
    b682:	bd10      	pop	{r4, pc}

0000b684 <__libc_init_array>:
    b684:	b570      	push	{r4, r5, r6, lr}
    b686:	2600      	movs	r6, #0
    b688:	4d0c      	ldr	r5, [pc, #48]	; (b6bc <__libc_init_array+0x38>)
    b68a:	4c0d      	ldr	r4, [pc, #52]	; (b6c0 <__libc_init_array+0x3c>)
    b68c:	1b64      	subs	r4, r4, r5
    b68e:	10a4      	asrs	r4, r4, #2
    b690:	42a6      	cmp	r6, r4
    b692:	d109      	bne.n	b6a8 <__libc_init_array+0x24>
    b694:	2600      	movs	r6, #0
    b696:	f003 fefb 	bl	f490 <_init>
    b69a:	4d0a      	ldr	r5, [pc, #40]	; (b6c4 <__libc_init_array+0x40>)
    b69c:	4c0a      	ldr	r4, [pc, #40]	; (b6c8 <__libc_init_array+0x44>)
    b69e:	1b64      	subs	r4, r4, r5
    b6a0:	10a4      	asrs	r4, r4, #2
    b6a2:	42a6      	cmp	r6, r4
    b6a4:	d105      	bne.n	b6b2 <__libc_init_array+0x2e>
    b6a6:	bd70      	pop	{r4, r5, r6, pc}
    b6a8:	00b3      	lsls	r3, r6, #2
    b6aa:	58eb      	ldr	r3, [r5, r3]
    b6ac:	4798      	blx	r3
    b6ae:	3601      	adds	r6, #1
    b6b0:	e7ee      	b.n	b690 <__libc_init_array+0xc>
    b6b2:	00b3      	lsls	r3, r6, #2
    b6b4:	58eb      	ldr	r3, [r5, r3]
    b6b6:	4798      	blx	r3
    b6b8:	3601      	adds	r6, #1
    b6ba:	e7f2      	b.n	b6a2 <__libc_init_array+0x1e>
    b6bc:	0000f49c 	.word	0x0000f49c
    b6c0:	0000f49c 	.word	0x0000f49c
    b6c4:	0000f49c 	.word	0x0000f49c
    b6c8:	0000f4a0 	.word	0x0000f4a0

0000b6cc <malloc>:
    b6cc:	b510      	push	{r4, lr}
    b6ce:	4b03      	ldr	r3, [pc, #12]	; (b6dc <malloc+0x10>)
    b6d0:	0001      	movs	r1, r0
    b6d2:	6818      	ldr	r0, [r3, #0]
    b6d4:	f000 f87c 	bl	b7d0 <_malloc_r>
    b6d8:	bd10      	pop	{r4, pc}
    b6da:	46c0      	nop			; (mov r8, r8)
    b6dc:	2000012c 	.word	0x2000012c

0000b6e0 <free>:
    b6e0:	b510      	push	{r4, lr}
    b6e2:	4b03      	ldr	r3, [pc, #12]	; (b6f0 <free+0x10>)
    b6e4:	0001      	movs	r1, r0
    b6e6:	6818      	ldr	r0, [r3, #0]
    b6e8:	f000 f828 	bl	b73c <_free_r>
    b6ec:	bd10      	pop	{r4, pc}
    b6ee:	46c0      	nop			; (mov r8, r8)
    b6f0:	2000012c 	.word	0x2000012c

0000b6f4 <memcpy>:
    b6f4:	2300      	movs	r3, #0
    b6f6:	b510      	push	{r4, lr}
    b6f8:	429a      	cmp	r2, r3
    b6fa:	d100      	bne.n	b6fe <memcpy+0xa>
    b6fc:	bd10      	pop	{r4, pc}
    b6fe:	5ccc      	ldrb	r4, [r1, r3]
    b700:	54c4      	strb	r4, [r0, r3]
    b702:	3301      	adds	r3, #1
    b704:	e7f8      	b.n	b6f8 <memcpy+0x4>

0000b706 <memmove>:
    b706:	b510      	push	{r4, lr}
    b708:	4288      	cmp	r0, r1
    b70a:	d902      	bls.n	b712 <memmove+0xc>
    b70c:	188b      	adds	r3, r1, r2
    b70e:	4298      	cmp	r0, r3
    b710:	d308      	bcc.n	b724 <memmove+0x1e>
    b712:	2300      	movs	r3, #0
    b714:	429a      	cmp	r2, r3
    b716:	d007      	beq.n	b728 <memmove+0x22>
    b718:	5ccc      	ldrb	r4, [r1, r3]
    b71a:	54c4      	strb	r4, [r0, r3]
    b71c:	3301      	adds	r3, #1
    b71e:	e7f9      	b.n	b714 <memmove+0xe>
    b720:	5c8b      	ldrb	r3, [r1, r2]
    b722:	5483      	strb	r3, [r0, r2]
    b724:	3a01      	subs	r2, #1
    b726:	d2fb      	bcs.n	b720 <memmove+0x1a>
    b728:	bd10      	pop	{r4, pc}

0000b72a <memset>:
    b72a:	0003      	movs	r3, r0
    b72c:	1882      	adds	r2, r0, r2
    b72e:	4293      	cmp	r3, r2
    b730:	d100      	bne.n	b734 <memset+0xa>
    b732:	4770      	bx	lr
    b734:	7019      	strb	r1, [r3, #0]
    b736:	3301      	adds	r3, #1
    b738:	e7f9      	b.n	b72e <memset+0x4>
	...

0000b73c <_free_r>:
    b73c:	b570      	push	{r4, r5, r6, lr}
    b73e:	0005      	movs	r5, r0
    b740:	2900      	cmp	r1, #0
    b742:	d010      	beq.n	b766 <_free_r+0x2a>
    b744:	1f0c      	subs	r4, r1, #4
    b746:	6823      	ldr	r3, [r4, #0]
    b748:	2b00      	cmp	r3, #0
    b74a:	da00      	bge.n	b74e <_free_r+0x12>
    b74c:	18e4      	adds	r4, r4, r3
    b74e:	0028      	movs	r0, r5
    b750:	f000 fdf6 	bl	c340 <__malloc_lock>
    b754:	4a1d      	ldr	r2, [pc, #116]	; (b7cc <_free_r+0x90>)
    b756:	6813      	ldr	r3, [r2, #0]
    b758:	2b00      	cmp	r3, #0
    b75a:	d105      	bne.n	b768 <_free_r+0x2c>
    b75c:	6063      	str	r3, [r4, #4]
    b75e:	6014      	str	r4, [r2, #0]
    b760:	0028      	movs	r0, r5
    b762:	f000 fdee 	bl	c342 <__malloc_unlock>
    b766:	bd70      	pop	{r4, r5, r6, pc}
    b768:	42a3      	cmp	r3, r4
    b76a:	d909      	bls.n	b780 <_free_r+0x44>
    b76c:	6821      	ldr	r1, [r4, #0]
    b76e:	1860      	adds	r0, r4, r1
    b770:	4283      	cmp	r3, r0
    b772:	d1f3      	bne.n	b75c <_free_r+0x20>
    b774:	6818      	ldr	r0, [r3, #0]
    b776:	685b      	ldr	r3, [r3, #4]
    b778:	1841      	adds	r1, r0, r1
    b77a:	6021      	str	r1, [r4, #0]
    b77c:	e7ee      	b.n	b75c <_free_r+0x20>
    b77e:	0013      	movs	r3, r2
    b780:	685a      	ldr	r2, [r3, #4]
    b782:	2a00      	cmp	r2, #0
    b784:	d001      	beq.n	b78a <_free_r+0x4e>
    b786:	42a2      	cmp	r2, r4
    b788:	d9f9      	bls.n	b77e <_free_r+0x42>
    b78a:	6819      	ldr	r1, [r3, #0]
    b78c:	1858      	adds	r0, r3, r1
    b78e:	42a0      	cmp	r0, r4
    b790:	d10b      	bne.n	b7aa <_free_r+0x6e>
    b792:	6820      	ldr	r0, [r4, #0]
    b794:	1809      	adds	r1, r1, r0
    b796:	1858      	adds	r0, r3, r1
    b798:	6019      	str	r1, [r3, #0]
    b79a:	4282      	cmp	r2, r0
    b79c:	d1e0      	bne.n	b760 <_free_r+0x24>
    b79e:	6810      	ldr	r0, [r2, #0]
    b7a0:	6852      	ldr	r2, [r2, #4]
    b7a2:	1841      	adds	r1, r0, r1
    b7a4:	6019      	str	r1, [r3, #0]
    b7a6:	605a      	str	r2, [r3, #4]
    b7a8:	e7da      	b.n	b760 <_free_r+0x24>
    b7aa:	42a0      	cmp	r0, r4
    b7ac:	d902      	bls.n	b7b4 <_free_r+0x78>
    b7ae:	230c      	movs	r3, #12
    b7b0:	602b      	str	r3, [r5, #0]
    b7b2:	e7d5      	b.n	b760 <_free_r+0x24>
    b7b4:	6821      	ldr	r1, [r4, #0]
    b7b6:	1860      	adds	r0, r4, r1
    b7b8:	4282      	cmp	r2, r0
    b7ba:	d103      	bne.n	b7c4 <_free_r+0x88>
    b7bc:	6810      	ldr	r0, [r2, #0]
    b7be:	6852      	ldr	r2, [r2, #4]
    b7c0:	1841      	adds	r1, r0, r1
    b7c2:	6021      	str	r1, [r4, #0]
    b7c4:	6062      	str	r2, [r4, #4]
    b7c6:	605c      	str	r4, [r3, #4]
    b7c8:	e7ca      	b.n	b760 <_free_r+0x24>
    b7ca:	46c0      	nop			; (mov r8, r8)
    b7cc:	20000ed4 	.word	0x20000ed4

0000b7d0 <_malloc_r>:
    b7d0:	2303      	movs	r3, #3
    b7d2:	b570      	push	{r4, r5, r6, lr}
    b7d4:	1ccd      	adds	r5, r1, #3
    b7d6:	439d      	bics	r5, r3
    b7d8:	3508      	adds	r5, #8
    b7da:	0006      	movs	r6, r0
    b7dc:	2d0c      	cmp	r5, #12
    b7de:	d21e      	bcs.n	b81e <_malloc_r+0x4e>
    b7e0:	250c      	movs	r5, #12
    b7e2:	42a9      	cmp	r1, r5
    b7e4:	d81d      	bhi.n	b822 <_malloc_r+0x52>
    b7e6:	0030      	movs	r0, r6
    b7e8:	f000 fdaa 	bl	c340 <__malloc_lock>
    b7ec:	4a25      	ldr	r2, [pc, #148]	; (b884 <_malloc_r+0xb4>)
    b7ee:	6814      	ldr	r4, [r2, #0]
    b7f0:	0021      	movs	r1, r4
    b7f2:	2900      	cmp	r1, #0
    b7f4:	d119      	bne.n	b82a <_malloc_r+0x5a>
    b7f6:	4c24      	ldr	r4, [pc, #144]	; (b888 <_malloc_r+0xb8>)
    b7f8:	6823      	ldr	r3, [r4, #0]
    b7fa:	2b00      	cmp	r3, #0
    b7fc:	d103      	bne.n	b806 <_malloc_r+0x36>
    b7fe:	0030      	movs	r0, r6
    b800:	f000 f8dc 	bl	b9bc <_sbrk_r>
    b804:	6020      	str	r0, [r4, #0]
    b806:	0029      	movs	r1, r5
    b808:	0030      	movs	r0, r6
    b80a:	f000 f8d7 	bl	b9bc <_sbrk_r>
    b80e:	1c43      	adds	r3, r0, #1
    b810:	d12c      	bne.n	b86c <_malloc_r+0x9c>
    b812:	230c      	movs	r3, #12
    b814:	0030      	movs	r0, r6
    b816:	6033      	str	r3, [r6, #0]
    b818:	f000 fd93 	bl	c342 <__malloc_unlock>
    b81c:	e003      	b.n	b826 <_malloc_r+0x56>
    b81e:	2d00      	cmp	r5, #0
    b820:	dadf      	bge.n	b7e2 <_malloc_r+0x12>
    b822:	230c      	movs	r3, #12
    b824:	6033      	str	r3, [r6, #0]
    b826:	2000      	movs	r0, #0
    b828:	bd70      	pop	{r4, r5, r6, pc}
    b82a:	680b      	ldr	r3, [r1, #0]
    b82c:	1b5b      	subs	r3, r3, r5
    b82e:	d41a      	bmi.n	b866 <_malloc_r+0x96>
    b830:	2b0b      	cmp	r3, #11
    b832:	d903      	bls.n	b83c <_malloc_r+0x6c>
    b834:	600b      	str	r3, [r1, #0]
    b836:	18cc      	adds	r4, r1, r3
    b838:	6025      	str	r5, [r4, #0]
    b83a:	e003      	b.n	b844 <_malloc_r+0x74>
    b83c:	428c      	cmp	r4, r1
    b83e:	d10e      	bne.n	b85e <_malloc_r+0x8e>
    b840:	6863      	ldr	r3, [r4, #4]
    b842:	6013      	str	r3, [r2, #0]
    b844:	0030      	movs	r0, r6
    b846:	f000 fd7c 	bl	c342 <__malloc_unlock>
    b84a:	0020      	movs	r0, r4
    b84c:	2207      	movs	r2, #7
    b84e:	300b      	adds	r0, #11
    b850:	1d23      	adds	r3, r4, #4
    b852:	4390      	bics	r0, r2
    b854:	1ac3      	subs	r3, r0, r3
    b856:	d0e7      	beq.n	b828 <_malloc_r+0x58>
    b858:	425a      	negs	r2, r3
    b85a:	50e2      	str	r2, [r4, r3]
    b85c:	e7e4      	b.n	b828 <_malloc_r+0x58>
    b85e:	684b      	ldr	r3, [r1, #4]
    b860:	6063      	str	r3, [r4, #4]
    b862:	000c      	movs	r4, r1
    b864:	e7ee      	b.n	b844 <_malloc_r+0x74>
    b866:	000c      	movs	r4, r1
    b868:	6849      	ldr	r1, [r1, #4]
    b86a:	e7c2      	b.n	b7f2 <_malloc_r+0x22>
    b86c:	2303      	movs	r3, #3
    b86e:	1cc4      	adds	r4, r0, #3
    b870:	439c      	bics	r4, r3
    b872:	42a0      	cmp	r0, r4
    b874:	d0e0      	beq.n	b838 <_malloc_r+0x68>
    b876:	1a21      	subs	r1, r4, r0
    b878:	0030      	movs	r0, r6
    b87a:	f000 f89f 	bl	b9bc <_sbrk_r>
    b87e:	1c43      	adds	r3, r0, #1
    b880:	d1da      	bne.n	b838 <_malloc_r+0x68>
    b882:	e7c6      	b.n	b812 <_malloc_r+0x42>
    b884:	20000ed4 	.word	0x20000ed4
    b888:	20000ed8 	.word	0x20000ed8

0000b88c <iprintf>:
    b88c:	b40f      	push	{r0, r1, r2, r3}
    b88e:	4b0b      	ldr	r3, [pc, #44]	; (b8bc <iprintf+0x30>)
    b890:	b513      	push	{r0, r1, r4, lr}
    b892:	681c      	ldr	r4, [r3, #0]
    b894:	2c00      	cmp	r4, #0
    b896:	d005      	beq.n	b8a4 <iprintf+0x18>
    b898:	69a3      	ldr	r3, [r4, #24]
    b89a:	2b00      	cmp	r3, #0
    b89c:	d102      	bne.n	b8a4 <iprintf+0x18>
    b89e:	0020      	movs	r0, r4
    b8a0:	f000 fc38 	bl	c114 <__sinit>
    b8a4:	ab05      	add	r3, sp, #20
    b8a6:	9a04      	ldr	r2, [sp, #16]
    b8a8:	68a1      	ldr	r1, [r4, #8]
    b8aa:	0020      	movs	r0, r4
    b8ac:	9301      	str	r3, [sp, #4]
    b8ae:	f000 fed7 	bl	c660 <_vfiprintf_r>
    b8b2:	bc16      	pop	{r1, r2, r4}
    b8b4:	bc08      	pop	{r3}
    b8b6:	b004      	add	sp, #16
    b8b8:	4718      	bx	r3
    b8ba:	46c0      	nop			; (mov r8, r8)
    b8bc:	2000012c 	.word	0x2000012c

0000b8c0 <putchar>:
    b8c0:	4b08      	ldr	r3, [pc, #32]	; (b8e4 <putchar+0x24>)
    b8c2:	b570      	push	{r4, r5, r6, lr}
    b8c4:	681c      	ldr	r4, [r3, #0]
    b8c6:	0005      	movs	r5, r0
    b8c8:	2c00      	cmp	r4, #0
    b8ca:	d005      	beq.n	b8d8 <putchar+0x18>
    b8cc:	69a3      	ldr	r3, [r4, #24]
    b8ce:	2b00      	cmp	r3, #0
    b8d0:	d102      	bne.n	b8d8 <putchar+0x18>
    b8d2:	0020      	movs	r0, r4
    b8d4:	f000 fc1e 	bl	c114 <__sinit>
    b8d8:	0029      	movs	r1, r5
    b8da:	68a2      	ldr	r2, [r4, #8]
    b8dc:	0020      	movs	r0, r4
    b8de:	f001 f963 	bl	cba8 <_putc_r>
    b8e2:	bd70      	pop	{r4, r5, r6, pc}
    b8e4:	2000012c 	.word	0x2000012c

0000b8e8 <_puts_r>:
    b8e8:	b570      	push	{r4, r5, r6, lr}
    b8ea:	0005      	movs	r5, r0
    b8ec:	000e      	movs	r6, r1
    b8ee:	2800      	cmp	r0, #0
    b8f0:	d004      	beq.n	b8fc <_puts_r+0x14>
    b8f2:	6983      	ldr	r3, [r0, #24]
    b8f4:	2b00      	cmp	r3, #0
    b8f6:	d101      	bne.n	b8fc <_puts_r+0x14>
    b8f8:	f000 fc0c 	bl	c114 <__sinit>
    b8fc:	69ab      	ldr	r3, [r5, #24]
    b8fe:	68ac      	ldr	r4, [r5, #8]
    b900:	2b00      	cmp	r3, #0
    b902:	d102      	bne.n	b90a <_puts_r+0x22>
    b904:	0028      	movs	r0, r5
    b906:	f000 fc05 	bl	c114 <__sinit>
    b90a:	4b24      	ldr	r3, [pc, #144]	; (b99c <_puts_r+0xb4>)
    b90c:	429c      	cmp	r4, r3
    b90e:	d10f      	bne.n	b930 <_puts_r+0x48>
    b910:	686c      	ldr	r4, [r5, #4]
    b912:	89a3      	ldrh	r3, [r4, #12]
    b914:	071b      	lsls	r3, r3, #28
    b916:	d502      	bpl.n	b91e <_puts_r+0x36>
    b918:	6923      	ldr	r3, [r4, #16]
    b91a:	2b00      	cmp	r3, #0
    b91c:	d120      	bne.n	b960 <_puts_r+0x78>
    b91e:	0021      	movs	r1, r4
    b920:	0028      	movs	r0, r5
    b922:	f000 fa89 	bl	be38 <__swsetup_r>
    b926:	2800      	cmp	r0, #0
    b928:	d01a      	beq.n	b960 <_puts_r+0x78>
    b92a:	2001      	movs	r0, #1
    b92c:	4240      	negs	r0, r0
    b92e:	bd70      	pop	{r4, r5, r6, pc}
    b930:	4b1b      	ldr	r3, [pc, #108]	; (b9a0 <_puts_r+0xb8>)
    b932:	429c      	cmp	r4, r3
    b934:	d101      	bne.n	b93a <_puts_r+0x52>
    b936:	68ac      	ldr	r4, [r5, #8]
    b938:	e7eb      	b.n	b912 <_puts_r+0x2a>
    b93a:	4b1a      	ldr	r3, [pc, #104]	; (b9a4 <_puts_r+0xbc>)
    b93c:	429c      	cmp	r4, r3
    b93e:	d1e8      	bne.n	b912 <_puts_r+0x2a>
    b940:	68ec      	ldr	r4, [r5, #12]
    b942:	e7e6      	b.n	b912 <_puts_r+0x2a>
    b944:	3b01      	subs	r3, #1
    b946:	3601      	adds	r6, #1
    b948:	60a3      	str	r3, [r4, #8]
    b94a:	2b00      	cmp	r3, #0
    b94c:	da04      	bge.n	b958 <_puts_r+0x70>
    b94e:	69a2      	ldr	r2, [r4, #24]
    b950:	4293      	cmp	r3, r2
    b952:	db16      	blt.n	b982 <_puts_r+0x9a>
    b954:	290a      	cmp	r1, #10
    b956:	d014      	beq.n	b982 <_puts_r+0x9a>
    b958:	6823      	ldr	r3, [r4, #0]
    b95a:	1c5a      	adds	r2, r3, #1
    b95c:	6022      	str	r2, [r4, #0]
    b95e:	7019      	strb	r1, [r3, #0]
    b960:	7831      	ldrb	r1, [r6, #0]
    b962:	68a3      	ldr	r3, [r4, #8]
    b964:	2900      	cmp	r1, #0
    b966:	d1ed      	bne.n	b944 <_puts_r+0x5c>
    b968:	3b01      	subs	r3, #1
    b96a:	60a3      	str	r3, [r4, #8]
    b96c:	2b00      	cmp	r3, #0
    b96e:	da0f      	bge.n	b990 <_puts_r+0xa8>
    b970:	0022      	movs	r2, r4
    b972:	310a      	adds	r1, #10
    b974:	0028      	movs	r0, r5
    b976:	f000 fa09 	bl	bd8c <__swbuf_r>
    b97a:	1c43      	adds	r3, r0, #1
    b97c:	d0d5      	beq.n	b92a <_puts_r+0x42>
    b97e:	200a      	movs	r0, #10
    b980:	e7d5      	b.n	b92e <_puts_r+0x46>
    b982:	0022      	movs	r2, r4
    b984:	0028      	movs	r0, r5
    b986:	f000 fa01 	bl	bd8c <__swbuf_r>
    b98a:	1c43      	adds	r3, r0, #1
    b98c:	d1e8      	bne.n	b960 <_puts_r+0x78>
    b98e:	e7cc      	b.n	b92a <_puts_r+0x42>
    b990:	200a      	movs	r0, #10
    b992:	6823      	ldr	r3, [r4, #0]
    b994:	1c5a      	adds	r2, r3, #1
    b996:	6022      	str	r2, [r4, #0]
    b998:	7018      	strb	r0, [r3, #0]
    b99a:	e7c8      	b.n	b92e <_puts_r+0x46>
    b99c:	0000f310 	.word	0x0000f310
    b9a0:	0000f330 	.word	0x0000f330
    b9a4:	0000f2f0 	.word	0x0000f2f0

0000b9a8 <puts>:
    b9a8:	b510      	push	{r4, lr}
    b9aa:	4b03      	ldr	r3, [pc, #12]	; (b9b8 <puts+0x10>)
    b9ac:	0001      	movs	r1, r0
    b9ae:	6818      	ldr	r0, [r3, #0]
    b9b0:	f7ff ff9a 	bl	b8e8 <_puts_r>
    b9b4:	bd10      	pop	{r4, pc}
    b9b6:	46c0      	nop			; (mov r8, r8)
    b9b8:	2000012c 	.word	0x2000012c

0000b9bc <_sbrk_r>:
    b9bc:	2300      	movs	r3, #0
    b9be:	b570      	push	{r4, r5, r6, lr}
    b9c0:	4c06      	ldr	r4, [pc, #24]	; (b9dc <_sbrk_r+0x20>)
    b9c2:	0005      	movs	r5, r0
    b9c4:	0008      	movs	r0, r1
    b9c6:	6023      	str	r3, [r4, #0]
    b9c8:	f7fa ff6c 	bl	68a4 <_sbrk>
    b9cc:	1c43      	adds	r3, r0, #1
    b9ce:	d103      	bne.n	b9d8 <_sbrk_r+0x1c>
    b9d0:	6823      	ldr	r3, [r4, #0]
    b9d2:	2b00      	cmp	r3, #0
    b9d4:	d000      	beq.n	b9d8 <_sbrk_r+0x1c>
    b9d6:	602b      	str	r3, [r5, #0]
    b9d8:	bd70      	pop	{r4, r5, r6, pc}
    b9da:	46c0      	nop			; (mov r8, r8)
    b9dc:	200012b8 	.word	0x200012b8

0000b9e0 <setbuf>:
    b9e0:	424a      	negs	r2, r1
    b9e2:	414a      	adcs	r2, r1
    b9e4:	2380      	movs	r3, #128	; 0x80
    b9e6:	b510      	push	{r4, lr}
    b9e8:	0052      	lsls	r2, r2, #1
    b9ea:	00db      	lsls	r3, r3, #3
    b9ec:	f000 f802 	bl	b9f4 <setvbuf>
    b9f0:	bd10      	pop	{r4, pc}
	...

0000b9f4 <setvbuf>:
    b9f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b9f6:	001d      	movs	r5, r3
    b9f8:	4b4f      	ldr	r3, [pc, #316]	; (bb38 <setvbuf+0x144>)
    b9fa:	b085      	sub	sp, #20
    b9fc:	681e      	ldr	r6, [r3, #0]
    b9fe:	0004      	movs	r4, r0
    ba00:	000f      	movs	r7, r1
    ba02:	9200      	str	r2, [sp, #0]
    ba04:	2e00      	cmp	r6, #0
    ba06:	d005      	beq.n	ba14 <setvbuf+0x20>
    ba08:	69b3      	ldr	r3, [r6, #24]
    ba0a:	2b00      	cmp	r3, #0
    ba0c:	d102      	bne.n	ba14 <setvbuf+0x20>
    ba0e:	0030      	movs	r0, r6
    ba10:	f000 fb80 	bl	c114 <__sinit>
    ba14:	4b49      	ldr	r3, [pc, #292]	; (bb3c <setvbuf+0x148>)
    ba16:	429c      	cmp	r4, r3
    ba18:	d150      	bne.n	babc <setvbuf+0xc8>
    ba1a:	6874      	ldr	r4, [r6, #4]
    ba1c:	9b00      	ldr	r3, [sp, #0]
    ba1e:	2b02      	cmp	r3, #2
    ba20:	d005      	beq.n	ba2e <setvbuf+0x3a>
    ba22:	2b01      	cmp	r3, #1
    ba24:	d900      	bls.n	ba28 <setvbuf+0x34>
    ba26:	e084      	b.n	bb32 <setvbuf+0x13e>
    ba28:	2d00      	cmp	r5, #0
    ba2a:	da00      	bge.n	ba2e <setvbuf+0x3a>
    ba2c:	e081      	b.n	bb32 <setvbuf+0x13e>
    ba2e:	0021      	movs	r1, r4
    ba30:	0030      	movs	r0, r6
    ba32:	f000 fb01 	bl	c038 <_fflush_r>
    ba36:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ba38:	2900      	cmp	r1, #0
    ba3a:	d008      	beq.n	ba4e <setvbuf+0x5a>
    ba3c:	0023      	movs	r3, r4
    ba3e:	3344      	adds	r3, #68	; 0x44
    ba40:	4299      	cmp	r1, r3
    ba42:	d002      	beq.n	ba4a <setvbuf+0x56>
    ba44:	0030      	movs	r0, r6
    ba46:	f7ff fe79 	bl	b73c <_free_r>
    ba4a:	2300      	movs	r3, #0
    ba4c:	6363      	str	r3, [r4, #52]	; 0x34
    ba4e:	2300      	movs	r3, #0
    ba50:	61a3      	str	r3, [r4, #24]
    ba52:	6063      	str	r3, [r4, #4]
    ba54:	89a3      	ldrh	r3, [r4, #12]
    ba56:	061b      	lsls	r3, r3, #24
    ba58:	d503      	bpl.n	ba62 <setvbuf+0x6e>
    ba5a:	6921      	ldr	r1, [r4, #16]
    ba5c:	0030      	movs	r0, r6
    ba5e:	f7ff fe6d 	bl	b73c <_free_r>
    ba62:	89a3      	ldrh	r3, [r4, #12]
    ba64:	4a36      	ldr	r2, [pc, #216]	; (bb40 <setvbuf+0x14c>)
    ba66:	4013      	ands	r3, r2
    ba68:	81a3      	strh	r3, [r4, #12]
    ba6a:	9b00      	ldr	r3, [sp, #0]
    ba6c:	2b02      	cmp	r3, #2
    ba6e:	d05a      	beq.n	bb26 <setvbuf+0x132>
    ba70:	ab03      	add	r3, sp, #12
    ba72:	aa02      	add	r2, sp, #8
    ba74:	0021      	movs	r1, r4
    ba76:	0030      	movs	r0, r6
    ba78:	f000 fbe4 	bl	c244 <__swhatbuf_r>
    ba7c:	89a3      	ldrh	r3, [r4, #12]
    ba7e:	4318      	orrs	r0, r3
    ba80:	81a0      	strh	r0, [r4, #12]
    ba82:	2d00      	cmp	r5, #0
    ba84:	d124      	bne.n	bad0 <setvbuf+0xdc>
    ba86:	9d02      	ldr	r5, [sp, #8]
    ba88:	0028      	movs	r0, r5
    ba8a:	f7ff fe1f 	bl	b6cc <malloc>
    ba8e:	9501      	str	r5, [sp, #4]
    ba90:	1e07      	subs	r7, r0, #0
    ba92:	d142      	bne.n	bb1a <setvbuf+0x126>
    ba94:	9b02      	ldr	r3, [sp, #8]
    ba96:	9301      	str	r3, [sp, #4]
    ba98:	42ab      	cmp	r3, r5
    ba9a:	d139      	bne.n	bb10 <setvbuf+0x11c>
    ba9c:	2001      	movs	r0, #1
    ba9e:	4240      	negs	r0, r0
    baa0:	2302      	movs	r3, #2
    baa2:	89a2      	ldrh	r2, [r4, #12]
    baa4:	4313      	orrs	r3, r2
    baa6:	81a3      	strh	r3, [r4, #12]
    baa8:	2300      	movs	r3, #0
    baaa:	60a3      	str	r3, [r4, #8]
    baac:	0023      	movs	r3, r4
    baae:	3347      	adds	r3, #71	; 0x47
    bab0:	6023      	str	r3, [r4, #0]
    bab2:	6123      	str	r3, [r4, #16]
    bab4:	2301      	movs	r3, #1
    bab6:	6163      	str	r3, [r4, #20]
    bab8:	b005      	add	sp, #20
    baba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    babc:	4b21      	ldr	r3, [pc, #132]	; (bb44 <setvbuf+0x150>)
    babe:	429c      	cmp	r4, r3
    bac0:	d101      	bne.n	bac6 <setvbuf+0xd2>
    bac2:	68b4      	ldr	r4, [r6, #8]
    bac4:	e7aa      	b.n	ba1c <setvbuf+0x28>
    bac6:	4b20      	ldr	r3, [pc, #128]	; (bb48 <setvbuf+0x154>)
    bac8:	429c      	cmp	r4, r3
    baca:	d1a7      	bne.n	ba1c <setvbuf+0x28>
    bacc:	68f4      	ldr	r4, [r6, #12]
    bace:	e7a5      	b.n	ba1c <setvbuf+0x28>
    bad0:	2f00      	cmp	r7, #0
    bad2:	d0d9      	beq.n	ba88 <setvbuf+0x94>
    bad4:	69b3      	ldr	r3, [r6, #24]
    bad6:	2b00      	cmp	r3, #0
    bad8:	d102      	bne.n	bae0 <setvbuf+0xec>
    bada:	0030      	movs	r0, r6
    badc:	f000 fb1a 	bl	c114 <__sinit>
    bae0:	9b00      	ldr	r3, [sp, #0]
    bae2:	2b01      	cmp	r3, #1
    bae4:	d103      	bne.n	baee <setvbuf+0xfa>
    bae6:	89a3      	ldrh	r3, [r4, #12]
    bae8:	9a00      	ldr	r2, [sp, #0]
    baea:	431a      	orrs	r2, r3
    baec:	81a2      	strh	r2, [r4, #12]
    baee:	2008      	movs	r0, #8
    baf0:	89a3      	ldrh	r3, [r4, #12]
    baf2:	6027      	str	r7, [r4, #0]
    baf4:	6127      	str	r7, [r4, #16]
    baf6:	6165      	str	r5, [r4, #20]
    baf8:	4018      	ands	r0, r3
    bafa:	d018      	beq.n	bb2e <setvbuf+0x13a>
    bafc:	2001      	movs	r0, #1
    bafe:	4018      	ands	r0, r3
    bb00:	2300      	movs	r3, #0
    bb02:	4298      	cmp	r0, r3
    bb04:	d011      	beq.n	bb2a <setvbuf+0x136>
    bb06:	426d      	negs	r5, r5
    bb08:	60a3      	str	r3, [r4, #8]
    bb0a:	61a5      	str	r5, [r4, #24]
    bb0c:	0018      	movs	r0, r3
    bb0e:	e7d3      	b.n	bab8 <setvbuf+0xc4>
    bb10:	9801      	ldr	r0, [sp, #4]
    bb12:	f7ff fddb 	bl	b6cc <malloc>
    bb16:	1e07      	subs	r7, r0, #0
    bb18:	d0c0      	beq.n	ba9c <setvbuf+0xa8>
    bb1a:	2380      	movs	r3, #128	; 0x80
    bb1c:	89a2      	ldrh	r2, [r4, #12]
    bb1e:	9d01      	ldr	r5, [sp, #4]
    bb20:	4313      	orrs	r3, r2
    bb22:	81a3      	strh	r3, [r4, #12]
    bb24:	e7d6      	b.n	bad4 <setvbuf+0xe0>
    bb26:	2000      	movs	r0, #0
    bb28:	e7ba      	b.n	baa0 <setvbuf+0xac>
    bb2a:	60a5      	str	r5, [r4, #8]
    bb2c:	e7c4      	b.n	bab8 <setvbuf+0xc4>
    bb2e:	60a0      	str	r0, [r4, #8]
    bb30:	e7c2      	b.n	bab8 <setvbuf+0xc4>
    bb32:	2001      	movs	r0, #1
    bb34:	4240      	negs	r0, r0
    bb36:	e7bf      	b.n	bab8 <setvbuf+0xc4>
    bb38:	2000012c 	.word	0x2000012c
    bb3c:	0000f310 	.word	0x0000f310
    bb40:	fffff35c 	.word	0xfffff35c
    bb44:	0000f330 	.word	0x0000f330
    bb48:	0000f2f0 	.word	0x0000f2f0

0000bb4c <siprintf>:
    bb4c:	b40e      	push	{r1, r2, r3}
    bb4e:	b510      	push	{r4, lr}
    bb50:	b09d      	sub	sp, #116	; 0x74
    bb52:	a902      	add	r1, sp, #8
    bb54:	9002      	str	r0, [sp, #8]
    bb56:	6108      	str	r0, [r1, #16]
    bb58:	480b      	ldr	r0, [pc, #44]	; (bb88 <siprintf+0x3c>)
    bb5a:	2482      	movs	r4, #130	; 0x82
    bb5c:	6088      	str	r0, [r1, #8]
    bb5e:	6148      	str	r0, [r1, #20]
    bb60:	2001      	movs	r0, #1
    bb62:	4240      	negs	r0, r0
    bb64:	ab1f      	add	r3, sp, #124	; 0x7c
    bb66:	81c8      	strh	r0, [r1, #14]
    bb68:	4808      	ldr	r0, [pc, #32]	; (bb8c <siprintf+0x40>)
    bb6a:	cb04      	ldmia	r3!, {r2}
    bb6c:	00a4      	lsls	r4, r4, #2
    bb6e:	6800      	ldr	r0, [r0, #0]
    bb70:	9301      	str	r3, [sp, #4]
    bb72:	818c      	strh	r4, [r1, #12]
    bb74:	f000 fc48 	bl	c408 <_svfiprintf_r>
    bb78:	2300      	movs	r3, #0
    bb7a:	9a02      	ldr	r2, [sp, #8]
    bb7c:	7013      	strb	r3, [r2, #0]
    bb7e:	b01d      	add	sp, #116	; 0x74
    bb80:	bc10      	pop	{r4}
    bb82:	bc08      	pop	{r3}
    bb84:	b003      	add	sp, #12
    bb86:	4718      	bx	r3
    bb88:	7fffffff 	.word	0x7fffffff
    bb8c:	2000012c 	.word	0x2000012c

0000bb90 <strcpy>:
    bb90:	1c03      	adds	r3, r0, #0
    bb92:	780a      	ldrb	r2, [r1, #0]
    bb94:	3101      	adds	r1, #1
    bb96:	701a      	strb	r2, [r3, #0]
    bb98:	3301      	adds	r3, #1
    bb9a:	2a00      	cmp	r2, #0
    bb9c:	d1f9      	bne.n	bb92 <strcpy+0x2>
    bb9e:	4770      	bx	lr

0000bba0 <strdup>:
    bba0:	b510      	push	{r4, lr}
    bba2:	4b03      	ldr	r3, [pc, #12]	; (bbb0 <strdup+0x10>)
    bba4:	0001      	movs	r1, r0
    bba6:	6818      	ldr	r0, [r3, #0]
    bba8:	f000 f804 	bl	bbb4 <_strdup_r>
    bbac:	bd10      	pop	{r4, pc}
    bbae:	46c0      	nop			; (mov r8, r8)
    bbb0:	2000012c 	.word	0x2000012c

0000bbb4 <_strdup_r>:
    bbb4:	b570      	push	{r4, r5, r6, lr}
    bbb6:	0005      	movs	r5, r0
    bbb8:	0008      	movs	r0, r1
    bbba:	000e      	movs	r6, r1
    bbbc:	f000 f80d 	bl	bbda <strlen>
    bbc0:	1c44      	adds	r4, r0, #1
    bbc2:	0021      	movs	r1, r4
    bbc4:	0028      	movs	r0, r5
    bbc6:	f7ff fe03 	bl	b7d0 <_malloc_r>
    bbca:	1e05      	subs	r5, r0, #0
    bbcc:	d003      	beq.n	bbd6 <_strdup_r+0x22>
    bbce:	0022      	movs	r2, r4
    bbd0:	0031      	movs	r1, r6
    bbd2:	f7ff fd8f 	bl	b6f4 <memcpy>
    bbd6:	0028      	movs	r0, r5
    bbd8:	bd70      	pop	{r4, r5, r6, pc}

0000bbda <strlen>:
    bbda:	2300      	movs	r3, #0
    bbdc:	5cc2      	ldrb	r2, [r0, r3]
    bbde:	3301      	adds	r3, #1
    bbe0:	2a00      	cmp	r2, #0
    bbe2:	d1fb      	bne.n	bbdc <strlen+0x2>
    bbe4:	1e58      	subs	r0, r3, #1
    bbe6:	4770      	bx	lr

0000bbe8 <strncmp>:
    bbe8:	2300      	movs	r3, #0
    bbea:	b530      	push	{r4, r5, lr}
    bbec:	429a      	cmp	r2, r3
    bbee:	d00a      	beq.n	bc06 <strncmp+0x1e>
    bbf0:	3a01      	subs	r2, #1
    bbf2:	5cc4      	ldrb	r4, [r0, r3]
    bbf4:	5ccd      	ldrb	r5, [r1, r3]
    bbf6:	42ac      	cmp	r4, r5
    bbf8:	d104      	bne.n	bc04 <strncmp+0x1c>
    bbfa:	429a      	cmp	r2, r3
    bbfc:	d002      	beq.n	bc04 <strncmp+0x1c>
    bbfe:	3301      	adds	r3, #1
    bc00:	2c00      	cmp	r4, #0
    bc02:	d1f6      	bne.n	bbf2 <strncmp+0xa>
    bc04:	1b63      	subs	r3, r4, r5
    bc06:	0018      	movs	r0, r3
    bc08:	bd30      	pop	{r4, r5, pc}

0000bc0a <strncpy>:
    bc0a:	b570      	push	{r4, r5, r6, lr}
    bc0c:	0004      	movs	r4, r0
    bc0e:	2a00      	cmp	r2, #0
    bc10:	d100      	bne.n	bc14 <strncpy+0xa>
    bc12:	bd70      	pop	{r4, r5, r6, pc}
    bc14:	780d      	ldrb	r5, [r1, #0]
    bc16:	1e56      	subs	r6, r2, #1
    bc18:	1c63      	adds	r3, r4, #1
    bc1a:	7025      	strb	r5, [r4, #0]
    bc1c:	3101      	adds	r1, #1
    bc1e:	2d00      	cmp	r5, #0
    bc20:	d105      	bne.n	bc2e <strncpy+0x24>
    bc22:	18a4      	adds	r4, r4, r2
    bc24:	429c      	cmp	r4, r3
    bc26:	d0f4      	beq.n	bc12 <strncpy+0x8>
    bc28:	701d      	strb	r5, [r3, #0]
    bc2a:	3301      	adds	r3, #1
    bc2c:	e7fa      	b.n	bc24 <strncpy+0x1a>
    bc2e:	001c      	movs	r4, r3
    bc30:	0032      	movs	r2, r6
    bc32:	e7ec      	b.n	bc0e <strncpy+0x4>

0000bc34 <strrchr>:
    bc34:	b570      	push	{r4, r5, r6, lr}
    bc36:	000d      	movs	r5, r1
    bc38:	2400      	movs	r4, #0
    bc3a:	2900      	cmp	r1, #0
    bc3c:	d105      	bne.n	bc4a <strrchr+0x16>
    bc3e:	f001 f835 	bl	ccac <strchr>
    bc42:	0004      	movs	r4, r0
    bc44:	e006      	b.n	bc54 <strrchr+0x20>
    bc46:	001c      	movs	r4, r3
    bc48:	1c58      	adds	r0, r3, #1
    bc4a:	0029      	movs	r1, r5
    bc4c:	f001 f82e 	bl	ccac <strchr>
    bc50:	1e03      	subs	r3, r0, #0
    bc52:	d1f8      	bne.n	bc46 <strrchr+0x12>
    bc54:	0020      	movs	r0, r4
    bc56:	bd70      	pop	{r4, r5, r6, pc}

0000bc58 <_strtol_l.isra.0>:
    bc58:	b5f0      	push	{r4, r5, r6, r7, lr}
    bc5a:	001f      	movs	r7, r3
    bc5c:	000e      	movs	r6, r1
    bc5e:	b087      	sub	sp, #28
    bc60:	9005      	str	r0, [sp, #20]
    bc62:	9103      	str	r1, [sp, #12]
    bc64:	9202      	str	r2, [sp, #8]
    bc66:	980c      	ldr	r0, [sp, #48]	; 0x30
    bc68:	7834      	ldrb	r4, [r6, #0]
    bc6a:	f000 fae8 	bl	c23e <__locale_ctype_ptr_l>
    bc6e:	2208      	movs	r2, #8
    bc70:	1900      	adds	r0, r0, r4
    bc72:	7843      	ldrb	r3, [r0, #1]
    bc74:	1c75      	adds	r5, r6, #1
    bc76:	4013      	ands	r3, r2
    bc78:	d10c      	bne.n	bc94 <_strtol_l.isra.0+0x3c>
    bc7a:	2c2d      	cmp	r4, #45	; 0x2d
    bc7c:	d10c      	bne.n	bc98 <_strtol_l.isra.0+0x40>
    bc7e:	3301      	adds	r3, #1
    bc80:	782c      	ldrb	r4, [r5, #0]
    bc82:	9301      	str	r3, [sp, #4]
    bc84:	1cb5      	adds	r5, r6, #2
    bc86:	2f00      	cmp	r7, #0
    bc88:	d00c      	beq.n	bca4 <_strtol_l.isra.0+0x4c>
    bc8a:	2f10      	cmp	r7, #16
    bc8c:	d114      	bne.n	bcb8 <_strtol_l.isra.0+0x60>
    bc8e:	2c30      	cmp	r4, #48	; 0x30
    bc90:	d00a      	beq.n	bca8 <_strtol_l.isra.0+0x50>
    bc92:	e011      	b.n	bcb8 <_strtol_l.isra.0+0x60>
    bc94:	002e      	movs	r6, r5
    bc96:	e7e6      	b.n	bc66 <_strtol_l.isra.0+0xe>
    bc98:	9301      	str	r3, [sp, #4]
    bc9a:	2c2b      	cmp	r4, #43	; 0x2b
    bc9c:	d1f3      	bne.n	bc86 <_strtol_l.isra.0+0x2e>
    bc9e:	782c      	ldrb	r4, [r5, #0]
    bca0:	1cb5      	adds	r5, r6, #2
    bca2:	e7f0      	b.n	bc86 <_strtol_l.isra.0+0x2e>
    bca4:	2c30      	cmp	r4, #48	; 0x30
    bca6:	d12f      	bne.n	bd08 <_strtol_l.isra.0+0xb0>
    bca8:	2220      	movs	r2, #32
    bcaa:	782b      	ldrb	r3, [r5, #0]
    bcac:	4393      	bics	r3, r2
    bcae:	2b58      	cmp	r3, #88	; 0x58
    bcb0:	d151      	bne.n	bd56 <_strtol_l.isra.0+0xfe>
    bcb2:	2710      	movs	r7, #16
    bcb4:	786c      	ldrb	r4, [r5, #1]
    bcb6:	3502      	adds	r5, #2
    bcb8:	9b01      	ldr	r3, [sp, #4]
    bcba:	4a29      	ldr	r2, [pc, #164]	; (bd60 <_strtol_l.isra.0+0x108>)
    bcbc:	0039      	movs	r1, r7
    bcbe:	189e      	adds	r6, r3, r2
    bcc0:	0030      	movs	r0, r6
    bcc2:	f7ff fbbf 	bl	b444 <__aeabi_uidivmod>
    bcc6:	0030      	movs	r0, r6
    bcc8:	9104      	str	r1, [sp, #16]
    bcca:	0039      	movs	r1, r7
    bccc:	f7ff fb34 	bl	b338 <__udivsi3>
    bcd0:	2101      	movs	r1, #1
    bcd2:	2300      	movs	r3, #0
    bcd4:	4249      	negs	r1, r1
    bcd6:	0002      	movs	r2, r0
    bcd8:	468c      	mov	ip, r1
    bcda:	0018      	movs	r0, r3
    bcdc:	0021      	movs	r1, r4
    bcde:	3930      	subs	r1, #48	; 0x30
    bce0:	2909      	cmp	r1, #9
    bce2:	d813      	bhi.n	bd0c <_strtol_l.isra.0+0xb4>
    bce4:	000c      	movs	r4, r1
    bce6:	42a7      	cmp	r7, r4
    bce8:	dd1c      	ble.n	bd24 <_strtol_l.isra.0+0xcc>
    bcea:	1c59      	adds	r1, r3, #1
    bcec:	d009      	beq.n	bd02 <_strtol_l.isra.0+0xaa>
    bcee:	4663      	mov	r3, ip
    bcf0:	4282      	cmp	r2, r0
    bcf2:	d306      	bcc.n	bd02 <_strtol_l.isra.0+0xaa>
    bcf4:	d102      	bne.n	bcfc <_strtol_l.isra.0+0xa4>
    bcf6:	9904      	ldr	r1, [sp, #16]
    bcf8:	42a1      	cmp	r1, r4
    bcfa:	db02      	blt.n	bd02 <_strtol_l.isra.0+0xaa>
    bcfc:	2301      	movs	r3, #1
    bcfe:	4378      	muls	r0, r7
    bd00:	1820      	adds	r0, r4, r0
    bd02:	782c      	ldrb	r4, [r5, #0]
    bd04:	3501      	adds	r5, #1
    bd06:	e7e9      	b.n	bcdc <_strtol_l.isra.0+0x84>
    bd08:	270a      	movs	r7, #10
    bd0a:	e7d5      	b.n	bcb8 <_strtol_l.isra.0+0x60>
    bd0c:	0021      	movs	r1, r4
    bd0e:	3941      	subs	r1, #65	; 0x41
    bd10:	2919      	cmp	r1, #25
    bd12:	d801      	bhi.n	bd18 <_strtol_l.isra.0+0xc0>
    bd14:	3c37      	subs	r4, #55	; 0x37
    bd16:	e7e6      	b.n	bce6 <_strtol_l.isra.0+0x8e>
    bd18:	0021      	movs	r1, r4
    bd1a:	3961      	subs	r1, #97	; 0x61
    bd1c:	2919      	cmp	r1, #25
    bd1e:	d801      	bhi.n	bd24 <_strtol_l.isra.0+0xcc>
    bd20:	3c57      	subs	r4, #87	; 0x57
    bd22:	e7e0      	b.n	bce6 <_strtol_l.isra.0+0x8e>
    bd24:	1c5a      	adds	r2, r3, #1
    bd26:	d108      	bne.n	bd3a <_strtol_l.isra.0+0xe2>
    bd28:	9a05      	ldr	r2, [sp, #20]
    bd2a:	3323      	adds	r3, #35	; 0x23
    bd2c:	6013      	str	r3, [r2, #0]
    bd2e:	9b02      	ldr	r3, [sp, #8]
    bd30:	0030      	movs	r0, r6
    bd32:	2b00      	cmp	r3, #0
    bd34:	d10b      	bne.n	bd4e <_strtol_l.isra.0+0xf6>
    bd36:	b007      	add	sp, #28
    bd38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bd3a:	9a01      	ldr	r2, [sp, #4]
    bd3c:	2a00      	cmp	r2, #0
    bd3e:	d000      	beq.n	bd42 <_strtol_l.isra.0+0xea>
    bd40:	4240      	negs	r0, r0
    bd42:	9a02      	ldr	r2, [sp, #8]
    bd44:	2a00      	cmp	r2, #0
    bd46:	d0f6      	beq.n	bd36 <_strtol_l.isra.0+0xde>
    bd48:	9a03      	ldr	r2, [sp, #12]
    bd4a:	2b00      	cmp	r3, #0
    bd4c:	d000      	beq.n	bd50 <_strtol_l.isra.0+0xf8>
    bd4e:	1e6a      	subs	r2, r5, #1
    bd50:	9b02      	ldr	r3, [sp, #8]
    bd52:	601a      	str	r2, [r3, #0]
    bd54:	e7ef      	b.n	bd36 <_strtol_l.isra.0+0xde>
    bd56:	2430      	movs	r4, #48	; 0x30
    bd58:	2f00      	cmp	r7, #0
    bd5a:	d1ad      	bne.n	bcb8 <_strtol_l.isra.0+0x60>
    bd5c:	3708      	adds	r7, #8
    bd5e:	e7ab      	b.n	bcb8 <_strtol_l.isra.0+0x60>
    bd60:	7fffffff 	.word	0x7fffffff

0000bd64 <strtol>:
    bd64:	b537      	push	{r0, r1, r2, r4, r5, lr}
    bd66:	0013      	movs	r3, r2
    bd68:	4a06      	ldr	r2, [pc, #24]	; (bd84 <strtol+0x20>)
    bd6a:	0005      	movs	r5, r0
    bd6c:	6810      	ldr	r0, [r2, #0]
    bd6e:	6a04      	ldr	r4, [r0, #32]
    bd70:	2c00      	cmp	r4, #0
    bd72:	d100      	bne.n	bd76 <strtol+0x12>
    bd74:	4c04      	ldr	r4, [pc, #16]	; (bd88 <strtol+0x24>)
    bd76:	000a      	movs	r2, r1
    bd78:	9400      	str	r4, [sp, #0]
    bd7a:	0029      	movs	r1, r5
    bd7c:	f7ff ff6c 	bl	bc58 <_strtol_l.isra.0>
    bd80:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    bd82:	46c0      	nop			; (mov r8, r8)
    bd84:	2000012c 	.word	0x2000012c
    bd88:	20000190 	.word	0x20000190

0000bd8c <__swbuf_r>:
    bd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bd8e:	0005      	movs	r5, r0
    bd90:	000e      	movs	r6, r1
    bd92:	0014      	movs	r4, r2
    bd94:	2800      	cmp	r0, #0
    bd96:	d004      	beq.n	bda2 <__swbuf_r+0x16>
    bd98:	6983      	ldr	r3, [r0, #24]
    bd9a:	2b00      	cmp	r3, #0
    bd9c:	d101      	bne.n	bda2 <__swbuf_r+0x16>
    bd9e:	f000 f9b9 	bl	c114 <__sinit>
    bda2:	4b22      	ldr	r3, [pc, #136]	; (be2c <__swbuf_r+0xa0>)
    bda4:	429c      	cmp	r4, r3
    bda6:	d12d      	bne.n	be04 <__swbuf_r+0x78>
    bda8:	686c      	ldr	r4, [r5, #4]
    bdaa:	69a3      	ldr	r3, [r4, #24]
    bdac:	60a3      	str	r3, [r4, #8]
    bdae:	89a3      	ldrh	r3, [r4, #12]
    bdb0:	071b      	lsls	r3, r3, #28
    bdb2:	d531      	bpl.n	be18 <__swbuf_r+0x8c>
    bdb4:	6923      	ldr	r3, [r4, #16]
    bdb6:	2b00      	cmp	r3, #0
    bdb8:	d02e      	beq.n	be18 <__swbuf_r+0x8c>
    bdba:	6823      	ldr	r3, [r4, #0]
    bdbc:	6922      	ldr	r2, [r4, #16]
    bdbe:	b2f7      	uxtb	r7, r6
    bdc0:	1a98      	subs	r0, r3, r2
    bdc2:	6963      	ldr	r3, [r4, #20]
    bdc4:	b2f6      	uxtb	r6, r6
    bdc6:	4298      	cmp	r0, r3
    bdc8:	db05      	blt.n	bdd6 <__swbuf_r+0x4a>
    bdca:	0021      	movs	r1, r4
    bdcc:	0028      	movs	r0, r5
    bdce:	f000 f933 	bl	c038 <_fflush_r>
    bdd2:	2800      	cmp	r0, #0
    bdd4:	d126      	bne.n	be24 <__swbuf_r+0x98>
    bdd6:	68a3      	ldr	r3, [r4, #8]
    bdd8:	3001      	adds	r0, #1
    bdda:	3b01      	subs	r3, #1
    bddc:	60a3      	str	r3, [r4, #8]
    bdde:	6823      	ldr	r3, [r4, #0]
    bde0:	1c5a      	adds	r2, r3, #1
    bde2:	6022      	str	r2, [r4, #0]
    bde4:	701f      	strb	r7, [r3, #0]
    bde6:	6963      	ldr	r3, [r4, #20]
    bde8:	4298      	cmp	r0, r3
    bdea:	d004      	beq.n	bdf6 <__swbuf_r+0x6a>
    bdec:	89a3      	ldrh	r3, [r4, #12]
    bdee:	07db      	lsls	r3, r3, #31
    bdf0:	d51a      	bpl.n	be28 <__swbuf_r+0x9c>
    bdf2:	2e0a      	cmp	r6, #10
    bdf4:	d118      	bne.n	be28 <__swbuf_r+0x9c>
    bdf6:	0021      	movs	r1, r4
    bdf8:	0028      	movs	r0, r5
    bdfa:	f000 f91d 	bl	c038 <_fflush_r>
    bdfe:	2800      	cmp	r0, #0
    be00:	d012      	beq.n	be28 <__swbuf_r+0x9c>
    be02:	e00f      	b.n	be24 <__swbuf_r+0x98>
    be04:	4b0a      	ldr	r3, [pc, #40]	; (be30 <__swbuf_r+0xa4>)
    be06:	429c      	cmp	r4, r3
    be08:	d101      	bne.n	be0e <__swbuf_r+0x82>
    be0a:	68ac      	ldr	r4, [r5, #8]
    be0c:	e7cd      	b.n	bdaa <__swbuf_r+0x1e>
    be0e:	4b09      	ldr	r3, [pc, #36]	; (be34 <__swbuf_r+0xa8>)
    be10:	429c      	cmp	r4, r3
    be12:	d1ca      	bne.n	bdaa <__swbuf_r+0x1e>
    be14:	68ec      	ldr	r4, [r5, #12]
    be16:	e7c8      	b.n	bdaa <__swbuf_r+0x1e>
    be18:	0021      	movs	r1, r4
    be1a:	0028      	movs	r0, r5
    be1c:	f000 f80c 	bl	be38 <__swsetup_r>
    be20:	2800      	cmp	r0, #0
    be22:	d0ca      	beq.n	bdba <__swbuf_r+0x2e>
    be24:	2601      	movs	r6, #1
    be26:	4276      	negs	r6, r6
    be28:	0030      	movs	r0, r6
    be2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    be2c:	0000f310 	.word	0x0000f310
    be30:	0000f330 	.word	0x0000f330
    be34:	0000f2f0 	.word	0x0000f2f0

0000be38 <__swsetup_r>:
    be38:	4b36      	ldr	r3, [pc, #216]	; (bf14 <__swsetup_r+0xdc>)
    be3a:	b570      	push	{r4, r5, r6, lr}
    be3c:	681d      	ldr	r5, [r3, #0]
    be3e:	0006      	movs	r6, r0
    be40:	000c      	movs	r4, r1
    be42:	2d00      	cmp	r5, #0
    be44:	d005      	beq.n	be52 <__swsetup_r+0x1a>
    be46:	69ab      	ldr	r3, [r5, #24]
    be48:	2b00      	cmp	r3, #0
    be4a:	d102      	bne.n	be52 <__swsetup_r+0x1a>
    be4c:	0028      	movs	r0, r5
    be4e:	f000 f961 	bl	c114 <__sinit>
    be52:	4b31      	ldr	r3, [pc, #196]	; (bf18 <__swsetup_r+0xe0>)
    be54:	429c      	cmp	r4, r3
    be56:	d10f      	bne.n	be78 <__swsetup_r+0x40>
    be58:	686c      	ldr	r4, [r5, #4]
    be5a:	230c      	movs	r3, #12
    be5c:	5ee2      	ldrsh	r2, [r4, r3]
    be5e:	b293      	uxth	r3, r2
    be60:	0719      	lsls	r1, r3, #28
    be62:	d42d      	bmi.n	bec0 <__swsetup_r+0x88>
    be64:	06d9      	lsls	r1, r3, #27
    be66:	d411      	bmi.n	be8c <__swsetup_r+0x54>
    be68:	2309      	movs	r3, #9
    be6a:	2001      	movs	r0, #1
    be6c:	6033      	str	r3, [r6, #0]
    be6e:	3337      	adds	r3, #55	; 0x37
    be70:	4313      	orrs	r3, r2
    be72:	81a3      	strh	r3, [r4, #12]
    be74:	4240      	negs	r0, r0
    be76:	bd70      	pop	{r4, r5, r6, pc}
    be78:	4b28      	ldr	r3, [pc, #160]	; (bf1c <__swsetup_r+0xe4>)
    be7a:	429c      	cmp	r4, r3
    be7c:	d101      	bne.n	be82 <__swsetup_r+0x4a>
    be7e:	68ac      	ldr	r4, [r5, #8]
    be80:	e7eb      	b.n	be5a <__swsetup_r+0x22>
    be82:	4b27      	ldr	r3, [pc, #156]	; (bf20 <__swsetup_r+0xe8>)
    be84:	429c      	cmp	r4, r3
    be86:	d1e8      	bne.n	be5a <__swsetup_r+0x22>
    be88:	68ec      	ldr	r4, [r5, #12]
    be8a:	e7e6      	b.n	be5a <__swsetup_r+0x22>
    be8c:	075b      	lsls	r3, r3, #29
    be8e:	d513      	bpl.n	beb8 <__swsetup_r+0x80>
    be90:	6b61      	ldr	r1, [r4, #52]	; 0x34
    be92:	2900      	cmp	r1, #0
    be94:	d008      	beq.n	bea8 <__swsetup_r+0x70>
    be96:	0023      	movs	r3, r4
    be98:	3344      	adds	r3, #68	; 0x44
    be9a:	4299      	cmp	r1, r3
    be9c:	d002      	beq.n	bea4 <__swsetup_r+0x6c>
    be9e:	0030      	movs	r0, r6
    bea0:	f7ff fc4c 	bl	b73c <_free_r>
    bea4:	2300      	movs	r3, #0
    bea6:	6363      	str	r3, [r4, #52]	; 0x34
    bea8:	2224      	movs	r2, #36	; 0x24
    beaa:	89a3      	ldrh	r3, [r4, #12]
    beac:	4393      	bics	r3, r2
    beae:	81a3      	strh	r3, [r4, #12]
    beb0:	2300      	movs	r3, #0
    beb2:	6063      	str	r3, [r4, #4]
    beb4:	6923      	ldr	r3, [r4, #16]
    beb6:	6023      	str	r3, [r4, #0]
    beb8:	2308      	movs	r3, #8
    beba:	89a2      	ldrh	r2, [r4, #12]
    bebc:	4313      	orrs	r3, r2
    bebe:	81a3      	strh	r3, [r4, #12]
    bec0:	6923      	ldr	r3, [r4, #16]
    bec2:	2b00      	cmp	r3, #0
    bec4:	d10b      	bne.n	bede <__swsetup_r+0xa6>
    bec6:	21a0      	movs	r1, #160	; 0xa0
    bec8:	2280      	movs	r2, #128	; 0x80
    beca:	89a3      	ldrh	r3, [r4, #12]
    becc:	0089      	lsls	r1, r1, #2
    bece:	0092      	lsls	r2, r2, #2
    bed0:	400b      	ands	r3, r1
    bed2:	4293      	cmp	r3, r2
    bed4:	d003      	beq.n	bede <__swsetup_r+0xa6>
    bed6:	0021      	movs	r1, r4
    bed8:	0030      	movs	r0, r6
    beda:	f000 f9db 	bl	c294 <__smakebuf_r>
    bede:	2301      	movs	r3, #1
    bee0:	89a2      	ldrh	r2, [r4, #12]
    bee2:	4013      	ands	r3, r2
    bee4:	d011      	beq.n	bf0a <__swsetup_r+0xd2>
    bee6:	2300      	movs	r3, #0
    bee8:	60a3      	str	r3, [r4, #8]
    beea:	6963      	ldr	r3, [r4, #20]
    beec:	425b      	negs	r3, r3
    beee:	61a3      	str	r3, [r4, #24]
    bef0:	2000      	movs	r0, #0
    bef2:	6923      	ldr	r3, [r4, #16]
    bef4:	4283      	cmp	r3, r0
    bef6:	d1be      	bne.n	be76 <__swsetup_r+0x3e>
    bef8:	230c      	movs	r3, #12
    befa:	5ee2      	ldrsh	r2, [r4, r3]
    befc:	0613      	lsls	r3, r2, #24
    befe:	d5ba      	bpl.n	be76 <__swsetup_r+0x3e>
    bf00:	2340      	movs	r3, #64	; 0x40
    bf02:	4313      	orrs	r3, r2
    bf04:	81a3      	strh	r3, [r4, #12]
    bf06:	3801      	subs	r0, #1
    bf08:	e7b5      	b.n	be76 <__swsetup_r+0x3e>
    bf0a:	0792      	lsls	r2, r2, #30
    bf0c:	d400      	bmi.n	bf10 <__swsetup_r+0xd8>
    bf0e:	6963      	ldr	r3, [r4, #20]
    bf10:	60a3      	str	r3, [r4, #8]
    bf12:	e7ed      	b.n	bef0 <__swsetup_r+0xb8>
    bf14:	2000012c 	.word	0x2000012c
    bf18:	0000f310 	.word	0x0000f310
    bf1c:	0000f330 	.word	0x0000f330
    bf20:	0000f2f0 	.word	0x0000f2f0

0000bf24 <__sflush_r>:
    bf24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    bf26:	898a      	ldrh	r2, [r1, #12]
    bf28:	0005      	movs	r5, r0
    bf2a:	000c      	movs	r4, r1
    bf2c:	0713      	lsls	r3, r2, #28
    bf2e:	d460      	bmi.n	bff2 <__sflush_r+0xce>
    bf30:	684b      	ldr	r3, [r1, #4]
    bf32:	2b00      	cmp	r3, #0
    bf34:	dc04      	bgt.n	bf40 <__sflush_r+0x1c>
    bf36:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    bf38:	2b00      	cmp	r3, #0
    bf3a:	dc01      	bgt.n	bf40 <__sflush_r+0x1c>
    bf3c:	2000      	movs	r0, #0
    bf3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    bf40:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    bf42:	2f00      	cmp	r7, #0
    bf44:	d0fa      	beq.n	bf3c <__sflush_r+0x18>
    bf46:	2300      	movs	r3, #0
    bf48:	682e      	ldr	r6, [r5, #0]
    bf4a:	602b      	str	r3, [r5, #0]
    bf4c:	2380      	movs	r3, #128	; 0x80
    bf4e:	015b      	lsls	r3, r3, #5
    bf50:	401a      	ands	r2, r3
    bf52:	d034      	beq.n	bfbe <__sflush_r+0x9a>
    bf54:	6d60      	ldr	r0, [r4, #84]	; 0x54
    bf56:	89a3      	ldrh	r3, [r4, #12]
    bf58:	075b      	lsls	r3, r3, #29
    bf5a:	d506      	bpl.n	bf6a <__sflush_r+0x46>
    bf5c:	6863      	ldr	r3, [r4, #4]
    bf5e:	1ac0      	subs	r0, r0, r3
    bf60:	6b63      	ldr	r3, [r4, #52]	; 0x34
    bf62:	2b00      	cmp	r3, #0
    bf64:	d001      	beq.n	bf6a <__sflush_r+0x46>
    bf66:	6c23      	ldr	r3, [r4, #64]	; 0x40
    bf68:	1ac0      	subs	r0, r0, r3
    bf6a:	0002      	movs	r2, r0
    bf6c:	6a21      	ldr	r1, [r4, #32]
    bf6e:	2300      	movs	r3, #0
    bf70:	0028      	movs	r0, r5
    bf72:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    bf74:	47b8      	blx	r7
    bf76:	89a1      	ldrh	r1, [r4, #12]
    bf78:	1c43      	adds	r3, r0, #1
    bf7a:	d106      	bne.n	bf8a <__sflush_r+0x66>
    bf7c:	682b      	ldr	r3, [r5, #0]
    bf7e:	2b1d      	cmp	r3, #29
    bf80:	d831      	bhi.n	bfe6 <__sflush_r+0xc2>
    bf82:	4a2c      	ldr	r2, [pc, #176]	; (c034 <__sflush_r+0x110>)
    bf84:	40da      	lsrs	r2, r3
    bf86:	07d3      	lsls	r3, r2, #31
    bf88:	d52d      	bpl.n	bfe6 <__sflush_r+0xc2>
    bf8a:	2300      	movs	r3, #0
    bf8c:	6063      	str	r3, [r4, #4]
    bf8e:	6923      	ldr	r3, [r4, #16]
    bf90:	6023      	str	r3, [r4, #0]
    bf92:	04cb      	lsls	r3, r1, #19
    bf94:	d505      	bpl.n	bfa2 <__sflush_r+0x7e>
    bf96:	1c43      	adds	r3, r0, #1
    bf98:	d102      	bne.n	bfa0 <__sflush_r+0x7c>
    bf9a:	682b      	ldr	r3, [r5, #0]
    bf9c:	2b00      	cmp	r3, #0
    bf9e:	d100      	bne.n	bfa2 <__sflush_r+0x7e>
    bfa0:	6560      	str	r0, [r4, #84]	; 0x54
    bfa2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    bfa4:	602e      	str	r6, [r5, #0]
    bfa6:	2900      	cmp	r1, #0
    bfa8:	d0c8      	beq.n	bf3c <__sflush_r+0x18>
    bfaa:	0023      	movs	r3, r4
    bfac:	3344      	adds	r3, #68	; 0x44
    bfae:	4299      	cmp	r1, r3
    bfb0:	d002      	beq.n	bfb8 <__sflush_r+0x94>
    bfb2:	0028      	movs	r0, r5
    bfb4:	f7ff fbc2 	bl	b73c <_free_r>
    bfb8:	2000      	movs	r0, #0
    bfba:	6360      	str	r0, [r4, #52]	; 0x34
    bfbc:	e7bf      	b.n	bf3e <__sflush_r+0x1a>
    bfbe:	2301      	movs	r3, #1
    bfc0:	6a21      	ldr	r1, [r4, #32]
    bfc2:	0028      	movs	r0, r5
    bfc4:	47b8      	blx	r7
    bfc6:	1c43      	adds	r3, r0, #1
    bfc8:	d1c5      	bne.n	bf56 <__sflush_r+0x32>
    bfca:	682b      	ldr	r3, [r5, #0]
    bfcc:	2b00      	cmp	r3, #0
    bfce:	d0c2      	beq.n	bf56 <__sflush_r+0x32>
    bfd0:	2b1d      	cmp	r3, #29
    bfd2:	d001      	beq.n	bfd8 <__sflush_r+0xb4>
    bfd4:	2b16      	cmp	r3, #22
    bfd6:	d101      	bne.n	bfdc <__sflush_r+0xb8>
    bfd8:	602e      	str	r6, [r5, #0]
    bfda:	e7af      	b.n	bf3c <__sflush_r+0x18>
    bfdc:	2340      	movs	r3, #64	; 0x40
    bfde:	89a2      	ldrh	r2, [r4, #12]
    bfe0:	4313      	orrs	r3, r2
    bfe2:	81a3      	strh	r3, [r4, #12]
    bfe4:	e7ab      	b.n	bf3e <__sflush_r+0x1a>
    bfe6:	2340      	movs	r3, #64	; 0x40
    bfe8:	430b      	orrs	r3, r1
    bfea:	2001      	movs	r0, #1
    bfec:	81a3      	strh	r3, [r4, #12]
    bfee:	4240      	negs	r0, r0
    bff0:	e7a5      	b.n	bf3e <__sflush_r+0x1a>
    bff2:	690f      	ldr	r7, [r1, #16]
    bff4:	2f00      	cmp	r7, #0
    bff6:	d0a1      	beq.n	bf3c <__sflush_r+0x18>
    bff8:	680b      	ldr	r3, [r1, #0]
    bffa:	600f      	str	r7, [r1, #0]
    bffc:	1bdb      	subs	r3, r3, r7
    bffe:	9301      	str	r3, [sp, #4]
    c000:	2300      	movs	r3, #0
    c002:	0792      	lsls	r2, r2, #30
    c004:	d100      	bne.n	c008 <__sflush_r+0xe4>
    c006:	694b      	ldr	r3, [r1, #20]
    c008:	60a3      	str	r3, [r4, #8]
    c00a:	9b01      	ldr	r3, [sp, #4]
    c00c:	2b00      	cmp	r3, #0
    c00e:	dc00      	bgt.n	c012 <__sflush_r+0xee>
    c010:	e794      	b.n	bf3c <__sflush_r+0x18>
    c012:	9b01      	ldr	r3, [sp, #4]
    c014:	003a      	movs	r2, r7
    c016:	6a21      	ldr	r1, [r4, #32]
    c018:	0028      	movs	r0, r5
    c01a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    c01c:	47b0      	blx	r6
    c01e:	2800      	cmp	r0, #0
    c020:	dc03      	bgt.n	c02a <__sflush_r+0x106>
    c022:	2340      	movs	r3, #64	; 0x40
    c024:	89a2      	ldrh	r2, [r4, #12]
    c026:	4313      	orrs	r3, r2
    c028:	e7df      	b.n	bfea <__sflush_r+0xc6>
    c02a:	9b01      	ldr	r3, [sp, #4]
    c02c:	183f      	adds	r7, r7, r0
    c02e:	1a1b      	subs	r3, r3, r0
    c030:	9301      	str	r3, [sp, #4]
    c032:	e7ea      	b.n	c00a <__sflush_r+0xe6>
    c034:	20400001 	.word	0x20400001

0000c038 <_fflush_r>:
    c038:	690b      	ldr	r3, [r1, #16]
    c03a:	b570      	push	{r4, r5, r6, lr}
    c03c:	0005      	movs	r5, r0
    c03e:	000c      	movs	r4, r1
    c040:	2b00      	cmp	r3, #0
    c042:	d101      	bne.n	c048 <_fflush_r+0x10>
    c044:	2000      	movs	r0, #0
    c046:	bd70      	pop	{r4, r5, r6, pc}
    c048:	2800      	cmp	r0, #0
    c04a:	d004      	beq.n	c056 <_fflush_r+0x1e>
    c04c:	6983      	ldr	r3, [r0, #24]
    c04e:	2b00      	cmp	r3, #0
    c050:	d101      	bne.n	c056 <_fflush_r+0x1e>
    c052:	f000 f85f 	bl	c114 <__sinit>
    c056:	4b0b      	ldr	r3, [pc, #44]	; (c084 <_fflush_r+0x4c>)
    c058:	429c      	cmp	r4, r3
    c05a:	d109      	bne.n	c070 <_fflush_r+0x38>
    c05c:	686c      	ldr	r4, [r5, #4]
    c05e:	220c      	movs	r2, #12
    c060:	5ea3      	ldrsh	r3, [r4, r2]
    c062:	2b00      	cmp	r3, #0
    c064:	d0ee      	beq.n	c044 <_fflush_r+0xc>
    c066:	0021      	movs	r1, r4
    c068:	0028      	movs	r0, r5
    c06a:	f7ff ff5b 	bl	bf24 <__sflush_r>
    c06e:	e7ea      	b.n	c046 <_fflush_r+0xe>
    c070:	4b05      	ldr	r3, [pc, #20]	; (c088 <_fflush_r+0x50>)
    c072:	429c      	cmp	r4, r3
    c074:	d101      	bne.n	c07a <_fflush_r+0x42>
    c076:	68ac      	ldr	r4, [r5, #8]
    c078:	e7f1      	b.n	c05e <_fflush_r+0x26>
    c07a:	4b04      	ldr	r3, [pc, #16]	; (c08c <_fflush_r+0x54>)
    c07c:	429c      	cmp	r4, r3
    c07e:	d1ee      	bne.n	c05e <_fflush_r+0x26>
    c080:	68ec      	ldr	r4, [r5, #12]
    c082:	e7ec      	b.n	c05e <_fflush_r+0x26>
    c084:	0000f310 	.word	0x0000f310
    c088:	0000f330 	.word	0x0000f330
    c08c:	0000f2f0 	.word	0x0000f2f0

0000c090 <_cleanup_r>:
    c090:	b510      	push	{r4, lr}
    c092:	4902      	ldr	r1, [pc, #8]	; (c09c <_cleanup_r+0xc>)
    c094:	f000 f8b2 	bl	c1fc <_fwalk_reent>
    c098:	bd10      	pop	{r4, pc}
    c09a:	46c0      	nop			; (mov r8, r8)
    c09c:	0000c039 	.word	0x0000c039

0000c0a0 <std.isra.0>:
    c0a0:	2300      	movs	r3, #0
    c0a2:	b510      	push	{r4, lr}
    c0a4:	0004      	movs	r4, r0
    c0a6:	6003      	str	r3, [r0, #0]
    c0a8:	6043      	str	r3, [r0, #4]
    c0aa:	6083      	str	r3, [r0, #8]
    c0ac:	8181      	strh	r1, [r0, #12]
    c0ae:	6643      	str	r3, [r0, #100]	; 0x64
    c0b0:	81c2      	strh	r2, [r0, #14]
    c0b2:	6103      	str	r3, [r0, #16]
    c0b4:	6143      	str	r3, [r0, #20]
    c0b6:	6183      	str	r3, [r0, #24]
    c0b8:	0019      	movs	r1, r3
    c0ba:	2208      	movs	r2, #8
    c0bc:	305c      	adds	r0, #92	; 0x5c
    c0be:	f7ff fb34 	bl	b72a <memset>
    c0c2:	4b05      	ldr	r3, [pc, #20]	; (c0d8 <std.isra.0+0x38>)
    c0c4:	6224      	str	r4, [r4, #32]
    c0c6:	6263      	str	r3, [r4, #36]	; 0x24
    c0c8:	4b04      	ldr	r3, [pc, #16]	; (c0dc <std.isra.0+0x3c>)
    c0ca:	62a3      	str	r3, [r4, #40]	; 0x28
    c0cc:	4b04      	ldr	r3, [pc, #16]	; (c0e0 <std.isra.0+0x40>)
    c0ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    c0d0:	4b04      	ldr	r3, [pc, #16]	; (c0e4 <std.isra.0+0x44>)
    c0d2:	6323      	str	r3, [r4, #48]	; 0x30
    c0d4:	bd10      	pop	{r4, pc}
    c0d6:	46c0      	nop			; (mov r8, r8)
    c0d8:	0000cc15 	.word	0x0000cc15
    c0dc:	0000cc3d 	.word	0x0000cc3d
    c0e0:	0000cc75 	.word	0x0000cc75
    c0e4:	0000cca1 	.word	0x0000cca1

0000c0e8 <__sfmoreglue>:
    c0e8:	b570      	push	{r4, r5, r6, lr}
    c0ea:	2568      	movs	r5, #104	; 0x68
    c0ec:	1e4a      	subs	r2, r1, #1
    c0ee:	4355      	muls	r5, r2
    c0f0:	000e      	movs	r6, r1
    c0f2:	0029      	movs	r1, r5
    c0f4:	3174      	adds	r1, #116	; 0x74
    c0f6:	f7ff fb6b 	bl	b7d0 <_malloc_r>
    c0fa:	1e04      	subs	r4, r0, #0
    c0fc:	d008      	beq.n	c110 <__sfmoreglue+0x28>
    c0fe:	2100      	movs	r1, #0
    c100:	002a      	movs	r2, r5
    c102:	6001      	str	r1, [r0, #0]
    c104:	6046      	str	r6, [r0, #4]
    c106:	300c      	adds	r0, #12
    c108:	60a0      	str	r0, [r4, #8]
    c10a:	3268      	adds	r2, #104	; 0x68
    c10c:	f7ff fb0d 	bl	b72a <memset>
    c110:	0020      	movs	r0, r4
    c112:	bd70      	pop	{r4, r5, r6, pc}

0000c114 <__sinit>:
    c114:	6983      	ldr	r3, [r0, #24]
    c116:	b513      	push	{r0, r1, r4, lr}
    c118:	0004      	movs	r4, r0
    c11a:	2b00      	cmp	r3, #0
    c11c:	d128      	bne.n	c170 <__sinit+0x5c>
    c11e:	6483      	str	r3, [r0, #72]	; 0x48
    c120:	64c3      	str	r3, [r0, #76]	; 0x4c
    c122:	6503      	str	r3, [r0, #80]	; 0x50
    c124:	4b13      	ldr	r3, [pc, #76]	; (c174 <__sinit+0x60>)
    c126:	4a14      	ldr	r2, [pc, #80]	; (c178 <__sinit+0x64>)
    c128:	681b      	ldr	r3, [r3, #0]
    c12a:	6282      	str	r2, [r0, #40]	; 0x28
    c12c:	9301      	str	r3, [sp, #4]
    c12e:	4298      	cmp	r0, r3
    c130:	d101      	bne.n	c136 <__sinit+0x22>
    c132:	2301      	movs	r3, #1
    c134:	6183      	str	r3, [r0, #24]
    c136:	0020      	movs	r0, r4
    c138:	f000 f820 	bl	c17c <__sfp>
    c13c:	6060      	str	r0, [r4, #4]
    c13e:	0020      	movs	r0, r4
    c140:	f000 f81c 	bl	c17c <__sfp>
    c144:	60a0      	str	r0, [r4, #8]
    c146:	0020      	movs	r0, r4
    c148:	f000 f818 	bl	c17c <__sfp>
    c14c:	2200      	movs	r2, #0
    c14e:	60e0      	str	r0, [r4, #12]
    c150:	2104      	movs	r1, #4
    c152:	6860      	ldr	r0, [r4, #4]
    c154:	f7ff ffa4 	bl	c0a0 <std.isra.0>
    c158:	2201      	movs	r2, #1
    c15a:	2109      	movs	r1, #9
    c15c:	68a0      	ldr	r0, [r4, #8]
    c15e:	f7ff ff9f 	bl	c0a0 <std.isra.0>
    c162:	2202      	movs	r2, #2
    c164:	2112      	movs	r1, #18
    c166:	68e0      	ldr	r0, [r4, #12]
    c168:	f7ff ff9a 	bl	c0a0 <std.isra.0>
    c16c:	2301      	movs	r3, #1
    c16e:	61a3      	str	r3, [r4, #24]
    c170:	bd13      	pop	{r0, r1, r4, pc}
    c172:	46c0      	nop			; (mov r8, r8)
    c174:	0000f2ec 	.word	0x0000f2ec
    c178:	0000c091 	.word	0x0000c091

0000c17c <__sfp>:
    c17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c17e:	4b1e      	ldr	r3, [pc, #120]	; (c1f8 <__sfp+0x7c>)
    c180:	0007      	movs	r7, r0
    c182:	681e      	ldr	r6, [r3, #0]
    c184:	69b3      	ldr	r3, [r6, #24]
    c186:	2b00      	cmp	r3, #0
    c188:	d102      	bne.n	c190 <__sfp+0x14>
    c18a:	0030      	movs	r0, r6
    c18c:	f7ff ffc2 	bl	c114 <__sinit>
    c190:	3648      	adds	r6, #72	; 0x48
    c192:	68b4      	ldr	r4, [r6, #8]
    c194:	6873      	ldr	r3, [r6, #4]
    c196:	3b01      	subs	r3, #1
    c198:	d504      	bpl.n	c1a4 <__sfp+0x28>
    c19a:	6833      	ldr	r3, [r6, #0]
    c19c:	2b00      	cmp	r3, #0
    c19e:	d007      	beq.n	c1b0 <__sfp+0x34>
    c1a0:	6836      	ldr	r6, [r6, #0]
    c1a2:	e7f6      	b.n	c192 <__sfp+0x16>
    c1a4:	220c      	movs	r2, #12
    c1a6:	5ea5      	ldrsh	r5, [r4, r2]
    c1a8:	2d00      	cmp	r5, #0
    c1aa:	d00d      	beq.n	c1c8 <__sfp+0x4c>
    c1ac:	3468      	adds	r4, #104	; 0x68
    c1ae:	e7f2      	b.n	c196 <__sfp+0x1a>
    c1b0:	2104      	movs	r1, #4
    c1b2:	0038      	movs	r0, r7
    c1b4:	f7ff ff98 	bl	c0e8 <__sfmoreglue>
    c1b8:	6030      	str	r0, [r6, #0]
    c1ba:	2800      	cmp	r0, #0
    c1bc:	d1f0      	bne.n	c1a0 <__sfp+0x24>
    c1be:	230c      	movs	r3, #12
    c1c0:	0004      	movs	r4, r0
    c1c2:	603b      	str	r3, [r7, #0]
    c1c4:	0020      	movs	r0, r4
    c1c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c1c8:	2301      	movs	r3, #1
    c1ca:	0020      	movs	r0, r4
    c1cc:	425b      	negs	r3, r3
    c1ce:	81e3      	strh	r3, [r4, #14]
    c1d0:	3302      	adds	r3, #2
    c1d2:	81a3      	strh	r3, [r4, #12]
    c1d4:	6665      	str	r5, [r4, #100]	; 0x64
    c1d6:	6025      	str	r5, [r4, #0]
    c1d8:	60a5      	str	r5, [r4, #8]
    c1da:	6065      	str	r5, [r4, #4]
    c1dc:	6125      	str	r5, [r4, #16]
    c1de:	6165      	str	r5, [r4, #20]
    c1e0:	61a5      	str	r5, [r4, #24]
    c1e2:	2208      	movs	r2, #8
    c1e4:	0029      	movs	r1, r5
    c1e6:	305c      	adds	r0, #92	; 0x5c
    c1e8:	f7ff fa9f 	bl	b72a <memset>
    c1ec:	6365      	str	r5, [r4, #52]	; 0x34
    c1ee:	63a5      	str	r5, [r4, #56]	; 0x38
    c1f0:	64a5      	str	r5, [r4, #72]	; 0x48
    c1f2:	64e5      	str	r5, [r4, #76]	; 0x4c
    c1f4:	e7e6      	b.n	c1c4 <__sfp+0x48>
    c1f6:	46c0      	nop			; (mov r8, r8)
    c1f8:	0000f2ec 	.word	0x0000f2ec

0000c1fc <_fwalk_reent>:
    c1fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c1fe:	0004      	movs	r4, r0
    c200:	0007      	movs	r7, r0
    c202:	2600      	movs	r6, #0
    c204:	9101      	str	r1, [sp, #4]
    c206:	3448      	adds	r4, #72	; 0x48
    c208:	2c00      	cmp	r4, #0
    c20a:	d101      	bne.n	c210 <_fwalk_reent+0x14>
    c20c:	0030      	movs	r0, r6
    c20e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    c210:	6863      	ldr	r3, [r4, #4]
    c212:	68a5      	ldr	r5, [r4, #8]
    c214:	9300      	str	r3, [sp, #0]
    c216:	9b00      	ldr	r3, [sp, #0]
    c218:	3b01      	subs	r3, #1
    c21a:	9300      	str	r3, [sp, #0]
    c21c:	d501      	bpl.n	c222 <_fwalk_reent+0x26>
    c21e:	6824      	ldr	r4, [r4, #0]
    c220:	e7f2      	b.n	c208 <_fwalk_reent+0xc>
    c222:	89ab      	ldrh	r3, [r5, #12]
    c224:	2b01      	cmp	r3, #1
    c226:	d908      	bls.n	c23a <_fwalk_reent+0x3e>
    c228:	220e      	movs	r2, #14
    c22a:	5eab      	ldrsh	r3, [r5, r2]
    c22c:	3301      	adds	r3, #1
    c22e:	d004      	beq.n	c23a <_fwalk_reent+0x3e>
    c230:	0029      	movs	r1, r5
    c232:	0038      	movs	r0, r7
    c234:	9b01      	ldr	r3, [sp, #4]
    c236:	4798      	blx	r3
    c238:	4306      	orrs	r6, r0
    c23a:	3568      	adds	r5, #104	; 0x68
    c23c:	e7eb      	b.n	c216 <_fwalk_reent+0x1a>

0000c23e <__locale_ctype_ptr_l>:
    c23e:	30ec      	adds	r0, #236	; 0xec
    c240:	6800      	ldr	r0, [r0, #0]
    c242:	4770      	bx	lr

0000c244 <__swhatbuf_r>:
    c244:	b570      	push	{r4, r5, r6, lr}
    c246:	000e      	movs	r6, r1
    c248:	001d      	movs	r5, r3
    c24a:	230e      	movs	r3, #14
    c24c:	5ec9      	ldrsh	r1, [r1, r3]
    c24e:	b090      	sub	sp, #64	; 0x40
    c250:	0014      	movs	r4, r2
    c252:	2900      	cmp	r1, #0
    c254:	da07      	bge.n	c266 <__swhatbuf_r+0x22>
    c256:	2300      	movs	r3, #0
    c258:	602b      	str	r3, [r5, #0]
    c25a:	89b3      	ldrh	r3, [r6, #12]
    c25c:	061b      	lsls	r3, r3, #24
    c25e:	d411      	bmi.n	c284 <__swhatbuf_r+0x40>
    c260:	2380      	movs	r3, #128	; 0x80
    c262:	00db      	lsls	r3, r3, #3
    c264:	e00f      	b.n	c286 <__swhatbuf_r+0x42>
    c266:	aa01      	add	r2, sp, #4
    c268:	f000 fd60 	bl	cd2c <_fstat_r>
    c26c:	2800      	cmp	r0, #0
    c26e:	dbf2      	blt.n	c256 <__swhatbuf_r+0x12>
    c270:	22f0      	movs	r2, #240	; 0xf0
    c272:	9b02      	ldr	r3, [sp, #8]
    c274:	0212      	lsls	r2, r2, #8
    c276:	4013      	ands	r3, r2
    c278:	4a05      	ldr	r2, [pc, #20]	; (c290 <__swhatbuf_r+0x4c>)
    c27a:	189b      	adds	r3, r3, r2
    c27c:	425a      	negs	r2, r3
    c27e:	4153      	adcs	r3, r2
    c280:	602b      	str	r3, [r5, #0]
    c282:	e7ed      	b.n	c260 <__swhatbuf_r+0x1c>
    c284:	2340      	movs	r3, #64	; 0x40
    c286:	2000      	movs	r0, #0
    c288:	6023      	str	r3, [r4, #0]
    c28a:	b010      	add	sp, #64	; 0x40
    c28c:	bd70      	pop	{r4, r5, r6, pc}
    c28e:	46c0      	nop			; (mov r8, r8)
    c290:	ffffe000 	.word	0xffffe000

0000c294 <__smakebuf_r>:
    c294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c296:	2602      	movs	r6, #2
    c298:	898b      	ldrh	r3, [r1, #12]
    c29a:	0005      	movs	r5, r0
    c29c:	000c      	movs	r4, r1
    c29e:	4233      	tst	r3, r6
    c2a0:	d006      	beq.n	c2b0 <__smakebuf_r+0x1c>
    c2a2:	0023      	movs	r3, r4
    c2a4:	3347      	adds	r3, #71	; 0x47
    c2a6:	6023      	str	r3, [r4, #0]
    c2a8:	6123      	str	r3, [r4, #16]
    c2aa:	2301      	movs	r3, #1
    c2ac:	6163      	str	r3, [r4, #20]
    c2ae:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    c2b0:	ab01      	add	r3, sp, #4
    c2b2:	466a      	mov	r2, sp
    c2b4:	f7ff ffc6 	bl	c244 <__swhatbuf_r>
    c2b8:	9900      	ldr	r1, [sp, #0]
    c2ba:	0007      	movs	r7, r0
    c2bc:	0028      	movs	r0, r5
    c2be:	f7ff fa87 	bl	b7d0 <_malloc_r>
    c2c2:	2800      	cmp	r0, #0
    c2c4:	d108      	bne.n	c2d8 <__smakebuf_r+0x44>
    c2c6:	220c      	movs	r2, #12
    c2c8:	5ea3      	ldrsh	r3, [r4, r2]
    c2ca:	059a      	lsls	r2, r3, #22
    c2cc:	d4ef      	bmi.n	c2ae <__smakebuf_r+0x1a>
    c2ce:	2203      	movs	r2, #3
    c2d0:	4393      	bics	r3, r2
    c2d2:	431e      	orrs	r6, r3
    c2d4:	81a6      	strh	r6, [r4, #12]
    c2d6:	e7e4      	b.n	c2a2 <__smakebuf_r+0xe>
    c2d8:	4b0f      	ldr	r3, [pc, #60]	; (c318 <__smakebuf_r+0x84>)
    c2da:	62ab      	str	r3, [r5, #40]	; 0x28
    c2dc:	2380      	movs	r3, #128	; 0x80
    c2de:	89a2      	ldrh	r2, [r4, #12]
    c2e0:	6020      	str	r0, [r4, #0]
    c2e2:	4313      	orrs	r3, r2
    c2e4:	81a3      	strh	r3, [r4, #12]
    c2e6:	9b00      	ldr	r3, [sp, #0]
    c2e8:	6120      	str	r0, [r4, #16]
    c2ea:	6163      	str	r3, [r4, #20]
    c2ec:	9b01      	ldr	r3, [sp, #4]
    c2ee:	2b00      	cmp	r3, #0
    c2f0:	d00d      	beq.n	c30e <__smakebuf_r+0x7a>
    c2f2:	230e      	movs	r3, #14
    c2f4:	5ee1      	ldrsh	r1, [r4, r3]
    c2f6:	0028      	movs	r0, r5
    c2f8:	f000 fd2a 	bl	cd50 <_isatty_r>
    c2fc:	2800      	cmp	r0, #0
    c2fe:	d006      	beq.n	c30e <__smakebuf_r+0x7a>
    c300:	2203      	movs	r2, #3
    c302:	89a3      	ldrh	r3, [r4, #12]
    c304:	4393      	bics	r3, r2
    c306:	001a      	movs	r2, r3
    c308:	2301      	movs	r3, #1
    c30a:	4313      	orrs	r3, r2
    c30c:	81a3      	strh	r3, [r4, #12]
    c30e:	89a0      	ldrh	r0, [r4, #12]
    c310:	4338      	orrs	r0, r7
    c312:	81a0      	strh	r0, [r4, #12]
    c314:	e7cb      	b.n	c2ae <__smakebuf_r+0x1a>
    c316:	46c0      	nop			; (mov r8, r8)
    c318:	0000c091 	.word	0x0000c091

0000c31c <__ascii_mbtowc>:
    c31c:	b082      	sub	sp, #8
    c31e:	2900      	cmp	r1, #0
    c320:	d100      	bne.n	c324 <__ascii_mbtowc+0x8>
    c322:	a901      	add	r1, sp, #4
    c324:	1e10      	subs	r0, r2, #0
    c326:	d006      	beq.n	c336 <__ascii_mbtowc+0x1a>
    c328:	2b00      	cmp	r3, #0
    c32a:	d006      	beq.n	c33a <__ascii_mbtowc+0x1e>
    c32c:	7813      	ldrb	r3, [r2, #0]
    c32e:	600b      	str	r3, [r1, #0]
    c330:	7810      	ldrb	r0, [r2, #0]
    c332:	1e43      	subs	r3, r0, #1
    c334:	4198      	sbcs	r0, r3
    c336:	b002      	add	sp, #8
    c338:	4770      	bx	lr
    c33a:	2002      	movs	r0, #2
    c33c:	4240      	negs	r0, r0
    c33e:	e7fa      	b.n	c336 <__ascii_mbtowc+0x1a>

0000c340 <__malloc_lock>:
    c340:	4770      	bx	lr

0000c342 <__malloc_unlock>:
    c342:	4770      	bx	lr

0000c344 <__ssputs_r>:
    c344:	b5f0      	push	{r4, r5, r6, r7, lr}
    c346:	688e      	ldr	r6, [r1, #8]
    c348:	b085      	sub	sp, #20
    c34a:	0007      	movs	r7, r0
    c34c:	000c      	movs	r4, r1
    c34e:	9203      	str	r2, [sp, #12]
    c350:	9301      	str	r3, [sp, #4]
    c352:	429e      	cmp	r6, r3
    c354:	d839      	bhi.n	c3ca <__ssputs_r+0x86>
    c356:	2390      	movs	r3, #144	; 0x90
    c358:	898a      	ldrh	r2, [r1, #12]
    c35a:	00db      	lsls	r3, r3, #3
    c35c:	421a      	tst	r2, r3
    c35e:	d034      	beq.n	c3ca <__ssputs_r+0x86>
    c360:	2503      	movs	r5, #3
    c362:	6909      	ldr	r1, [r1, #16]
    c364:	6823      	ldr	r3, [r4, #0]
    c366:	1a5b      	subs	r3, r3, r1
    c368:	9302      	str	r3, [sp, #8]
    c36a:	6963      	ldr	r3, [r4, #20]
    c36c:	9802      	ldr	r0, [sp, #8]
    c36e:	435d      	muls	r5, r3
    c370:	0feb      	lsrs	r3, r5, #31
    c372:	195d      	adds	r5, r3, r5
    c374:	9b01      	ldr	r3, [sp, #4]
    c376:	106d      	asrs	r5, r5, #1
    c378:	3301      	adds	r3, #1
    c37a:	181b      	adds	r3, r3, r0
    c37c:	42ab      	cmp	r3, r5
    c37e:	d900      	bls.n	c382 <__ssputs_r+0x3e>
    c380:	001d      	movs	r5, r3
    c382:	0553      	lsls	r3, r2, #21
    c384:	d532      	bpl.n	c3ec <__ssputs_r+0xa8>
    c386:	0029      	movs	r1, r5
    c388:	0038      	movs	r0, r7
    c38a:	f7ff fa21 	bl	b7d0 <_malloc_r>
    c38e:	1e06      	subs	r6, r0, #0
    c390:	d109      	bne.n	c3a6 <__ssputs_r+0x62>
    c392:	230c      	movs	r3, #12
    c394:	603b      	str	r3, [r7, #0]
    c396:	2340      	movs	r3, #64	; 0x40
    c398:	2001      	movs	r0, #1
    c39a:	89a2      	ldrh	r2, [r4, #12]
    c39c:	4240      	negs	r0, r0
    c39e:	4313      	orrs	r3, r2
    c3a0:	81a3      	strh	r3, [r4, #12]
    c3a2:	b005      	add	sp, #20
    c3a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c3a6:	9a02      	ldr	r2, [sp, #8]
    c3a8:	6921      	ldr	r1, [r4, #16]
    c3aa:	f7ff f9a3 	bl	b6f4 <memcpy>
    c3ae:	89a3      	ldrh	r3, [r4, #12]
    c3b0:	4a14      	ldr	r2, [pc, #80]	; (c404 <__ssputs_r+0xc0>)
    c3b2:	401a      	ands	r2, r3
    c3b4:	2380      	movs	r3, #128	; 0x80
    c3b6:	4313      	orrs	r3, r2
    c3b8:	81a3      	strh	r3, [r4, #12]
    c3ba:	9b02      	ldr	r3, [sp, #8]
    c3bc:	6126      	str	r6, [r4, #16]
    c3be:	18f6      	adds	r6, r6, r3
    c3c0:	6026      	str	r6, [r4, #0]
    c3c2:	6165      	str	r5, [r4, #20]
    c3c4:	9e01      	ldr	r6, [sp, #4]
    c3c6:	1aed      	subs	r5, r5, r3
    c3c8:	60a5      	str	r5, [r4, #8]
    c3ca:	9b01      	ldr	r3, [sp, #4]
    c3cc:	42b3      	cmp	r3, r6
    c3ce:	d200      	bcs.n	c3d2 <__ssputs_r+0x8e>
    c3d0:	001e      	movs	r6, r3
    c3d2:	0032      	movs	r2, r6
    c3d4:	9903      	ldr	r1, [sp, #12]
    c3d6:	6820      	ldr	r0, [r4, #0]
    c3d8:	f7ff f995 	bl	b706 <memmove>
    c3dc:	68a3      	ldr	r3, [r4, #8]
    c3de:	2000      	movs	r0, #0
    c3e0:	1b9b      	subs	r3, r3, r6
    c3e2:	60a3      	str	r3, [r4, #8]
    c3e4:	6823      	ldr	r3, [r4, #0]
    c3e6:	199e      	adds	r6, r3, r6
    c3e8:	6026      	str	r6, [r4, #0]
    c3ea:	e7da      	b.n	c3a2 <__ssputs_r+0x5e>
    c3ec:	002a      	movs	r2, r5
    c3ee:	0038      	movs	r0, r7
    c3f0:	f000 fcdf 	bl	cdb2 <_realloc_r>
    c3f4:	1e06      	subs	r6, r0, #0
    c3f6:	d1e0      	bne.n	c3ba <__ssputs_r+0x76>
    c3f8:	6921      	ldr	r1, [r4, #16]
    c3fa:	0038      	movs	r0, r7
    c3fc:	f7ff f99e 	bl	b73c <_free_r>
    c400:	e7c7      	b.n	c392 <__ssputs_r+0x4e>
    c402:	46c0      	nop			; (mov r8, r8)
    c404:	fffffb7f 	.word	0xfffffb7f

0000c408 <_svfiprintf_r>:
    c408:	b5f0      	push	{r4, r5, r6, r7, lr}
    c40a:	b09f      	sub	sp, #124	; 0x7c
    c40c:	9002      	str	r0, [sp, #8]
    c40e:	9305      	str	r3, [sp, #20]
    c410:	898b      	ldrh	r3, [r1, #12]
    c412:	000f      	movs	r7, r1
    c414:	0016      	movs	r6, r2
    c416:	061b      	lsls	r3, r3, #24
    c418:	d511      	bpl.n	c43e <_svfiprintf_r+0x36>
    c41a:	690b      	ldr	r3, [r1, #16]
    c41c:	2b00      	cmp	r3, #0
    c41e:	d10e      	bne.n	c43e <_svfiprintf_r+0x36>
    c420:	2140      	movs	r1, #64	; 0x40
    c422:	f7ff f9d5 	bl	b7d0 <_malloc_r>
    c426:	6038      	str	r0, [r7, #0]
    c428:	6138      	str	r0, [r7, #16]
    c42a:	2800      	cmp	r0, #0
    c42c:	d105      	bne.n	c43a <_svfiprintf_r+0x32>
    c42e:	230c      	movs	r3, #12
    c430:	9a02      	ldr	r2, [sp, #8]
    c432:	3801      	subs	r0, #1
    c434:	6013      	str	r3, [r2, #0]
    c436:	b01f      	add	sp, #124	; 0x7c
    c438:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c43a:	2340      	movs	r3, #64	; 0x40
    c43c:	617b      	str	r3, [r7, #20]
    c43e:	2300      	movs	r3, #0
    c440:	ad06      	add	r5, sp, #24
    c442:	616b      	str	r3, [r5, #20]
    c444:	3320      	adds	r3, #32
    c446:	766b      	strb	r3, [r5, #25]
    c448:	3310      	adds	r3, #16
    c44a:	76ab      	strb	r3, [r5, #26]
    c44c:	0034      	movs	r4, r6
    c44e:	7823      	ldrb	r3, [r4, #0]
    c450:	2b00      	cmp	r3, #0
    c452:	d147      	bne.n	c4e4 <_svfiprintf_r+0xdc>
    c454:	1ba3      	subs	r3, r4, r6
    c456:	9304      	str	r3, [sp, #16]
    c458:	d00d      	beq.n	c476 <_svfiprintf_r+0x6e>
    c45a:	1ba3      	subs	r3, r4, r6
    c45c:	0032      	movs	r2, r6
    c45e:	0039      	movs	r1, r7
    c460:	9802      	ldr	r0, [sp, #8]
    c462:	f7ff ff6f 	bl	c344 <__ssputs_r>
    c466:	1c43      	adds	r3, r0, #1
    c468:	d100      	bne.n	c46c <_svfiprintf_r+0x64>
    c46a:	e0b5      	b.n	c5d8 <_svfiprintf_r+0x1d0>
    c46c:	696a      	ldr	r2, [r5, #20]
    c46e:	9b04      	ldr	r3, [sp, #16]
    c470:	4694      	mov	ip, r2
    c472:	4463      	add	r3, ip
    c474:	616b      	str	r3, [r5, #20]
    c476:	7823      	ldrb	r3, [r4, #0]
    c478:	2b00      	cmp	r3, #0
    c47a:	d100      	bne.n	c47e <_svfiprintf_r+0x76>
    c47c:	e0ac      	b.n	c5d8 <_svfiprintf_r+0x1d0>
    c47e:	2201      	movs	r2, #1
    c480:	2300      	movs	r3, #0
    c482:	4252      	negs	r2, r2
    c484:	606a      	str	r2, [r5, #4]
    c486:	a902      	add	r1, sp, #8
    c488:	3254      	adds	r2, #84	; 0x54
    c48a:	1852      	adds	r2, r2, r1
    c48c:	3401      	adds	r4, #1
    c48e:	602b      	str	r3, [r5, #0]
    c490:	60eb      	str	r3, [r5, #12]
    c492:	60ab      	str	r3, [r5, #8]
    c494:	7013      	strb	r3, [r2, #0]
    c496:	65ab      	str	r3, [r5, #88]	; 0x58
    c498:	4e58      	ldr	r6, [pc, #352]	; (c5fc <_svfiprintf_r+0x1f4>)
    c49a:	2205      	movs	r2, #5
    c49c:	7821      	ldrb	r1, [r4, #0]
    c49e:	0030      	movs	r0, r6
    c4a0:	f000 fc7c 	bl	cd9c <memchr>
    c4a4:	1c62      	adds	r2, r4, #1
    c4a6:	2800      	cmp	r0, #0
    c4a8:	d120      	bne.n	c4ec <_svfiprintf_r+0xe4>
    c4aa:	6829      	ldr	r1, [r5, #0]
    c4ac:	06cb      	lsls	r3, r1, #27
    c4ae:	d504      	bpl.n	c4ba <_svfiprintf_r+0xb2>
    c4b0:	2353      	movs	r3, #83	; 0x53
    c4b2:	ae02      	add	r6, sp, #8
    c4b4:	3020      	adds	r0, #32
    c4b6:	199b      	adds	r3, r3, r6
    c4b8:	7018      	strb	r0, [r3, #0]
    c4ba:	070b      	lsls	r3, r1, #28
    c4bc:	d504      	bpl.n	c4c8 <_svfiprintf_r+0xc0>
    c4be:	2353      	movs	r3, #83	; 0x53
    c4c0:	202b      	movs	r0, #43	; 0x2b
    c4c2:	ae02      	add	r6, sp, #8
    c4c4:	199b      	adds	r3, r3, r6
    c4c6:	7018      	strb	r0, [r3, #0]
    c4c8:	7823      	ldrb	r3, [r4, #0]
    c4ca:	2b2a      	cmp	r3, #42	; 0x2a
    c4cc:	d016      	beq.n	c4fc <_svfiprintf_r+0xf4>
    c4ce:	2000      	movs	r0, #0
    c4d0:	210a      	movs	r1, #10
    c4d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c4d4:	7822      	ldrb	r2, [r4, #0]
    c4d6:	3a30      	subs	r2, #48	; 0x30
    c4d8:	2a09      	cmp	r2, #9
    c4da:	d955      	bls.n	c588 <_svfiprintf_r+0x180>
    c4dc:	2800      	cmp	r0, #0
    c4de:	d015      	beq.n	c50c <_svfiprintf_r+0x104>
    c4e0:	9309      	str	r3, [sp, #36]	; 0x24
    c4e2:	e013      	b.n	c50c <_svfiprintf_r+0x104>
    c4e4:	2b25      	cmp	r3, #37	; 0x25
    c4e6:	d0b5      	beq.n	c454 <_svfiprintf_r+0x4c>
    c4e8:	3401      	adds	r4, #1
    c4ea:	e7b0      	b.n	c44e <_svfiprintf_r+0x46>
    c4ec:	2301      	movs	r3, #1
    c4ee:	1b80      	subs	r0, r0, r6
    c4f0:	4083      	lsls	r3, r0
    c4f2:	6829      	ldr	r1, [r5, #0]
    c4f4:	0014      	movs	r4, r2
    c4f6:	430b      	orrs	r3, r1
    c4f8:	602b      	str	r3, [r5, #0]
    c4fa:	e7cd      	b.n	c498 <_svfiprintf_r+0x90>
    c4fc:	9b05      	ldr	r3, [sp, #20]
    c4fe:	1d18      	adds	r0, r3, #4
    c500:	681b      	ldr	r3, [r3, #0]
    c502:	9005      	str	r0, [sp, #20]
    c504:	2b00      	cmp	r3, #0
    c506:	db39      	blt.n	c57c <_svfiprintf_r+0x174>
    c508:	9309      	str	r3, [sp, #36]	; 0x24
    c50a:	0014      	movs	r4, r2
    c50c:	7823      	ldrb	r3, [r4, #0]
    c50e:	2b2e      	cmp	r3, #46	; 0x2e
    c510:	d10b      	bne.n	c52a <_svfiprintf_r+0x122>
    c512:	7863      	ldrb	r3, [r4, #1]
    c514:	1c62      	adds	r2, r4, #1
    c516:	2b2a      	cmp	r3, #42	; 0x2a
    c518:	d13e      	bne.n	c598 <_svfiprintf_r+0x190>
    c51a:	9b05      	ldr	r3, [sp, #20]
    c51c:	3402      	adds	r4, #2
    c51e:	1d1a      	adds	r2, r3, #4
    c520:	681b      	ldr	r3, [r3, #0]
    c522:	9205      	str	r2, [sp, #20]
    c524:	2b00      	cmp	r3, #0
    c526:	db34      	blt.n	c592 <_svfiprintf_r+0x18a>
    c528:	9307      	str	r3, [sp, #28]
    c52a:	4e35      	ldr	r6, [pc, #212]	; (c600 <_svfiprintf_r+0x1f8>)
    c52c:	7821      	ldrb	r1, [r4, #0]
    c52e:	2203      	movs	r2, #3
    c530:	0030      	movs	r0, r6
    c532:	f000 fc33 	bl	cd9c <memchr>
    c536:	2800      	cmp	r0, #0
    c538:	d006      	beq.n	c548 <_svfiprintf_r+0x140>
    c53a:	2340      	movs	r3, #64	; 0x40
    c53c:	1b80      	subs	r0, r0, r6
    c53e:	4083      	lsls	r3, r0
    c540:	682a      	ldr	r2, [r5, #0]
    c542:	3401      	adds	r4, #1
    c544:	4313      	orrs	r3, r2
    c546:	602b      	str	r3, [r5, #0]
    c548:	7821      	ldrb	r1, [r4, #0]
    c54a:	2206      	movs	r2, #6
    c54c:	482d      	ldr	r0, [pc, #180]	; (c604 <_svfiprintf_r+0x1fc>)
    c54e:	1c66      	adds	r6, r4, #1
    c550:	7629      	strb	r1, [r5, #24]
    c552:	f000 fc23 	bl	cd9c <memchr>
    c556:	2800      	cmp	r0, #0
    c558:	d046      	beq.n	c5e8 <_svfiprintf_r+0x1e0>
    c55a:	4b2b      	ldr	r3, [pc, #172]	; (c608 <_svfiprintf_r+0x200>)
    c55c:	2b00      	cmp	r3, #0
    c55e:	d12f      	bne.n	c5c0 <_svfiprintf_r+0x1b8>
    c560:	6829      	ldr	r1, [r5, #0]
    c562:	9b05      	ldr	r3, [sp, #20]
    c564:	2207      	movs	r2, #7
    c566:	05c9      	lsls	r1, r1, #23
    c568:	d528      	bpl.n	c5bc <_svfiprintf_r+0x1b4>
    c56a:	189b      	adds	r3, r3, r2
    c56c:	4393      	bics	r3, r2
    c56e:	3308      	adds	r3, #8
    c570:	9305      	str	r3, [sp, #20]
    c572:	696b      	ldr	r3, [r5, #20]
    c574:	9a03      	ldr	r2, [sp, #12]
    c576:	189b      	adds	r3, r3, r2
    c578:	616b      	str	r3, [r5, #20]
    c57a:	e767      	b.n	c44c <_svfiprintf_r+0x44>
    c57c:	425b      	negs	r3, r3
    c57e:	60eb      	str	r3, [r5, #12]
    c580:	2302      	movs	r3, #2
    c582:	430b      	orrs	r3, r1
    c584:	602b      	str	r3, [r5, #0]
    c586:	e7c0      	b.n	c50a <_svfiprintf_r+0x102>
    c588:	434b      	muls	r3, r1
    c58a:	3401      	adds	r4, #1
    c58c:	189b      	adds	r3, r3, r2
    c58e:	2001      	movs	r0, #1
    c590:	e7a0      	b.n	c4d4 <_svfiprintf_r+0xcc>
    c592:	2301      	movs	r3, #1
    c594:	425b      	negs	r3, r3
    c596:	e7c7      	b.n	c528 <_svfiprintf_r+0x120>
    c598:	2300      	movs	r3, #0
    c59a:	0014      	movs	r4, r2
    c59c:	200a      	movs	r0, #10
    c59e:	001a      	movs	r2, r3
    c5a0:	606b      	str	r3, [r5, #4]
    c5a2:	7821      	ldrb	r1, [r4, #0]
    c5a4:	3930      	subs	r1, #48	; 0x30
    c5a6:	2909      	cmp	r1, #9
    c5a8:	d903      	bls.n	c5b2 <_svfiprintf_r+0x1aa>
    c5aa:	2b00      	cmp	r3, #0
    c5ac:	d0bd      	beq.n	c52a <_svfiprintf_r+0x122>
    c5ae:	9207      	str	r2, [sp, #28]
    c5b0:	e7bb      	b.n	c52a <_svfiprintf_r+0x122>
    c5b2:	4342      	muls	r2, r0
    c5b4:	3401      	adds	r4, #1
    c5b6:	1852      	adds	r2, r2, r1
    c5b8:	2301      	movs	r3, #1
    c5ba:	e7f2      	b.n	c5a2 <_svfiprintf_r+0x19a>
    c5bc:	3307      	adds	r3, #7
    c5be:	e7d5      	b.n	c56c <_svfiprintf_r+0x164>
    c5c0:	ab05      	add	r3, sp, #20
    c5c2:	9300      	str	r3, [sp, #0]
    c5c4:	003a      	movs	r2, r7
    c5c6:	4b11      	ldr	r3, [pc, #68]	; (c60c <_svfiprintf_r+0x204>)
    c5c8:	0029      	movs	r1, r5
    c5ca:	9802      	ldr	r0, [sp, #8]
    c5cc:	e000      	b.n	c5d0 <_svfiprintf_r+0x1c8>
    c5ce:	bf00      	nop
    c5d0:	9003      	str	r0, [sp, #12]
    c5d2:	9b03      	ldr	r3, [sp, #12]
    c5d4:	3301      	adds	r3, #1
    c5d6:	d1cc      	bne.n	c572 <_svfiprintf_r+0x16a>
    c5d8:	89bb      	ldrh	r3, [r7, #12]
    c5da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c5dc:	065b      	lsls	r3, r3, #25
    c5de:	d400      	bmi.n	c5e2 <_svfiprintf_r+0x1da>
    c5e0:	e729      	b.n	c436 <_svfiprintf_r+0x2e>
    c5e2:	2001      	movs	r0, #1
    c5e4:	4240      	negs	r0, r0
    c5e6:	e726      	b.n	c436 <_svfiprintf_r+0x2e>
    c5e8:	ab05      	add	r3, sp, #20
    c5ea:	9300      	str	r3, [sp, #0]
    c5ec:	003a      	movs	r2, r7
    c5ee:	4b07      	ldr	r3, [pc, #28]	; (c60c <_svfiprintf_r+0x204>)
    c5f0:	0029      	movs	r1, r5
    c5f2:	9802      	ldr	r0, [sp, #8]
    c5f4:	f000 f9be 	bl	c974 <_printf_i>
    c5f8:	e7ea      	b.n	c5d0 <_svfiprintf_r+0x1c8>
    c5fa:	46c0      	nop			; (mov r8, r8)
    c5fc:	0000f35a 	.word	0x0000f35a
    c600:	0000f360 	.word	0x0000f360
    c604:	0000f364 	.word	0x0000f364
    c608:	00000000 	.word	0x00000000
    c60c:	0000c345 	.word	0x0000c345

0000c610 <__sfputc_r>:
    c610:	6893      	ldr	r3, [r2, #8]
    c612:	b510      	push	{r4, lr}
    c614:	3b01      	subs	r3, #1
    c616:	6093      	str	r3, [r2, #8]
    c618:	2b00      	cmp	r3, #0
    c61a:	da05      	bge.n	c628 <__sfputc_r+0x18>
    c61c:	6994      	ldr	r4, [r2, #24]
    c61e:	42a3      	cmp	r3, r4
    c620:	db08      	blt.n	c634 <__sfputc_r+0x24>
    c622:	b2cb      	uxtb	r3, r1
    c624:	2b0a      	cmp	r3, #10
    c626:	d005      	beq.n	c634 <__sfputc_r+0x24>
    c628:	6813      	ldr	r3, [r2, #0]
    c62a:	1c58      	adds	r0, r3, #1
    c62c:	6010      	str	r0, [r2, #0]
    c62e:	7019      	strb	r1, [r3, #0]
    c630:	b2c8      	uxtb	r0, r1
    c632:	bd10      	pop	{r4, pc}
    c634:	f7ff fbaa 	bl	bd8c <__swbuf_r>
    c638:	e7fb      	b.n	c632 <__sfputc_r+0x22>

0000c63a <__sfputs_r>:
    c63a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c63c:	0006      	movs	r6, r0
    c63e:	000f      	movs	r7, r1
    c640:	0014      	movs	r4, r2
    c642:	18d5      	adds	r5, r2, r3
    c644:	42ac      	cmp	r4, r5
    c646:	d101      	bne.n	c64c <__sfputs_r+0x12>
    c648:	2000      	movs	r0, #0
    c64a:	e007      	b.n	c65c <__sfputs_r+0x22>
    c64c:	7821      	ldrb	r1, [r4, #0]
    c64e:	003a      	movs	r2, r7
    c650:	0030      	movs	r0, r6
    c652:	f7ff ffdd 	bl	c610 <__sfputc_r>
    c656:	3401      	adds	r4, #1
    c658:	1c43      	adds	r3, r0, #1
    c65a:	d1f3      	bne.n	c644 <__sfputs_r+0xa>
    c65c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000c660 <_vfiprintf_r>:
    c660:	b5f0      	push	{r4, r5, r6, r7, lr}
    c662:	b09f      	sub	sp, #124	; 0x7c
    c664:	0006      	movs	r6, r0
    c666:	000f      	movs	r7, r1
    c668:	0014      	movs	r4, r2
    c66a:	9305      	str	r3, [sp, #20]
    c66c:	2800      	cmp	r0, #0
    c66e:	d004      	beq.n	c67a <_vfiprintf_r+0x1a>
    c670:	6983      	ldr	r3, [r0, #24]
    c672:	2b00      	cmp	r3, #0
    c674:	d101      	bne.n	c67a <_vfiprintf_r+0x1a>
    c676:	f7ff fd4d 	bl	c114 <__sinit>
    c67a:	4b7f      	ldr	r3, [pc, #508]	; (c878 <_vfiprintf_r+0x218>)
    c67c:	429f      	cmp	r7, r3
    c67e:	d15c      	bne.n	c73a <_vfiprintf_r+0xda>
    c680:	6877      	ldr	r7, [r6, #4]
    c682:	89bb      	ldrh	r3, [r7, #12]
    c684:	071b      	lsls	r3, r3, #28
    c686:	d562      	bpl.n	c74e <_vfiprintf_r+0xee>
    c688:	693b      	ldr	r3, [r7, #16]
    c68a:	2b00      	cmp	r3, #0
    c68c:	d05f      	beq.n	c74e <_vfiprintf_r+0xee>
    c68e:	2300      	movs	r3, #0
    c690:	ad06      	add	r5, sp, #24
    c692:	616b      	str	r3, [r5, #20]
    c694:	3320      	adds	r3, #32
    c696:	766b      	strb	r3, [r5, #25]
    c698:	3310      	adds	r3, #16
    c69a:	76ab      	strb	r3, [r5, #26]
    c69c:	9402      	str	r4, [sp, #8]
    c69e:	9c02      	ldr	r4, [sp, #8]
    c6a0:	7823      	ldrb	r3, [r4, #0]
    c6a2:	2b00      	cmp	r3, #0
    c6a4:	d15d      	bne.n	c762 <_vfiprintf_r+0x102>
    c6a6:	9b02      	ldr	r3, [sp, #8]
    c6a8:	1ae3      	subs	r3, r4, r3
    c6aa:	9304      	str	r3, [sp, #16]
    c6ac:	d00d      	beq.n	c6ca <_vfiprintf_r+0x6a>
    c6ae:	9b04      	ldr	r3, [sp, #16]
    c6b0:	9a02      	ldr	r2, [sp, #8]
    c6b2:	0039      	movs	r1, r7
    c6b4:	0030      	movs	r0, r6
    c6b6:	f7ff ffc0 	bl	c63a <__sfputs_r>
    c6ba:	1c43      	adds	r3, r0, #1
    c6bc:	d100      	bne.n	c6c0 <_vfiprintf_r+0x60>
    c6be:	e0cc      	b.n	c85a <_vfiprintf_r+0x1fa>
    c6c0:	696a      	ldr	r2, [r5, #20]
    c6c2:	9b04      	ldr	r3, [sp, #16]
    c6c4:	4694      	mov	ip, r2
    c6c6:	4463      	add	r3, ip
    c6c8:	616b      	str	r3, [r5, #20]
    c6ca:	7823      	ldrb	r3, [r4, #0]
    c6cc:	2b00      	cmp	r3, #0
    c6ce:	d100      	bne.n	c6d2 <_vfiprintf_r+0x72>
    c6d0:	e0c3      	b.n	c85a <_vfiprintf_r+0x1fa>
    c6d2:	2201      	movs	r2, #1
    c6d4:	2300      	movs	r3, #0
    c6d6:	4252      	negs	r2, r2
    c6d8:	606a      	str	r2, [r5, #4]
    c6da:	a902      	add	r1, sp, #8
    c6dc:	3254      	adds	r2, #84	; 0x54
    c6de:	1852      	adds	r2, r2, r1
    c6e0:	3401      	adds	r4, #1
    c6e2:	602b      	str	r3, [r5, #0]
    c6e4:	60eb      	str	r3, [r5, #12]
    c6e6:	60ab      	str	r3, [r5, #8]
    c6e8:	7013      	strb	r3, [r2, #0]
    c6ea:	65ab      	str	r3, [r5, #88]	; 0x58
    c6ec:	7821      	ldrb	r1, [r4, #0]
    c6ee:	2205      	movs	r2, #5
    c6f0:	4862      	ldr	r0, [pc, #392]	; (c87c <_vfiprintf_r+0x21c>)
    c6f2:	f000 fb53 	bl	cd9c <memchr>
    c6f6:	1c63      	adds	r3, r4, #1
    c6f8:	469c      	mov	ip, r3
    c6fa:	2800      	cmp	r0, #0
    c6fc:	d135      	bne.n	c76a <_vfiprintf_r+0x10a>
    c6fe:	6829      	ldr	r1, [r5, #0]
    c700:	06cb      	lsls	r3, r1, #27
    c702:	d504      	bpl.n	c70e <_vfiprintf_r+0xae>
    c704:	2353      	movs	r3, #83	; 0x53
    c706:	aa02      	add	r2, sp, #8
    c708:	3020      	adds	r0, #32
    c70a:	189b      	adds	r3, r3, r2
    c70c:	7018      	strb	r0, [r3, #0]
    c70e:	070b      	lsls	r3, r1, #28
    c710:	d504      	bpl.n	c71c <_vfiprintf_r+0xbc>
    c712:	2353      	movs	r3, #83	; 0x53
    c714:	202b      	movs	r0, #43	; 0x2b
    c716:	aa02      	add	r2, sp, #8
    c718:	189b      	adds	r3, r3, r2
    c71a:	7018      	strb	r0, [r3, #0]
    c71c:	7823      	ldrb	r3, [r4, #0]
    c71e:	2b2a      	cmp	r3, #42	; 0x2a
    c720:	d02c      	beq.n	c77c <_vfiprintf_r+0x11c>
    c722:	2000      	movs	r0, #0
    c724:	210a      	movs	r1, #10
    c726:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c728:	7822      	ldrb	r2, [r4, #0]
    c72a:	3a30      	subs	r2, #48	; 0x30
    c72c:	2a09      	cmp	r2, #9
    c72e:	d800      	bhi.n	c732 <_vfiprintf_r+0xd2>
    c730:	e06b      	b.n	c80a <_vfiprintf_r+0x1aa>
    c732:	2800      	cmp	r0, #0
    c734:	d02a      	beq.n	c78c <_vfiprintf_r+0x12c>
    c736:	9309      	str	r3, [sp, #36]	; 0x24
    c738:	e028      	b.n	c78c <_vfiprintf_r+0x12c>
    c73a:	4b51      	ldr	r3, [pc, #324]	; (c880 <_vfiprintf_r+0x220>)
    c73c:	429f      	cmp	r7, r3
    c73e:	d101      	bne.n	c744 <_vfiprintf_r+0xe4>
    c740:	68b7      	ldr	r7, [r6, #8]
    c742:	e79e      	b.n	c682 <_vfiprintf_r+0x22>
    c744:	4b4f      	ldr	r3, [pc, #316]	; (c884 <_vfiprintf_r+0x224>)
    c746:	429f      	cmp	r7, r3
    c748:	d19b      	bne.n	c682 <_vfiprintf_r+0x22>
    c74a:	68f7      	ldr	r7, [r6, #12]
    c74c:	e799      	b.n	c682 <_vfiprintf_r+0x22>
    c74e:	0039      	movs	r1, r7
    c750:	0030      	movs	r0, r6
    c752:	f7ff fb71 	bl	be38 <__swsetup_r>
    c756:	2800      	cmp	r0, #0
    c758:	d099      	beq.n	c68e <_vfiprintf_r+0x2e>
    c75a:	2001      	movs	r0, #1
    c75c:	4240      	negs	r0, r0
    c75e:	b01f      	add	sp, #124	; 0x7c
    c760:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c762:	2b25      	cmp	r3, #37	; 0x25
    c764:	d09f      	beq.n	c6a6 <_vfiprintf_r+0x46>
    c766:	3401      	adds	r4, #1
    c768:	e79a      	b.n	c6a0 <_vfiprintf_r+0x40>
    c76a:	4b44      	ldr	r3, [pc, #272]	; (c87c <_vfiprintf_r+0x21c>)
    c76c:	6829      	ldr	r1, [r5, #0]
    c76e:	1ac0      	subs	r0, r0, r3
    c770:	2301      	movs	r3, #1
    c772:	4083      	lsls	r3, r0
    c774:	430b      	orrs	r3, r1
    c776:	602b      	str	r3, [r5, #0]
    c778:	4664      	mov	r4, ip
    c77a:	e7b7      	b.n	c6ec <_vfiprintf_r+0x8c>
    c77c:	9b05      	ldr	r3, [sp, #20]
    c77e:	1d18      	adds	r0, r3, #4
    c780:	681b      	ldr	r3, [r3, #0]
    c782:	9005      	str	r0, [sp, #20]
    c784:	2b00      	cmp	r3, #0
    c786:	db3a      	blt.n	c7fe <_vfiprintf_r+0x19e>
    c788:	9309      	str	r3, [sp, #36]	; 0x24
    c78a:	4664      	mov	r4, ip
    c78c:	7823      	ldrb	r3, [r4, #0]
    c78e:	2b2e      	cmp	r3, #46	; 0x2e
    c790:	d10b      	bne.n	c7aa <_vfiprintf_r+0x14a>
    c792:	7863      	ldrb	r3, [r4, #1]
    c794:	1c62      	adds	r2, r4, #1
    c796:	2b2a      	cmp	r3, #42	; 0x2a
    c798:	d13f      	bne.n	c81a <_vfiprintf_r+0x1ba>
    c79a:	9b05      	ldr	r3, [sp, #20]
    c79c:	3402      	adds	r4, #2
    c79e:	1d1a      	adds	r2, r3, #4
    c7a0:	681b      	ldr	r3, [r3, #0]
    c7a2:	9205      	str	r2, [sp, #20]
    c7a4:	2b00      	cmp	r3, #0
    c7a6:	db35      	blt.n	c814 <_vfiprintf_r+0x1b4>
    c7a8:	9307      	str	r3, [sp, #28]
    c7aa:	7821      	ldrb	r1, [r4, #0]
    c7ac:	2203      	movs	r2, #3
    c7ae:	4836      	ldr	r0, [pc, #216]	; (c888 <_vfiprintf_r+0x228>)
    c7b0:	f000 faf4 	bl	cd9c <memchr>
    c7b4:	2800      	cmp	r0, #0
    c7b6:	d007      	beq.n	c7c8 <_vfiprintf_r+0x168>
    c7b8:	4b33      	ldr	r3, [pc, #204]	; (c888 <_vfiprintf_r+0x228>)
    c7ba:	682a      	ldr	r2, [r5, #0]
    c7bc:	1ac0      	subs	r0, r0, r3
    c7be:	2340      	movs	r3, #64	; 0x40
    c7c0:	4083      	lsls	r3, r0
    c7c2:	4313      	orrs	r3, r2
    c7c4:	602b      	str	r3, [r5, #0]
    c7c6:	3401      	adds	r4, #1
    c7c8:	7821      	ldrb	r1, [r4, #0]
    c7ca:	1c63      	adds	r3, r4, #1
    c7cc:	2206      	movs	r2, #6
    c7ce:	482f      	ldr	r0, [pc, #188]	; (c88c <_vfiprintf_r+0x22c>)
    c7d0:	9302      	str	r3, [sp, #8]
    c7d2:	7629      	strb	r1, [r5, #24]
    c7d4:	f000 fae2 	bl	cd9c <memchr>
    c7d8:	2800      	cmp	r0, #0
    c7da:	d044      	beq.n	c866 <_vfiprintf_r+0x206>
    c7dc:	4b2c      	ldr	r3, [pc, #176]	; (c890 <_vfiprintf_r+0x230>)
    c7de:	2b00      	cmp	r3, #0
    c7e0:	d12f      	bne.n	c842 <_vfiprintf_r+0x1e2>
    c7e2:	6829      	ldr	r1, [r5, #0]
    c7e4:	9b05      	ldr	r3, [sp, #20]
    c7e6:	2207      	movs	r2, #7
    c7e8:	05c9      	lsls	r1, r1, #23
    c7ea:	d528      	bpl.n	c83e <_vfiprintf_r+0x1de>
    c7ec:	189b      	adds	r3, r3, r2
    c7ee:	4393      	bics	r3, r2
    c7f0:	3308      	adds	r3, #8
    c7f2:	9305      	str	r3, [sp, #20]
    c7f4:	696b      	ldr	r3, [r5, #20]
    c7f6:	9a03      	ldr	r2, [sp, #12]
    c7f8:	189b      	adds	r3, r3, r2
    c7fa:	616b      	str	r3, [r5, #20]
    c7fc:	e74f      	b.n	c69e <_vfiprintf_r+0x3e>
    c7fe:	425b      	negs	r3, r3
    c800:	60eb      	str	r3, [r5, #12]
    c802:	2302      	movs	r3, #2
    c804:	430b      	orrs	r3, r1
    c806:	602b      	str	r3, [r5, #0]
    c808:	e7bf      	b.n	c78a <_vfiprintf_r+0x12a>
    c80a:	434b      	muls	r3, r1
    c80c:	3401      	adds	r4, #1
    c80e:	189b      	adds	r3, r3, r2
    c810:	2001      	movs	r0, #1
    c812:	e789      	b.n	c728 <_vfiprintf_r+0xc8>
    c814:	2301      	movs	r3, #1
    c816:	425b      	negs	r3, r3
    c818:	e7c6      	b.n	c7a8 <_vfiprintf_r+0x148>
    c81a:	2300      	movs	r3, #0
    c81c:	0014      	movs	r4, r2
    c81e:	200a      	movs	r0, #10
    c820:	001a      	movs	r2, r3
    c822:	606b      	str	r3, [r5, #4]
    c824:	7821      	ldrb	r1, [r4, #0]
    c826:	3930      	subs	r1, #48	; 0x30
    c828:	2909      	cmp	r1, #9
    c82a:	d903      	bls.n	c834 <_vfiprintf_r+0x1d4>
    c82c:	2b00      	cmp	r3, #0
    c82e:	d0bc      	beq.n	c7aa <_vfiprintf_r+0x14a>
    c830:	9207      	str	r2, [sp, #28]
    c832:	e7ba      	b.n	c7aa <_vfiprintf_r+0x14a>
    c834:	4342      	muls	r2, r0
    c836:	3401      	adds	r4, #1
    c838:	1852      	adds	r2, r2, r1
    c83a:	2301      	movs	r3, #1
    c83c:	e7f2      	b.n	c824 <_vfiprintf_r+0x1c4>
    c83e:	3307      	adds	r3, #7
    c840:	e7d5      	b.n	c7ee <_vfiprintf_r+0x18e>
    c842:	ab05      	add	r3, sp, #20
    c844:	9300      	str	r3, [sp, #0]
    c846:	003a      	movs	r2, r7
    c848:	4b12      	ldr	r3, [pc, #72]	; (c894 <_vfiprintf_r+0x234>)
    c84a:	0029      	movs	r1, r5
    c84c:	0030      	movs	r0, r6
    c84e:	e000      	b.n	c852 <_vfiprintf_r+0x1f2>
    c850:	bf00      	nop
    c852:	9003      	str	r0, [sp, #12]
    c854:	9b03      	ldr	r3, [sp, #12]
    c856:	3301      	adds	r3, #1
    c858:	d1cc      	bne.n	c7f4 <_vfiprintf_r+0x194>
    c85a:	89bb      	ldrh	r3, [r7, #12]
    c85c:	065b      	lsls	r3, r3, #25
    c85e:	d500      	bpl.n	c862 <_vfiprintf_r+0x202>
    c860:	e77b      	b.n	c75a <_vfiprintf_r+0xfa>
    c862:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c864:	e77b      	b.n	c75e <_vfiprintf_r+0xfe>
    c866:	ab05      	add	r3, sp, #20
    c868:	9300      	str	r3, [sp, #0]
    c86a:	003a      	movs	r2, r7
    c86c:	4b09      	ldr	r3, [pc, #36]	; (c894 <_vfiprintf_r+0x234>)
    c86e:	0029      	movs	r1, r5
    c870:	0030      	movs	r0, r6
    c872:	f000 f87f 	bl	c974 <_printf_i>
    c876:	e7ec      	b.n	c852 <_vfiprintf_r+0x1f2>
    c878:	0000f310 	.word	0x0000f310
    c87c:	0000f35a 	.word	0x0000f35a
    c880:	0000f330 	.word	0x0000f330
    c884:	0000f2f0 	.word	0x0000f2f0
    c888:	0000f360 	.word	0x0000f360
    c88c:	0000f364 	.word	0x0000f364
    c890:	00000000 	.word	0x00000000
    c894:	0000c63b 	.word	0x0000c63b

0000c898 <_printf_common>:
    c898:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c89a:	0015      	movs	r5, r2
    c89c:	9301      	str	r3, [sp, #4]
    c89e:	688a      	ldr	r2, [r1, #8]
    c8a0:	690b      	ldr	r3, [r1, #16]
    c8a2:	9000      	str	r0, [sp, #0]
    c8a4:	000c      	movs	r4, r1
    c8a6:	4293      	cmp	r3, r2
    c8a8:	da00      	bge.n	c8ac <_printf_common+0x14>
    c8aa:	0013      	movs	r3, r2
    c8ac:	0022      	movs	r2, r4
    c8ae:	602b      	str	r3, [r5, #0]
    c8b0:	3243      	adds	r2, #67	; 0x43
    c8b2:	7812      	ldrb	r2, [r2, #0]
    c8b4:	2a00      	cmp	r2, #0
    c8b6:	d001      	beq.n	c8bc <_printf_common+0x24>
    c8b8:	3301      	adds	r3, #1
    c8ba:	602b      	str	r3, [r5, #0]
    c8bc:	6823      	ldr	r3, [r4, #0]
    c8be:	069b      	lsls	r3, r3, #26
    c8c0:	d502      	bpl.n	c8c8 <_printf_common+0x30>
    c8c2:	682b      	ldr	r3, [r5, #0]
    c8c4:	3302      	adds	r3, #2
    c8c6:	602b      	str	r3, [r5, #0]
    c8c8:	2706      	movs	r7, #6
    c8ca:	6823      	ldr	r3, [r4, #0]
    c8cc:	401f      	ands	r7, r3
    c8ce:	d027      	beq.n	c920 <_printf_common+0x88>
    c8d0:	0023      	movs	r3, r4
    c8d2:	3343      	adds	r3, #67	; 0x43
    c8d4:	781b      	ldrb	r3, [r3, #0]
    c8d6:	1e5a      	subs	r2, r3, #1
    c8d8:	4193      	sbcs	r3, r2
    c8da:	6822      	ldr	r2, [r4, #0]
    c8dc:	0692      	lsls	r2, r2, #26
    c8de:	d430      	bmi.n	c942 <_printf_common+0xaa>
    c8e0:	0022      	movs	r2, r4
    c8e2:	9901      	ldr	r1, [sp, #4]
    c8e4:	3243      	adds	r2, #67	; 0x43
    c8e6:	9800      	ldr	r0, [sp, #0]
    c8e8:	9e08      	ldr	r6, [sp, #32]
    c8ea:	47b0      	blx	r6
    c8ec:	1c43      	adds	r3, r0, #1
    c8ee:	d025      	beq.n	c93c <_printf_common+0xa4>
    c8f0:	2306      	movs	r3, #6
    c8f2:	6820      	ldr	r0, [r4, #0]
    c8f4:	682a      	ldr	r2, [r5, #0]
    c8f6:	68e1      	ldr	r1, [r4, #12]
    c8f8:	4003      	ands	r3, r0
    c8fa:	2500      	movs	r5, #0
    c8fc:	2b04      	cmp	r3, #4
    c8fe:	d103      	bne.n	c908 <_printf_common+0x70>
    c900:	1a8d      	subs	r5, r1, r2
    c902:	43eb      	mvns	r3, r5
    c904:	17db      	asrs	r3, r3, #31
    c906:	401d      	ands	r5, r3
    c908:	68a3      	ldr	r3, [r4, #8]
    c90a:	6922      	ldr	r2, [r4, #16]
    c90c:	4293      	cmp	r3, r2
    c90e:	dd01      	ble.n	c914 <_printf_common+0x7c>
    c910:	1a9b      	subs	r3, r3, r2
    c912:	18ed      	adds	r5, r5, r3
    c914:	2700      	movs	r7, #0
    c916:	42bd      	cmp	r5, r7
    c918:	d120      	bne.n	c95c <_printf_common+0xc4>
    c91a:	2000      	movs	r0, #0
    c91c:	e010      	b.n	c940 <_printf_common+0xa8>
    c91e:	3701      	adds	r7, #1
    c920:	68e3      	ldr	r3, [r4, #12]
    c922:	682a      	ldr	r2, [r5, #0]
    c924:	1a9b      	subs	r3, r3, r2
    c926:	429f      	cmp	r7, r3
    c928:	dad2      	bge.n	c8d0 <_printf_common+0x38>
    c92a:	0022      	movs	r2, r4
    c92c:	2301      	movs	r3, #1
    c92e:	3219      	adds	r2, #25
    c930:	9901      	ldr	r1, [sp, #4]
    c932:	9800      	ldr	r0, [sp, #0]
    c934:	9e08      	ldr	r6, [sp, #32]
    c936:	47b0      	blx	r6
    c938:	1c43      	adds	r3, r0, #1
    c93a:	d1f0      	bne.n	c91e <_printf_common+0x86>
    c93c:	2001      	movs	r0, #1
    c93e:	4240      	negs	r0, r0
    c940:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    c942:	2030      	movs	r0, #48	; 0x30
    c944:	18e1      	adds	r1, r4, r3
    c946:	3143      	adds	r1, #67	; 0x43
    c948:	7008      	strb	r0, [r1, #0]
    c94a:	0021      	movs	r1, r4
    c94c:	1c5a      	adds	r2, r3, #1
    c94e:	3145      	adds	r1, #69	; 0x45
    c950:	7809      	ldrb	r1, [r1, #0]
    c952:	18a2      	adds	r2, r4, r2
    c954:	3243      	adds	r2, #67	; 0x43
    c956:	3302      	adds	r3, #2
    c958:	7011      	strb	r1, [r2, #0]
    c95a:	e7c1      	b.n	c8e0 <_printf_common+0x48>
    c95c:	0022      	movs	r2, r4
    c95e:	2301      	movs	r3, #1
    c960:	321a      	adds	r2, #26
    c962:	9901      	ldr	r1, [sp, #4]
    c964:	9800      	ldr	r0, [sp, #0]
    c966:	9e08      	ldr	r6, [sp, #32]
    c968:	47b0      	blx	r6
    c96a:	1c43      	adds	r3, r0, #1
    c96c:	d0e6      	beq.n	c93c <_printf_common+0xa4>
    c96e:	3701      	adds	r7, #1
    c970:	e7d1      	b.n	c916 <_printf_common+0x7e>
	...

0000c974 <_printf_i>:
    c974:	b5f0      	push	{r4, r5, r6, r7, lr}
    c976:	b08b      	sub	sp, #44	; 0x2c
    c978:	9206      	str	r2, [sp, #24]
    c97a:	000a      	movs	r2, r1
    c97c:	3243      	adds	r2, #67	; 0x43
    c97e:	9307      	str	r3, [sp, #28]
    c980:	9005      	str	r0, [sp, #20]
    c982:	9204      	str	r2, [sp, #16]
    c984:	7e0a      	ldrb	r2, [r1, #24]
    c986:	000c      	movs	r4, r1
    c988:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c98a:	2a6e      	cmp	r2, #110	; 0x6e
    c98c:	d100      	bne.n	c990 <_printf_i+0x1c>
    c98e:	e08f      	b.n	cab0 <_printf_i+0x13c>
    c990:	d817      	bhi.n	c9c2 <_printf_i+0x4e>
    c992:	2a63      	cmp	r2, #99	; 0x63
    c994:	d02c      	beq.n	c9f0 <_printf_i+0x7c>
    c996:	d808      	bhi.n	c9aa <_printf_i+0x36>
    c998:	2a00      	cmp	r2, #0
    c99a:	d100      	bne.n	c99e <_printf_i+0x2a>
    c99c:	e099      	b.n	cad2 <_printf_i+0x15e>
    c99e:	2a58      	cmp	r2, #88	; 0x58
    c9a0:	d054      	beq.n	ca4c <_printf_i+0xd8>
    c9a2:	0026      	movs	r6, r4
    c9a4:	3642      	adds	r6, #66	; 0x42
    c9a6:	7032      	strb	r2, [r6, #0]
    c9a8:	e029      	b.n	c9fe <_printf_i+0x8a>
    c9aa:	2a64      	cmp	r2, #100	; 0x64
    c9ac:	d001      	beq.n	c9b2 <_printf_i+0x3e>
    c9ae:	2a69      	cmp	r2, #105	; 0x69
    c9b0:	d1f7      	bne.n	c9a2 <_printf_i+0x2e>
    c9b2:	6821      	ldr	r1, [r4, #0]
    c9b4:	681a      	ldr	r2, [r3, #0]
    c9b6:	0608      	lsls	r0, r1, #24
    c9b8:	d523      	bpl.n	ca02 <_printf_i+0x8e>
    c9ba:	1d11      	adds	r1, r2, #4
    c9bc:	6019      	str	r1, [r3, #0]
    c9be:	6815      	ldr	r5, [r2, #0]
    c9c0:	e025      	b.n	ca0e <_printf_i+0x9a>
    c9c2:	2a73      	cmp	r2, #115	; 0x73
    c9c4:	d100      	bne.n	c9c8 <_printf_i+0x54>
    c9c6:	e088      	b.n	cada <_printf_i+0x166>
    c9c8:	d808      	bhi.n	c9dc <_printf_i+0x68>
    c9ca:	2a6f      	cmp	r2, #111	; 0x6f
    c9cc:	d029      	beq.n	ca22 <_printf_i+0xae>
    c9ce:	2a70      	cmp	r2, #112	; 0x70
    c9d0:	d1e7      	bne.n	c9a2 <_printf_i+0x2e>
    c9d2:	2220      	movs	r2, #32
    c9d4:	6809      	ldr	r1, [r1, #0]
    c9d6:	430a      	orrs	r2, r1
    c9d8:	6022      	str	r2, [r4, #0]
    c9da:	e003      	b.n	c9e4 <_printf_i+0x70>
    c9dc:	2a75      	cmp	r2, #117	; 0x75
    c9de:	d020      	beq.n	ca22 <_printf_i+0xae>
    c9e0:	2a78      	cmp	r2, #120	; 0x78
    c9e2:	d1de      	bne.n	c9a2 <_printf_i+0x2e>
    c9e4:	0022      	movs	r2, r4
    c9e6:	2178      	movs	r1, #120	; 0x78
    c9e8:	3245      	adds	r2, #69	; 0x45
    c9ea:	7011      	strb	r1, [r2, #0]
    c9ec:	4a6c      	ldr	r2, [pc, #432]	; (cba0 <_printf_i+0x22c>)
    c9ee:	e030      	b.n	ca52 <_printf_i+0xde>
    c9f0:	000e      	movs	r6, r1
    c9f2:	681a      	ldr	r2, [r3, #0]
    c9f4:	3642      	adds	r6, #66	; 0x42
    c9f6:	1d11      	adds	r1, r2, #4
    c9f8:	6019      	str	r1, [r3, #0]
    c9fa:	6813      	ldr	r3, [r2, #0]
    c9fc:	7033      	strb	r3, [r6, #0]
    c9fe:	2301      	movs	r3, #1
    ca00:	e079      	b.n	caf6 <_printf_i+0x182>
    ca02:	0649      	lsls	r1, r1, #25
    ca04:	d5d9      	bpl.n	c9ba <_printf_i+0x46>
    ca06:	1d11      	adds	r1, r2, #4
    ca08:	6019      	str	r1, [r3, #0]
    ca0a:	2300      	movs	r3, #0
    ca0c:	5ed5      	ldrsh	r5, [r2, r3]
    ca0e:	2d00      	cmp	r5, #0
    ca10:	da03      	bge.n	ca1a <_printf_i+0xa6>
    ca12:	232d      	movs	r3, #45	; 0x2d
    ca14:	9a04      	ldr	r2, [sp, #16]
    ca16:	426d      	negs	r5, r5
    ca18:	7013      	strb	r3, [r2, #0]
    ca1a:	4b62      	ldr	r3, [pc, #392]	; (cba4 <_printf_i+0x230>)
    ca1c:	270a      	movs	r7, #10
    ca1e:	9303      	str	r3, [sp, #12]
    ca20:	e02f      	b.n	ca82 <_printf_i+0x10e>
    ca22:	6820      	ldr	r0, [r4, #0]
    ca24:	6819      	ldr	r1, [r3, #0]
    ca26:	0605      	lsls	r5, r0, #24
    ca28:	d503      	bpl.n	ca32 <_printf_i+0xbe>
    ca2a:	1d08      	adds	r0, r1, #4
    ca2c:	6018      	str	r0, [r3, #0]
    ca2e:	680d      	ldr	r5, [r1, #0]
    ca30:	e005      	b.n	ca3e <_printf_i+0xca>
    ca32:	0640      	lsls	r0, r0, #25
    ca34:	d5f9      	bpl.n	ca2a <_printf_i+0xb6>
    ca36:	680d      	ldr	r5, [r1, #0]
    ca38:	1d08      	adds	r0, r1, #4
    ca3a:	6018      	str	r0, [r3, #0]
    ca3c:	b2ad      	uxth	r5, r5
    ca3e:	4b59      	ldr	r3, [pc, #356]	; (cba4 <_printf_i+0x230>)
    ca40:	2708      	movs	r7, #8
    ca42:	9303      	str	r3, [sp, #12]
    ca44:	2a6f      	cmp	r2, #111	; 0x6f
    ca46:	d018      	beq.n	ca7a <_printf_i+0x106>
    ca48:	270a      	movs	r7, #10
    ca4a:	e016      	b.n	ca7a <_printf_i+0x106>
    ca4c:	3145      	adds	r1, #69	; 0x45
    ca4e:	700a      	strb	r2, [r1, #0]
    ca50:	4a54      	ldr	r2, [pc, #336]	; (cba4 <_printf_i+0x230>)
    ca52:	9203      	str	r2, [sp, #12]
    ca54:	681a      	ldr	r2, [r3, #0]
    ca56:	6821      	ldr	r1, [r4, #0]
    ca58:	1d10      	adds	r0, r2, #4
    ca5a:	6018      	str	r0, [r3, #0]
    ca5c:	6815      	ldr	r5, [r2, #0]
    ca5e:	0608      	lsls	r0, r1, #24
    ca60:	d522      	bpl.n	caa8 <_printf_i+0x134>
    ca62:	07cb      	lsls	r3, r1, #31
    ca64:	d502      	bpl.n	ca6c <_printf_i+0xf8>
    ca66:	2320      	movs	r3, #32
    ca68:	4319      	orrs	r1, r3
    ca6a:	6021      	str	r1, [r4, #0]
    ca6c:	2710      	movs	r7, #16
    ca6e:	2d00      	cmp	r5, #0
    ca70:	d103      	bne.n	ca7a <_printf_i+0x106>
    ca72:	2320      	movs	r3, #32
    ca74:	6822      	ldr	r2, [r4, #0]
    ca76:	439a      	bics	r2, r3
    ca78:	6022      	str	r2, [r4, #0]
    ca7a:	0023      	movs	r3, r4
    ca7c:	2200      	movs	r2, #0
    ca7e:	3343      	adds	r3, #67	; 0x43
    ca80:	701a      	strb	r2, [r3, #0]
    ca82:	6863      	ldr	r3, [r4, #4]
    ca84:	60a3      	str	r3, [r4, #8]
    ca86:	2b00      	cmp	r3, #0
    ca88:	db5c      	blt.n	cb44 <_printf_i+0x1d0>
    ca8a:	2204      	movs	r2, #4
    ca8c:	6821      	ldr	r1, [r4, #0]
    ca8e:	4391      	bics	r1, r2
    ca90:	6021      	str	r1, [r4, #0]
    ca92:	2d00      	cmp	r5, #0
    ca94:	d158      	bne.n	cb48 <_printf_i+0x1d4>
    ca96:	9e04      	ldr	r6, [sp, #16]
    ca98:	2b00      	cmp	r3, #0
    ca9a:	d064      	beq.n	cb66 <_printf_i+0x1f2>
    ca9c:	0026      	movs	r6, r4
    ca9e:	9b03      	ldr	r3, [sp, #12]
    caa0:	3642      	adds	r6, #66	; 0x42
    caa2:	781b      	ldrb	r3, [r3, #0]
    caa4:	7033      	strb	r3, [r6, #0]
    caa6:	e05e      	b.n	cb66 <_printf_i+0x1f2>
    caa8:	0648      	lsls	r0, r1, #25
    caaa:	d5da      	bpl.n	ca62 <_printf_i+0xee>
    caac:	b2ad      	uxth	r5, r5
    caae:	e7d8      	b.n	ca62 <_printf_i+0xee>
    cab0:	6809      	ldr	r1, [r1, #0]
    cab2:	681a      	ldr	r2, [r3, #0]
    cab4:	0608      	lsls	r0, r1, #24
    cab6:	d505      	bpl.n	cac4 <_printf_i+0x150>
    cab8:	1d11      	adds	r1, r2, #4
    caba:	6019      	str	r1, [r3, #0]
    cabc:	6813      	ldr	r3, [r2, #0]
    cabe:	6962      	ldr	r2, [r4, #20]
    cac0:	601a      	str	r2, [r3, #0]
    cac2:	e006      	b.n	cad2 <_printf_i+0x15e>
    cac4:	0649      	lsls	r1, r1, #25
    cac6:	d5f7      	bpl.n	cab8 <_printf_i+0x144>
    cac8:	1d11      	adds	r1, r2, #4
    caca:	6019      	str	r1, [r3, #0]
    cacc:	6813      	ldr	r3, [r2, #0]
    cace:	8aa2      	ldrh	r2, [r4, #20]
    cad0:	801a      	strh	r2, [r3, #0]
    cad2:	2300      	movs	r3, #0
    cad4:	9e04      	ldr	r6, [sp, #16]
    cad6:	6123      	str	r3, [r4, #16]
    cad8:	e054      	b.n	cb84 <_printf_i+0x210>
    cada:	681a      	ldr	r2, [r3, #0]
    cadc:	1d11      	adds	r1, r2, #4
    cade:	6019      	str	r1, [r3, #0]
    cae0:	6816      	ldr	r6, [r2, #0]
    cae2:	2100      	movs	r1, #0
    cae4:	6862      	ldr	r2, [r4, #4]
    cae6:	0030      	movs	r0, r6
    cae8:	f000 f958 	bl	cd9c <memchr>
    caec:	2800      	cmp	r0, #0
    caee:	d001      	beq.n	caf4 <_printf_i+0x180>
    caf0:	1b80      	subs	r0, r0, r6
    caf2:	6060      	str	r0, [r4, #4]
    caf4:	6863      	ldr	r3, [r4, #4]
    caf6:	6123      	str	r3, [r4, #16]
    caf8:	2300      	movs	r3, #0
    cafa:	9a04      	ldr	r2, [sp, #16]
    cafc:	7013      	strb	r3, [r2, #0]
    cafe:	e041      	b.n	cb84 <_printf_i+0x210>
    cb00:	6923      	ldr	r3, [r4, #16]
    cb02:	0032      	movs	r2, r6
    cb04:	9906      	ldr	r1, [sp, #24]
    cb06:	9805      	ldr	r0, [sp, #20]
    cb08:	9d07      	ldr	r5, [sp, #28]
    cb0a:	47a8      	blx	r5
    cb0c:	1c43      	adds	r3, r0, #1
    cb0e:	d043      	beq.n	cb98 <_printf_i+0x224>
    cb10:	6823      	ldr	r3, [r4, #0]
    cb12:	2500      	movs	r5, #0
    cb14:	079b      	lsls	r3, r3, #30
    cb16:	d40f      	bmi.n	cb38 <_printf_i+0x1c4>
    cb18:	9b09      	ldr	r3, [sp, #36]	; 0x24
    cb1a:	68e0      	ldr	r0, [r4, #12]
    cb1c:	4298      	cmp	r0, r3
    cb1e:	da3d      	bge.n	cb9c <_printf_i+0x228>
    cb20:	0018      	movs	r0, r3
    cb22:	e03b      	b.n	cb9c <_printf_i+0x228>
    cb24:	0022      	movs	r2, r4
    cb26:	2301      	movs	r3, #1
    cb28:	3219      	adds	r2, #25
    cb2a:	9906      	ldr	r1, [sp, #24]
    cb2c:	9805      	ldr	r0, [sp, #20]
    cb2e:	9e07      	ldr	r6, [sp, #28]
    cb30:	47b0      	blx	r6
    cb32:	1c43      	adds	r3, r0, #1
    cb34:	d030      	beq.n	cb98 <_printf_i+0x224>
    cb36:	3501      	adds	r5, #1
    cb38:	68e3      	ldr	r3, [r4, #12]
    cb3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    cb3c:	1a9b      	subs	r3, r3, r2
    cb3e:	429d      	cmp	r5, r3
    cb40:	dbf0      	blt.n	cb24 <_printf_i+0x1b0>
    cb42:	e7e9      	b.n	cb18 <_printf_i+0x1a4>
    cb44:	2d00      	cmp	r5, #0
    cb46:	d0a9      	beq.n	ca9c <_printf_i+0x128>
    cb48:	9e04      	ldr	r6, [sp, #16]
    cb4a:	0028      	movs	r0, r5
    cb4c:	0039      	movs	r1, r7
    cb4e:	f7fe fc79 	bl	b444 <__aeabi_uidivmod>
    cb52:	9b03      	ldr	r3, [sp, #12]
    cb54:	3e01      	subs	r6, #1
    cb56:	5c5b      	ldrb	r3, [r3, r1]
    cb58:	0028      	movs	r0, r5
    cb5a:	7033      	strb	r3, [r6, #0]
    cb5c:	0039      	movs	r1, r7
    cb5e:	f7fe fbeb 	bl	b338 <__udivsi3>
    cb62:	1e05      	subs	r5, r0, #0
    cb64:	d1f1      	bne.n	cb4a <_printf_i+0x1d6>
    cb66:	2f08      	cmp	r7, #8
    cb68:	d109      	bne.n	cb7e <_printf_i+0x20a>
    cb6a:	6823      	ldr	r3, [r4, #0]
    cb6c:	07db      	lsls	r3, r3, #31
    cb6e:	d506      	bpl.n	cb7e <_printf_i+0x20a>
    cb70:	6863      	ldr	r3, [r4, #4]
    cb72:	6922      	ldr	r2, [r4, #16]
    cb74:	4293      	cmp	r3, r2
    cb76:	dc02      	bgt.n	cb7e <_printf_i+0x20a>
    cb78:	2330      	movs	r3, #48	; 0x30
    cb7a:	3e01      	subs	r6, #1
    cb7c:	7033      	strb	r3, [r6, #0]
    cb7e:	9b04      	ldr	r3, [sp, #16]
    cb80:	1b9b      	subs	r3, r3, r6
    cb82:	6123      	str	r3, [r4, #16]
    cb84:	9b07      	ldr	r3, [sp, #28]
    cb86:	aa09      	add	r2, sp, #36	; 0x24
    cb88:	9300      	str	r3, [sp, #0]
    cb8a:	0021      	movs	r1, r4
    cb8c:	9b06      	ldr	r3, [sp, #24]
    cb8e:	9805      	ldr	r0, [sp, #20]
    cb90:	f7ff fe82 	bl	c898 <_printf_common>
    cb94:	1c43      	adds	r3, r0, #1
    cb96:	d1b3      	bne.n	cb00 <_printf_i+0x18c>
    cb98:	2001      	movs	r0, #1
    cb9a:	4240      	negs	r0, r0
    cb9c:	b00b      	add	sp, #44	; 0x2c
    cb9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cba0:	0000f37c 	.word	0x0000f37c
    cba4:	0000f36b 	.word	0x0000f36b

0000cba8 <_putc_r>:
    cba8:	b570      	push	{r4, r5, r6, lr}
    cbaa:	0006      	movs	r6, r0
    cbac:	000d      	movs	r5, r1
    cbae:	0014      	movs	r4, r2
    cbb0:	2800      	cmp	r0, #0
    cbb2:	d004      	beq.n	cbbe <_putc_r+0x16>
    cbb4:	6983      	ldr	r3, [r0, #24]
    cbb6:	2b00      	cmp	r3, #0
    cbb8:	d101      	bne.n	cbbe <_putc_r+0x16>
    cbba:	f7ff faab 	bl	c114 <__sinit>
    cbbe:	4b12      	ldr	r3, [pc, #72]	; (cc08 <_putc_r+0x60>)
    cbc0:	429c      	cmp	r4, r3
    cbc2:	d111      	bne.n	cbe8 <_putc_r+0x40>
    cbc4:	6874      	ldr	r4, [r6, #4]
    cbc6:	68a3      	ldr	r3, [r4, #8]
    cbc8:	3b01      	subs	r3, #1
    cbca:	60a3      	str	r3, [r4, #8]
    cbcc:	2b00      	cmp	r3, #0
    cbce:	da05      	bge.n	cbdc <_putc_r+0x34>
    cbd0:	69a2      	ldr	r2, [r4, #24]
    cbd2:	4293      	cmp	r3, r2
    cbd4:	db12      	blt.n	cbfc <_putc_r+0x54>
    cbd6:	b2eb      	uxtb	r3, r5
    cbd8:	2b0a      	cmp	r3, #10
    cbda:	d00f      	beq.n	cbfc <_putc_r+0x54>
    cbdc:	6823      	ldr	r3, [r4, #0]
    cbde:	b2e8      	uxtb	r0, r5
    cbe0:	1c5a      	adds	r2, r3, #1
    cbe2:	6022      	str	r2, [r4, #0]
    cbe4:	701d      	strb	r5, [r3, #0]
    cbe6:	bd70      	pop	{r4, r5, r6, pc}
    cbe8:	4b08      	ldr	r3, [pc, #32]	; (cc0c <_putc_r+0x64>)
    cbea:	429c      	cmp	r4, r3
    cbec:	d101      	bne.n	cbf2 <_putc_r+0x4a>
    cbee:	68b4      	ldr	r4, [r6, #8]
    cbf0:	e7e9      	b.n	cbc6 <_putc_r+0x1e>
    cbf2:	4b07      	ldr	r3, [pc, #28]	; (cc10 <_putc_r+0x68>)
    cbf4:	429c      	cmp	r4, r3
    cbf6:	d1e6      	bne.n	cbc6 <_putc_r+0x1e>
    cbf8:	68f4      	ldr	r4, [r6, #12]
    cbfa:	e7e4      	b.n	cbc6 <_putc_r+0x1e>
    cbfc:	0022      	movs	r2, r4
    cbfe:	0029      	movs	r1, r5
    cc00:	0030      	movs	r0, r6
    cc02:	f7ff f8c3 	bl	bd8c <__swbuf_r>
    cc06:	e7ee      	b.n	cbe6 <_putc_r+0x3e>
    cc08:	0000f310 	.word	0x0000f310
    cc0c:	0000f330 	.word	0x0000f330
    cc10:	0000f2f0 	.word	0x0000f2f0

0000cc14 <__sread>:
    cc14:	b570      	push	{r4, r5, r6, lr}
    cc16:	000c      	movs	r4, r1
    cc18:	250e      	movs	r5, #14
    cc1a:	5f49      	ldrsh	r1, [r1, r5]
    cc1c:	f000 f8f0 	bl	ce00 <_read_r>
    cc20:	2800      	cmp	r0, #0
    cc22:	db03      	blt.n	cc2c <__sread+0x18>
    cc24:	6d63      	ldr	r3, [r4, #84]	; 0x54
    cc26:	181b      	adds	r3, r3, r0
    cc28:	6563      	str	r3, [r4, #84]	; 0x54
    cc2a:	bd70      	pop	{r4, r5, r6, pc}
    cc2c:	89a3      	ldrh	r3, [r4, #12]
    cc2e:	4a02      	ldr	r2, [pc, #8]	; (cc38 <__sread+0x24>)
    cc30:	4013      	ands	r3, r2
    cc32:	81a3      	strh	r3, [r4, #12]
    cc34:	e7f9      	b.n	cc2a <__sread+0x16>
    cc36:	46c0      	nop			; (mov r8, r8)
    cc38:	ffffefff 	.word	0xffffefff

0000cc3c <__swrite>:
    cc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cc3e:	001f      	movs	r7, r3
    cc40:	898b      	ldrh	r3, [r1, #12]
    cc42:	0005      	movs	r5, r0
    cc44:	000c      	movs	r4, r1
    cc46:	0016      	movs	r6, r2
    cc48:	05db      	lsls	r3, r3, #23
    cc4a:	d505      	bpl.n	cc58 <__swrite+0x1c>
    cc4c:	230e      	movs	r3, #14
    cc4e:	5ec9      	ldrsh	r1, [r1, r3]
    cc50:	2200      	movs	r2, #0
    cc52:	2302      	movs	r3, #2
    cc54:	f000 f88e 	bl	cd74 <_lseek_r>
    cc58:	89a3      	ldrh	r3, [r4, #12]
    cc5a:	4a05      	ldr	r2, [pc, #20]	; (cc70 <__swrite+0x34>)
    cc5c:	0028      	movs	r0, r5
    cc5e:	4013      	ands	r3, r2
    cc60:	81a3      	strh	r3, [r4, #12]
    cc62:	0032      	movs	r2, r6
    cc64:	230e      	movs	r3, #14
    cc66:	5ee1      	ldrsh	r1, [r4, r3]
    cc68:	003b      	movs	r3, r7
    cc6a:	f000 f839 	bl	cce0 <_write_r>
    cc6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cc70:	ffffefff 	.word	0xffffefff

0000cc74 <__sseek>:
    cc74:	b570      	push	{r4, r5, r6, lr}
    cc76:	000c      	movs	r4, r1
    cc78:	250e      	movs	r5, #14
    cc7a:	5f49      	ldrsh	r1, [r1, r5]
    cc7c:	f000 f87a 	bl	cd74 <_lseek_r>
    cc80:	89a3      	ldrh	r3, [r4, #12]
    cc82:	1c42      	adds	r2, r0, #1
    cc84:	d103      	bne.n	cc8e <__sseek+0x1a>
    cc86:	4a05      	ldr	r2, [pc, #20]	; (cc9c <__sseek+0x28>)
    cc88:	4013      	ands	r3, r2
    cc8a:	81a3      	strh	r3, [r4, #12]
    cc8c:	bd70      	pop	{r4, r5, r6, pc}
    cc8e:	2280      	movs	r2, #128	; 0x80
    cc90:	0152      	lsls	r2, r2, #5
    cc92:	4313      	orrs	r3, r2
    cc94:	81a3      	strh	r3, [r4, #12]
    cc96:	6560      	str	r0, [r4, #84]	; 0x54
    cc98:	e7f8      	b.n	cc8c <__sseek+0x18>
    cc9a:	46c0      	nop			; (mov r8, r8)
    cc9c:	ffffefff 	.word	0xffffefff

0000cca0 <__sclose>:
    cca0:	b510      	push	{r4, lr}
    cca2:	230e      	movs	r3, #14
    cca4:	5ec9      	ldrsh	r1, [r1, r3]
    cca6:	f000 f82f 	bl	cd08 <_close_r>
    ccaa:	bd10      	pop	{r4, pc}

0000ccac <strchr>:
    ccac:	b2c9      	uxtb	r1, r1
    ccae:	7803      	ldrb	r3, [r0, #0]
    ccb0:	2b00      	cmp	r3, #0
    ccb2:	d004      	beq.n	ccbe <strchr+0x12>
    ccb4:	4299      	cmp	r1, r3
    ccb6:	d100      	bne.n	ccba <strchr+0xe>
    ccb8:	4770      	bx	lr
    ccba:	3001      	adds	r0, #1
    ccbc:	e7f7      	b.n	ccae <strchr+0x2>
    ccbe:	424b      	negs	r3, r1
    ccc0:	4159      	adcs	r1, r3
    ccc2:	4249      	negs	r1, r1
    ccc4:	4008      	ands	r0, r1
    ccc6:	e7f7      	b.n	ccb8 <strchr+0xc>

0000ccc8 <__ascii_wctomb>:
    ccc8:	1e0b      	subs	r3, r1, #0
    ccca:	d004      	beq.n	ccd6 <__ascii_wctomb+0xe>
    cccc:	2aff      	cmp	r2, #255	; 0xff
    ccce:	d904      	bls.n	ccda <__ascii_wctomb+0x12>
    ccd0:	238a      	movs	r3, #138	; 0x8a
    ccd2:	6003      	str	r3, [r0, #0]
    ccd4:	3b8b      	subs	r3, #139	; 0x8b
    ccd6:	0018      	movs	r0, r3
    ccd8:	4770      	bx	lr
    ccda:	700a      	strb	r2, [r1, #0]
    ccdc:	2301      	movs	r3, #1
    ccde:	e7fa      	b.n	ccd6 <__ascii_wctomb+0xe>

0000cce0 <_write_r>:
    cce0:	b570      	push	{r4, r5, r6, lr}
    cce2:	0005      	movs	r5, r0
    cce4:	0008      	movs	r0, r1
    cce6:	0011      	movs	r1, r2
    cce8:	2200      	movs	r2, #0
    ccea:	4c06      	ldr	r4, [pc, #24]	; (cd04 <_write_r+0x24>)
    ccec:	6022      	str	r2, [r4, #0]
    ccee:	001a      	movs	r2, r3
    ccf0:	f7f9 fdb0 	bl	6854 <_write>
    ccf4:	1c43      	adds	r3, r0, #1
    ccf6:	d103      	bne.n	cd00 <_write_r+0x20>
    ccf8:	6823      	ldr	r3, [r4, #0]
    ccfa:	2b00      	cmp	r3, #0
    ccfc:	d000      	beq.n	cd00 <_write_r+0x20>
    ccfe:	602b      	str	r3, [r5, #0]
    cd00:	bd70      	pop	{r4, r5, r6, pc}
    cd02:	46c0      	nop			; (mov r8, r8)
    cd04:	200012b8 	.word	0x200012b8

0000cd08 <_close_r>:
    cd08:	2300      	movs	r3, #0
    cd0a:	b570      	push	{r4, r5, r6, lr}
    cd0c:	4c06      	ldr	r4, [pc, #24]	; (cd28 <_close_r+0x20>)
    cd0e:	0005      	movs	r5, r0
    cd10:	0008      	movs	r0, r1
    cd12:	6023      	str	r3, [r4, #0]
    cd14:	f7f9 fdd8 	bl	68c8 <_close>
    cd18:	1c43      	adds	r3, r0, #1
    cd1a:	d103      	bne.n	cd24 <_close_r+0x1c>
    cd1c:	6823      	ldr	r3, [r4, #0]
    cd1e:	2b00      	cmp	r3, #0
    cd20:	d000      	beq.n	cd24 <_close_r+0x1c>
    cd22:	602b      	str	r3, [r5, #0]
    cd24:	bd70      	pop	{r4, r5, r6, pc}
    cd26:	46c0      	nop			; (mov r8, r8)
    cd28:	200012b8 	.word	0x200012b8

0000cd2c <_fstat_r>:
    cd2c:	2300      	movs	r3, #0
    cd2e:	b570      	push	{r4, r5, r6, lr}
    cd30:	4c06      	ldr	r4, [pc, #24]	; (cd4c <_fstat_r+0x20>)
    cd32:	0005      	movs	r5, r0
    cd34:	0008      	movs	r0, r1
    cd36:	0011      	movs	r1, r2
    cd38:	6023      	str	r3, [r4, #0]
    cd3a:	f7f9 fdc8 	bl	68ce <_fstat>
    cd3e:	1c43      	adds	r3, r0, #1
    cd40:	d103      	bne.n	cd4a <_fstat_r+0x1e>
    cd42:	6823      	ldr	r3, [r4, #0]
    cd44:	2b00      	cmp	r3, #0
    cd46:	d000      	beq.n	cd4a <_fstat_r+0x1e>
    cd48:	602b      	str	r3, [r5, #0]
    cd4a:	bd70      	pop	{r4, r5, r6, pc}
    cd4c:	200012b8 	.word	0x200012b8

0000cd50 <_isatty_r>:
    cd50:	2300      	movs	r3, #0
    cd52:	b570      	push	{r4, r5, r6, lr}
    cd54:	4c06      	ldr	r4, [pc, #24]	; (cd70 <_isatty_r+0x20>)
    cd56:	0005      	movs	r5, r0
    cd58:	0008      	movs	r0, r1
    cd5a:	6023      	str	r3, [r4, #0]
    cd5c:	f7f9 fdbc 	bl	68d8 <_isatty>
    cd60:	1c43      	adds	r3, r0, #1
    cd62:	d103      	bne.n	cd6c <_isatty_r+0x1c>
    cd64:	6823      	ldr	r3, [r4, #0]
    cd66:	2b00      	cmp	r3, #0
    cd68:	d000      	beq.n	cd6c <_isatty_r+0x1c>
    cd6a:	602b      	str	r3, [r5, #0]
    cd6c:	bd70      	pop	{r4, r5, r6, pc}
    cd6e:	46c0      	nop			; (mov r8, r8)
    cd70:	200012b8 	.word	0x200012b8

0000cd74 <_lseek_r>:
    cd74:	b570      	push	{r4, r5, r6, lr}
    cd76:	0005      	movs	r5, r0
    cd78:	0008      	movs	r0, r1
    cd7a:	0011      	movs	r1, r2
    cd7c:	2200      	movs	r2, #0
    cd7e:	4c06      	ldr	r4, [pc, #24]	; (cd98 <_lseek_r+0x24>)
    cd80:	6022      	str	r2, [r4, #0]
    cd82:	001a      	movs	r2, r3
    cd84:	f7f9 fdaa 	bl	68dc <_lseek>
    cd88:	1c43      	adds	r3, r0, #1
    cd8a:	d103      	bne.n	cd94 <_lseek_r+0x20>
    cd8c:	6823      	ldr	r3, [r4, #0]
    cd8e:	2b00      	cmp	r3, #0
    cd90:	d000      	beq.n	cd94 <_lseek_r+0x20>
    cd92:	602b      	str	r3, [r5, #0]
    cd94:	bd70      	pop	{r4, r5, r6, pc}
    cd96:	46c0      	nop			; (mov r8, r8)
    cd98:	200012b8 	.word	0x200012b8

0000cd9c <memchr>:
    cd9c:	b2c9      	uxtb	r1, r1
    cd9e:	1882      	adds	r2, r0, r2
    cda0:	4290      	cmp	r0, r2
    cda2:	d101      	bne.n	cda8 <memchr+0xc>
    cda4:	2000      	movs	r0, #0
    cda6:	4770      	bx	lr
    cda8:	7803      	ldrb	r3, [r0, #0]
    cdaa:	428b      	cmp	r3, r1
    cdac:	d0fb      	beq.n	cda6 <memchr+0xa>
    cdae:	3001      	adds	r0, #1
    cdb0:	e7f6      	b.n	cda0 <memchr+0x4>

0000cdb2 <_realloc_r>:
    cdb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cdb4:	0007      	movs	r7, r0
    cdb6:	000d      	movs	r5, r1
    cdb8:	0016      	movs	r6, r2
    cdba:	2900      	cmp	r1, #0
    cdbc:	d105      	bne.n	cdca <_realloc_r+0x18>
    cdbe:	0011      	movs	r1, r2
    cdc0:	f7fe fd06 	bl	b7d0 <_malloc_r>
    cdc4:	0004      	movs	r4, r0
    cdc6:	0020      	movs	r0, r4
    cdc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cdca:	2a00      	cmp	r2, #0
    cdcc:	d103      	bne.n	cdd6 <_realloc_r+0x24>
    cdce:	f7fe fcb5 	bl	b73c <_free_r>
    cdd2:	0034      	movs	r4, r6
    cdd4:	e7f7      	b.n	cdc6 <_realloc_r+0x14>
    cdd6:	f000 f827 	bl	ce28 <_malloc_usable_size_r>
    cdda:	002c      	movs	r4, r5
    cddc:	4286      	cmp	r6, r0
    cdde:	d9f2      	bls.n	cdc6 <_realloc_r+0x14>
    cde0:	0031      	movs	r1, r6
    cde2:	0038      	movs	r0, r7
    cde4:	f7fe fcf4 	bl	b7d0 <_malloc_r>
    cde8:	1e04      	subs	r4, r0, #0
    cdea:	d0ec      	beq.n	cdc6 <_realloc_r+0x14>
    cdec:	0029      	movs	r1, r5
    cdee:	0032      	movs	r2, r6
    cdf0:	f7fe fc80 	bl	b6f4 <memcpy>
    cdf4:	0029      	movs	r1, r5
    cdf6:	0038      	movs	r0, r7
    cdf8:	f7fe fca0 	bl	b73c <_free_r>
    cdfc:	e7e3      	b.n	cdc6 <_realloc_r+0x14>
	...

0000ce00 <_read_r>:
    ce00:	b570      	push	{r4, r5, r6, lr}
    ce02:	0005      	movs	r5, r0
    ce04:	0008      	movs	r0, r1
    ce06:	0011      	movs	r1, r2
    ce08:	2200      	movs	r2, #0
    ce0a:	4c06      	ldr	r4, [pc, #24]	; (ce24 <_read_r+0x24>)
    ce0c:	6022      	str	r2, [r4, #0]
    ce0e:	001a      	movs	r2, r3
    ce10:	f7f9 fcfe 	bl	6810 <_read>
    ce14:	1c43      	adds	r3, r0, #1
    ce16:	d103      	bne.n	ce20 <_read_r+0x20>
    ce18:	6823      	ldr	r3, [r4, #0]
    ce1a:	2b00      	cmp	r3, #0
    ce1c:	d000      	beq.n	ce20 <_read_r+0x20>
    ce1e:	602b      	str	r3, [r5, #0]
    ce20:	bd70      	pop	{r4, r5, r6, pc}
    ce22:	46c0      	nop			; (mov r8, r8)
    ce24:	200012b8 	.word	0x200012b8

0000ce28 <_malloc_usable_size_r>:
    ce28:	1f0b      	subs	r3, r1, #4
    ce2a:	681b      	ldr	r3, [r3, #0]
    ce2c:	1f18      	subs	r0, r3, #4
    ce2e:	2b00      	cmp	r3, #0
    ce30:	da01      	bge.n	ce36 <_malloc_usable_size_r+0xe>
    ce32:	580b      	ldr	r3, [r1, r0]
    ce34:	18c0      	adds	r0, r0, r3
    ce36:	4770      	bx	lr

0000ce38 <mmc_trans_multipliers>:
    ce38:	0000 0000 000a 0000 000c 0000 000d 0000     ................
    ce48:	000f 0000 0014 0000 001a 0000 001e 0000     ................
    ce58:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
    ce68:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0000ce78 <sd_mmc_trans_units>:
    ce78:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

0000ce94 <sd_trans_multipliers>:
    ce94:	0000 0000 000a 0000 000c 0000 000d 0000     ................
    cea4:	000f 0000 0014 0000 0019 0000 001e 0000     ................
    ceb4:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
    cec4:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0000ced4 <__FUNCTION__.14666>:
    ced4:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
    cee4:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
    cef4:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
    cf04:	746c 6320 646d 0000 1ec0 0000 1e90 0000     lt cmd..........
    cf14:	1e88 0000 1ea0 0000 1e98 0000 1eb8 0000     ................
    cf24:	1ea8 0000 1eb0 0000                         ........

0000cf2c <__FUNCTION__.13113>:
    cf2c:	6968 5f66 6573 646e 0000 0000               hif_send....

0000cf38 <__FUNCTION__.13123>:
    cf38:	6968 5f66 7369 0072                         hif_isr.

0000cf40 <__FUNCTION__.13132>:
    cf40:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

0000cf50 <__FUNCTION__.13144>:
    cf50:	6968 5f66 6572 6563 7669 0065               hif_receive.

0000cf5c <__FUNCTION__.13160>:
    cf5c:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
    cf6c:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
    cf7c:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
    cf8c:	6961 006c 6828 6669 2029 6461 7264 7365     ail.(hif) addres
    cf9c:	2073 7562 2073 6166 6c69 0000 6828 6669     s bus fail..(hif
    cfac:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
    cfbc:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
    cfcc:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
    cfdc:	3d20 2520 3230 3e58 000a 0000 4957 4946      = %02X>....WIFI
    cfec:	6320 6c61 626c 6361 206b 7369 6e20 746f      callback is not
    cffc:	7220 6765 7369 6574 6572 0064 6353 6b6f      registered.Scok
    d00c:	7465 6320 6c61 626c 6361 206b 7369 6e20     et callback is n
    d01c:	746f 7220 6765 7369 6574 6572 0064 0000     ot registered...
    d02c:	744f 2061 6163 6c6c 6162 6b63 6920 2073     Ota callback is 
    d03c:	6f6e 2074 6572 6967 7473 7265 6465 0000     not registered..
    d04c:	7243 7079 6f74 6320 6c61 626c 6361 206b     Crypto callback 
    d05c:	7369 6e20 746f 7220 6765 7369 6574 6572     is not registere
    d06c:	0064 0000 6953 6d67 2061 6163 6c6c 6162     d...Sigma callba
    d07c:	6b63 6920 2073 6f6e 2074 6572 6967 7473     ck is not regist
    d08c:	7265 6465 0000 0000 6828 6669 2029 6e69     ered....(hif) in
    d09c:	6176 696c 2064 7267 756f 2070 4449 0000     valid group ID..
    d0ac:	6828 6669 2029 6f68 7473 6120 7070 6420     (hif) host app d
    d0bc:	6469 276e 2074 6573 2074 5852 4420 6e6f     idn't set RX Don
    d0cc:	2065 253c 3e75 253c 3e58 000a 6828 6669     e <%u><%X>..(hif
    d0dc:	2029 7257 6e6f 2067 6953 657a 0000 0000     ) Wrong Size....
    d0ec:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
    d0fc:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
    d10c:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
    d11c:	746e 7265 7572 7470 7220 6765 0000 0000     nterrupt reg....
    d12c:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
    d13c:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
    d14c:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
    d15c:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
    d16c:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
    d17c:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
    d18c:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
    d19c:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
    d1ac:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
    d1bc:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
    d1cc:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
    d1dc:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
    d1ec:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
    d1fc:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
    d20c:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
    d21c:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
    d22c:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
    d23c:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

0000d24c <__FUNCTION__.13095>:
    d24c:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

0000d258 <__FUNCTION__.13124>:
    d258:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

0000d268 <__FUNCTION__.13155>:
    d268:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
    d278:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
    d288:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
    d298:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
    d2a8:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
    d2b8:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
    d2c8:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
    d2d8:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
    d2e8:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
    d2f8:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
    d308:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
    d318:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
    d328:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
    d338:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
    d348:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..
    d358:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
    d368:	2520 2e75 7525 252e 2075 7653 726e 7665      %u.%u.%u Svnrev
    d378:	2520 0a75 0000 0000 6946 6d72 6177 6572      %u.....Firmware
    d388:	4220 6975 646c 2520 2073 6954 656d 2520      Build %s Time %
    d398:	0a73 0000 6946 6d72 6177 6572 4d20 6e69     s...Firmware Min
    d3a8:	6420 6972 6576 2072 6576 2072 203a 7525      driver ver : %u
    d3b8:	252e 2e75 7525 000a 7244 7669 7265 7620     .%u.%u..Driver v
    d3c8:	7265 203a 7525 252e 2e75 7525 000a 0000     er: %u.%u.%u....
    d3d8:	3831 343a 3a38 3835 0000 0000 7041 2072     18:48:58....Apr 
    d3e8:	3831 3220 3130 0039 7244 7669 7265 6220     18 2019.Driver b
    d3f8:	6975 746c 6120 2074 7325 2509 0a73 0000     uilt at %s.%s...
    d408:	694d 6d73 7461 6863 4620 7269 616d 7277     Mismatch Firmawr
    d418:	2065 6556 7372 6f69 006e 0000               e Version...

0000d424 <__FUNCTION__.12952>:
    d424:	6863 7069 775f 6b61 0065 0000               chip_wake...

0000d430 <__FUNCTION__.13001>:
    d430:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
    d440:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
    d450:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
    d460:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
    d470:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
    d480:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
    d490:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

0000d4a0 <__FUNCTION__.12999>:
    d4a0:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

0000d4ac <__FUNCTION__.13006>:
    d4ac:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
    d4bc:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
    d4cc:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
    d4dc:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
    d4ec:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
    d4fc:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
    d50c:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
    d51c:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
    d52c:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
    d53c:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
    d54c:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
    d55c:	4920 2044 6c25 0a78 0000 0000 2ea0 0000      ID %lx.........
    d56c:	2ea0 0000 2ed0 0000 2e52 0000 2e76 0000     ........R...v...
    d57c:	2e84 0000 2eb6 0000 2eb6 0000 2efe 0000     ................
    d58c:	2e36 0000 2f38 0000 2f38 0000 2f38 0000     6...8/..8/..8/..
    d59c:	2f38 0000 2e92 0000 c9c3 cac4               8/..........

0000d5a8 <__FUNCTION__.12268>:
    d5a8:	7073 5f69 6d63 0064                         spi_cmd.

0000d5b0 <__FUNCTION__.12275>:
    d5b0:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

0000d5c0 <__FUNCTION__.12284>:
    d5c0:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

0000d5cc <__FUNCTION__.12300>:
    d5cc:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

0000d5dc <__FUNCTION__.12315>:
    d5dc:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

0000d5ec <__FUNCTION__.12327>:
    d5ec:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

0000d5fc <__FUNCTION__.12338>:
    d5fc:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

0000d60c <__FUNCTION__.12350>:
    d60c:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

0000d61c <__FUNCTION__.12363>:
    d61c:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0000d628 <__FUNCTION__.12384>:
    d628:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

0000d634 <crc7_syndrome_table>:
    d634:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
    d644:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
    d654:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
    d664:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
    d674:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
    d684:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
    d694:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
    d6a4:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
    d6b4:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
    d6c4:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
    d6d4:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
    d6e4:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
    d6f4:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
    d704:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
    d714:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
    d724:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
    d734:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    d744:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    d754:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
    d764:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
    d774:	7469 2068 5243 2043 666f 2e66 2e2e 0000     ith CRC off.....
    d784:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    d794:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    d7a4:	7270 746f 636f 6c6f 2e2e 002e 6e5b 696d     protocol....[nmi
    d7b4:	7320 6970 3a5d 4620 6961 656c 2064 6e69      spi]: Failed in
    d7c4:	6574 6e72 6c61 7720 6972 6574 7020 6f72     ternal write pro
    d7d4:	6f74 6f63 206c 6572 2e67 2e2e 0000 0000     tocol reg.......
    d7e4:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
    d7f4:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
    d804:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    d814:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
    d824:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
    d834:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    d844:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
    d854:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
    d864:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
    d874:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    d884:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
    d894:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
    d8a4:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
    d8b4:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    d8c4:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
    d8d4:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
    d8e4:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
    d8f4:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
    d904:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
    d914:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
    d924:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    d934:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
    d944:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
    d954:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    d964:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
    d974:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
    d984:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    d994:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
    d9a4:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
    d9b4:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
    d9c4:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
    d9d4:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
    d9e4:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    d9f4:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
    da04:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
    da14:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    da24:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
    da34:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    da44:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
    da54:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
    da64:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    da74:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
    da84:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
    da94:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    daa4:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
    dab4:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
    dac4:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
    dad4:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
    dae4:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
    daf4:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
    db04:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    db14:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
    db24:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
    db34:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    db44:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
    db54:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
    db64:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
    db74:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
    db84:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
    db94:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
    dba4:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
    dbb4:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
    dbc4:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    dbd4:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
    dbe4:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
    dbf4:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
    dc04:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
    dc14:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
    dc24:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    dc34:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
    dc44:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
    dc54:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
    dc64:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
    dc74:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
    dc84:	2074 253c 3e64 000a 6f53 6b63 7420 206f     t <%d>..Sock to 
    dc94:	6564 656c 6574 3c20 6425 0a3e 0000 0000     delete <%d>.....
    dca4:	6f53 6b63 7465 2520 2064 6573 7373 6f69     Socket %d sessio
    dcb4:	206e 4449 3d20 2520 0d64 000a 4448 0000     n ID = %d...HD..
    dcc4:	4448 0000 4424 0000 4448 0000 4424 0000     HD..$D..HD..$D..
    dcd4:	440a 0000 440a 0000 4448 0000 4448 0000     .D...D..HD..HD..
    dce4:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dcf4:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd04:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd14:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd24:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd34:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd44:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd54:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd64:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd74:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd84:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dd94:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    dda4:	4448 0000 4448 0000 4448 0000 4448 0000     HD..HD..HD..HD..
    ddb4:	4448 0000 4448 0000 4448 0000 4424 0000     HD..HD..HD..$D..
    ddc4:	4424 0000 442c 0000 442c 0000 442c 0000     $D..,D..,D..,D..
    ddd4:	442c 0000 0800 4200 0c00 4200 1000 4200     ,D.....B...B...B
    dde4:	1400 4200 1800 4200 1c00 4200 593a 0000     ...B...B...B:Y..
    ddf4:	5936 0000 5936 0000 599c 0000 599c 0000     6Y..6Y...Y...Y..
    de04:	594e 0000 5940 0000 5954 0000 598a 0000     NY..@Y..TY...Y..
    de14:	5b5c 0000 5b3c 0000 5b3c 0000 5bc8 0000     \[..<[..<[...[..
    de24:	5b4e 0000 5b6a 0000 5b40 0000 5b78 0000     N[..j[..@[..x[..
    de34:	5bb8 0000                                   .[..

0000de38 <_tcc_apbcmasks>:
    de38:	0100 0000 0200 0000 0400 0000               ............

0000de44 <_tcc_cc_nums>:
    de44:	0204 0002                                   ....

0000de48 <_tcc_gclk_ids>:
    de48:	1a1a 001b                                   ....

0000de4c <_tcc_maxs>:
    de4c:	ffff 00ff ffff 00ff ffff 0000               ............

0000de58 <_tcc_ow_nums>:
    de58:	0408 0002                                   ....

0000de5c <_tcc_intflag>:
    de5c:	0001 0000 0002 0000 0004 0000 0008 0000     ................
    de6c:	1000 0000 2000 0000 4000 0000 8000 0000     ..... ...@......
    de7c:	0000 0001 0000 0002 0000 0004 0000 0008     ................

0000de8c <tcc_interrupt_vectors.12458>:
    de8c:	100f 0011                                   ....

0000de90 <LfnOfs>:
    de90:	0301 0705 0e09 1210 1614 1c18 001e 0000     ................

0000dea0 <excvt.4558>:
    dea0:	9a80 b690 b78e 808f d3d2 d8d4 ded7 8f8e     ................
    deb0:	9290 e292 e399 ebea 9959 9d9a 9d9c 9f9e     ........Y.......
    dec0:	d6b5 e9e0 a5a5 a7a6 a9a8 abaa 21ac afae     .............!..
    ded0:	b1b0 b3b2 b5b4 b7b6 b9b8 bbba bdbc bfbe     ................
    dee0:	c1c0 c3c2 c5c4 c7c7 c9c8 cbca cdcc cfce     ................
    def0:	d1d0 d3d2 d5d4 d7d6 d9d8 dbda dddc dfde     ................
    df00:	e1e0 e3e2 e5e5 e7e6 e9e7 ebea eded efee     ................
    df10:	f1f0 f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe     ................
    df20:	2a22 3c3a 3f3e 7f7c 0000 0000 2c2b 3d3b     "*:<>?|.....+,;=
    df30:	5d5b 0000                                   []..

0000df34 <Tbl>:
    df34:	00c7 00fc 00e9 00e2 00e4 00e0 00e5 00e7     ................
    df44:	00ea 00eb 00e8 00ef 00ee 00ec 00c4 00c5     ................
    df54:	00c9 00e6 00c6 00f4 00f6 00f2 00fb 00f9     ................
    df64:	00ff 00d6 00dc 00f8 00a3 00d8 00d7 0192     ................
    df74:	00e1 00ed 00f3 00fa 00f1 00d1 00aa 00ba     ................
    df84:	00bf 00ae 00ac 00bd 00bc 00a1 00ab 00bb     ................
    df94:	2591 2592 2593 2502 2524 00c1 00c2 00c0     .%.%.%.%$%......
    dfa4:	00a9 2563 2551 2557 255d 00a2 00a5 2510     ..c%Q%W%]%.....%
    dfb4:	2514 2534 252c 251c 2500 253c 00e3 00c3     .%4%,%.%.%<%....
    dfc4:	255a 2554 2569 2566 2560 2550 256c 00a4     Z%T%i%f%`%P%l%..
    dfd4:	00f0 00d0 00ca 00cb 00c8 0131 00cd 00ce     ..........1.....
    dfe4:	00cf 2518 250c 2588 2584 00a6 00cc 2580     ...%.%.%.%.....%
    dff4:	00d3 00df 00d4 00d2 00f5 00d5 00b5 00fe     ................
    e004:	00de 00da 00db 00d9 00fd 00dd 00af 00b4     ................
    e014:	00ad 00b1 2017 00be 00b6 00a7 00f7 00b8     ..... ..........
    e024:	00b0 00a8 00b7 00b9 00b3 00b2 25a0 00a0     .............%..

0000e034 <tbl_lower.4308>:
    e034:	0061 0062 0063 0064 0065 0066 0067 0068     a.b.c.d.e.f.g.h.
    e044:	0069 006a 006b 006c 006d 006e 006f 0070     i.j.k.l.m.n.o.p.
    e054:	0071 0072 0073 0074 0075 0076 0077 0078     q.r.s.t.u.v.w.x.
    e064:	0079 007a 00a1 00a2 00a3 00a5 00ac 00af     y.z.............
    e074:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
    e084:	00e8 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
    e094:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f8     ................
    e0a4:	00f9 00fa 00fb 00fc 00fd 00fe 00ff 0101     ................
    e0b4:	0103 0105 0107 0109 010b 010d 010f 0111     ................
    e0c4:	0113 0115 0117 0119 011b 011d 011f 0121     ..............!.
    e0d4:	0123 0125 0127 0129 012b 012d 012f 0131     #.%.'.).+.-./.1.
    e0e4:	0133 0135 0137 013a 013c 013e 0140 0142     3.5.7.:.<.>.@.B.
    e0f4:	0144 0146 0148 014b 014d 014f 0151 0153     D.F.H.K.M.O.Q.S.
    e104:	0155 0157 0159 015b 015d 015f 0161 0163     U.W.Y.[.]._.a.c.
    e114:	0165 0167 0169 016b 016d 016f 0171 0173     e.g.i.k.m.o.q.s.
    e124:	0175 0177 017a 017c 017e 0192 03b1 03b2     u.w.z.|.~.......
    e134:	03b3 03b4 03b5 03b6 03b7 03b8 03b9 03ba     ................
    e144:	03bb 03bc 03bd 03be 03bf 03c0 03c1 03c3     ................
    e154:	03c4 03c5 03c6 03c7 03c8 03c9 03ca 0430     ..............0.
    e164:	0431 0432 0433 0434 0435 0436 0437 0438     1.2.3.4.5.6.7.8.
    e174:	0439 043a 043b 043c 043d 043e 043f 0440     9.:.;.<.=.>.?.@.
    e184:	0441 0442 0443 0444 0445 0446 0447 0448     A.B.C.D.E.F.G.H.
    e194:	0449 044a 044b 044c 044d 044e 044f 0451     I.J.K.L.M.N.O.Q.
    e1a4:	0452 0453 0454 0455 0456 0457 0458 0459     R.S.T.U.V.W.X.Y.
    e1b4:	045a 045b 045c 045e 045f 2170 2171 2172     Z.[.\.^._.p!q!r!
    e1c4:	2173 2174 2175 2176 2177 2178 2179 217a     s!t!u!v!w!x!y!z!
    e1d4:	217b 217c 217d 217e 217f ff41 ff42 ff43     {!|!}!~!.!A.B.C.
    e1e4:	ff44 ff45 ff46 ff47 ff48 ff49 ff4a ff4b     D.E.F.G.H.I.J.K.
    e1f4:	ff4c ff4d ff4e ff4f ff50 ff51 ff52 ff53     L.M.N.O.P.Q.R.S.
    e204:	ff54 ff55 ff56 ff57 ff58 ff59 ff5a 0000     T.U.V.W.X.Y.Z...

0000e214 <tbl_upper.4309>:
    e214:	0041 0042 0043 0044 0045 0046 0047 0048     A.B.C.D.E.F.G.H.
    e224:	0049 004a 004b 004c 004d 004e 004f 0050     I.J.K.L.M.N.O.P.
    e234:	0051 0052 0053 0054 0055 0056 0057 0058     Q.R.S.T.U.V.W.X.
    e244:	0059 005a 0021 ffe0 ffe1 ffe5 ffe2 ffe3     Y.Z.!...........
    e254:	00c0 00c1 00c2 00c3 00c4 00c5 00c6 00c7     ................
    e264:	00c8 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
    e274:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d8     ................
    e284:	00d9 00da 00db 00dc 00dd 00de 0178 0100     ............x...
    e294:	0102 0104 0106 0108 010a 010c 010e 0110     ................
    e2a4:	0112 0114 0116 0118 011a 011c 011e 0120     .............. .
    e2b4:	0122 0124 0126 0128 012a 012c 012e 0130     ".$.&.(.*.,...0.
    e2c4:	0132 0134 0136 0139 013b 013d 013f 0141     2.4.6.9.;.=.?.A.
    e2d4:	0143 0145 0147 014a 014c 014e 0150 0152     C.E.G.J.L.N.P.R.
    e2e4:	0154 0156 0158 015a 015c 015e 0160 0162     T.V.X.Z.\.^.`.b.
    e2f4:	0164 0166 0168 016a 016c 016e 0170 0172     d.f.h.j.l.n.p.r.
    e304:	0174 0176 0179 017b 017d 0191 0391 0392     t.v.y.{.}.......
    e314:	0393 0394 0395 0396 0397 0398 0399 039a     ................
    e324:	039b 039c 039d 039e 039f 03a0 03a1 03a3     ................
    e334:	03a4 03a5 03a6 03a7 03a8 03a9 03aa 0410     ................
    e344:	0411 0412 0413 0414 0415 0416 0417 0418     ................
    e354:	0419 041a 041b 041c 041d 041e 041f 0420     .............. .
    e364:	0421 0422 0423 0424 0425 0426 0427 0428     !.".#.$.%.&.'.(.
    e374:	0429 042a 042b 042c 042d 042e 042f 0401     ).*.+.,.-.../...
    e384:	0402 0403 0404 0405 0406 0407 0408 0409     ................
    e394:	040a 040b 040c 040e 040f 2160 2161 2162     ..........`!a!b!
    e3a4:	2163 2164 2165 2166 2167 2168 2169 216a     c!d!e!f!g!h!i!j!
    e3b4:	216b 216c 216d 216e 216f ff21 ff22 ff23     k!l!m!n!o!!.".#.
    e3c4:	ff24 ff25 ff26 ff27 ff28 ff29 ff2a ff2b     $.%.&.'.(.).*.+.
    e3d4:	ff2c ff2d ff2e ff2f ff30 ff31 ff32 ff33     ,.-.../.0.1.2.3.
    e3e4:	ff34 ff35 ff36 ff37 ff38 ff39 ff3a 0000     4.5.6.7.8.9.:...
    e3f4:	514d 4354 0000 0000 0004 0000 0000 0000     MQTC............
	...
    e40c:	003c 0001 514d 5754 0000 0000 0000 0000     <...MQTW........
	...
    e44c:	514d 4354 0000 0000 0004 0000 0000 0000     MQTC............
	...
    e464:	003c 0001 514d 5754 0000 0000 0000 0000     <...MQTW........
	...
    e4a4:	514d 5454 0000 0000 514d 7349 7064 0000     MQTT....MQIsdp..
    e4b4:	3130 3332 3534 3736 3938 6261 6463 6665     0123456789abcdef
    e4c4:	4547 2054 0000 0000 4f50 5453 0020 0000     GET ....POST ...
    e4d4:	4544 454c 4554 0020 5550 2054 0000 0000     DELETE .PUT ....
    e4e4:	504f 4954 4e4f 2053 0000 0000 4548 4441     OPTIONS ....HEAD
    e4f4:	0020 0000 4820 5454 2f50 2e31 0d31 000a      ... HTTP/1.1...
    e504:	7355 7265 412d 6567 746e 203a 0000 0000     User-Agent: ....
    e514:	6f48 7473 203a 0000 6f43 6e6e 6365 6974     Host: ..Connecti
    e524:	6e6f 203a 654b 7065 412d 696c 6576 0a0d     on: Keep-Alive..
    e534:	0000 0000 6341 6563 7470 452d 636e 646f     ....Accept-Encod
    e544:	6e69 3a67 0d20 000a 6341 6563 7470 432d     ing: ...Accept-C
    e554:	6168 7372 7465 203a 7475 2d66 0d38 000a     harset: utf-8...
    e564:	7254 6e61 6673 7265 452d 636e 646f 6e69     Transfer-Encodin
    e574:	3a67 6320 7568 6b6e 6465 0a0d 0000 0000     g: chunked......
    e584:	7525 0000 6f43 746e 6e65 2d74 654c 676e     %u..Content-Leng
    e594:	6874 203a 0000 0000 7461 656d 2f6c 2e31     th: ....atmel/1.
    e5a4:	2e30 0032 7468 7074 2f3a 002f 7468 7074     0.2.http://.http
    e5b4:	3a73 2f2f 0000 0000 2000 4200 2400 4200     s://..... .B.$.B
    e5c4:	2800 4200 a888 0000 a890 0000 a89e 0000     .(.B............
    e5d4:	a8d6 0000 a8ec 0000 0a0d 2520 2a2e 0073     .......... %.*s.
    e5e4:	3e20 203e 0000 0000 2e25 732a 0000 0000      >> ....%.*s....
    e5f4:	654c 4464 7461 0061 6166 736c 0065 0000     LedData.false...
    e604:	7274 6575 0000 0000 6f62 746f 6d20 646f     true....boot mod
    e614:	3a65 6320 6568 6b63 6e69 2067 6669 6220     e: checking if b
    e624:	6f6f 6c74 616f 6564 2072 726f 6120 7070     ootloader or app
    e634:	6320 646f 2065 7369 7420 206f 7572 206e      code is to run 
    e644:	2e2e 2e2e 0d0a 0000 6f62 746f 6d20 646f     ........boot mod
    e654:	3a65 3e20 203e 6f42 746f 6f6c 6461 7265     e: >> Bootloader
    e664:	4220 7475 6f74 206e 7270 7365 6573 2064      Button pressed 
    e674:	0d0a 0000 6f62 746f 6d20 646f 3a65 3e20     ....boot mode: >
    e684:	203e 544f 4641 2055 0d0a 0000 6f62 746f     > OTAFU ....boot
    e694:	6d20 646f 3a65 3e20 203e 4f4e 4120 5050      mode: >> NO APP
    e6a4:	4120 4156 4c49 4241 454c 0a20 000d 0000      AVAILABLE .....
    e6b4:	6f62 746f 6d20 646f 3a65 3e20 203e 4f4e     boot mode: >> NO
    e6c4:	5620 5245 4953 4e4f 4620 414c 2047 0d0a      VERSION FLAG ..
    e6d4:	0000 0000 6964 6173 6c62 2065 6570 6972     ....disable peri
    e6e4:	6870 7265 6c61 3a73 4420 6965 696e 6974     pherals: Deiniti
    e6f4:	6c61 7a69 6e69 2067 6570 6972 6870 7265     alizing peripher
    e704:	6c61 2073 2e2e 2e2e 202e 0d0a 0000 0000     als ..... ......
    e714:	7468 7074 635f 696c 6e65 5f74 6163 6c6c     http_client_call
    e724:	6162 6b63 203a 5448 5054 6320 696c 6e65     back: HTTP clien
    e734:	2074 6f73 6b63 7465 6320 6e6f 656e 7463     t socket connect
    e744:	6465 0d2e 0000 0000 7468 7074 635f 696c     ed......http_cli
    e754:	6e65 5f74 6163 6c6c 6162 6b63 203a 6572     ent_callback: re
    e764:	7571 7365 2074 6f63 706d 656c 6574 2e64     quest completed.
    e774:	000d 0000 7468 7074 635f 696c 6e65 5f74     ....http_client_
    e784:	6163 6c6c 6162 6b63 203a 6572 6563 7669     callback: receiv
    e794:	6465 7220 7365 6f70 736e 2065 7525 6420     ed response %u d
    e7a4:	7461 2061 6973 657a 2520 0d75 000a 0000     ata size %u.....
    e7b4:	7468 7074 635f 696c 6e65 5f74 6163 6c6c     http_client_call
    e7c4:	6162 6b63 203a 6964 6373 6e6f 656e 7463     back: disconnect
    e7d4:	6f69 206e 6572 7361 6e6f 253a 0d64 000a     ion reason:%d...
    e7e4:	756a 706d 745f 5f6f 7061 3a70 4a20 6d75     jump_to_app: Jum
    e7f4:	6970 676e 7420 206f 7041 6c70 6369 7461     ping to Applicat
    e804:	6f69 206e 2e2e 2e2e 202e 0d0a 0000 0000     ion ..... ......
    e814:	0a0d 2d2d 4220 6f6f 6974 676e 7520 2070     ..-- Booting up 
    e824:	6874 2065 6564 6976 6563 2d20 0d2d 2d0a     the device --..-
    e834:	202d 4544 4f4c 2053 4e49 2e43 6f20 206e     - DELOS INC. on 
    e844:	4153 444d 3132 3147 4138 4d20 5543 2d20     SAMD21G18A MCU -
    e854:	0d2d 2d0a 202d 6f43 706d 6c69 6465 203a     -..-- Compiled: 
    e864:	7041 2072 3831 3220 3130 2039 3132 353a     Apr 18 2019 21:5
    e874:	3a37 3430 2d20 0d2d 0000 0000 0a0d 616d     7:04 --.......ma
    e884:	6e69 203a 6e49 7469 6169 696c 697a 676e     in: Initializing
    e894:	4220 616f 6472 6120 646e 7020 7265 7069      Board and perip
    e8a4:	6568 6172 736c 2e20 2e2e 2e2e 202e 0a0d     herals ...... ..
    e8b4:	000d 0000 6f63 666e 6769 7275 5f65 7468     ....configure_ht
    e8c4:	7074 635f 696c 6e65 3a74 4820 5454 2050     tp_client: HTTP 
    e8d4:	6c63 6569 746e 6920 696e 6974 6c61 7a69     client initializ
    e8e4:	7461 6f69 206e 6166 6c69 6465 2021 7228     ation failed! (r
    e8f4:	7365 2520 2964 0a0d 0000 0000 514d 5454     es %d)......MQTT
    e904:	6920 696e 6974 6c61 7a69 7461 6f69 206e      initialization 
    e914:	6166 6c69 6465 202e 7245 6f72 2072 6f63     failed. Error co
    e924:	6564 6920 2073 2528 2964 0a0d 0000 0000     de is (%d)......
    e934:	514d 5454 7220 6765 7369 6574 2072 6163     MQTT register ca
    e944:	6c6c 6162 6b63 6620 6961 656c 2e64 4520     llback failed. E
    e954:	7272 726f 6320 646f 2065 7369 2820 6425     rror code is (%d
    e964:	0d29 000a 6e69 7469 735f 6f74 6172 6567     )...init_storage
    e974:	203a 6c70 6165 6573 7020 756c 2067 6e61     : please plug an
    e984:	5320 2f44 4d4d 2043 6163 6472 6920 206e      SD/MMC card in 
    e994:	6c73 746f 2e2e 0d2e 0000 0000 6e69 7469     slot........init
    e9a4:	735f 6f74 6172 6567 203a 4453 4320 7261     _storage: SD Car
    e9b4:	2064 6e69 7473 6c61 206c 6166 6c69 6465     d install failed
    e9c4:	0d2e 0000 6e69 7469 735f 6f74 6172 6567     ....init_storage
    e9d4:	203a 7274 2079 6e75 6c70 6775 6120 646e     : try unplug and
    e9e4:	7220 2d65 6c70 6775 7420 6568 6320 7261      re-plug the car
    e9f4:	2e64 000d 6e69 7469 735f 6f74 6172 6567     d...init_storage
    ea04:	203a 6f6d 6e75 6974 676e 5320 2044 6163     : mounting SD ca
    ea14:	6472 2e2e 0d2e 0000 6e69 7469 735f 6f74     rd......init_sto
    ea24:	6172 6567 203a 4453 6320 7261 2064 6f6d     rage: SD card mo
    ea34:	6e75 2074 6166 6c69 6465 2021 7228 7365     unt failed! (res
    ea44:	2520 2964 0a0d 0000 6e69 7469 735f 6f74      %d)....init_sto
    ea54:	6172 6567 203a 4453 6320 7261 2064 6f6d     rage: SD card mo
    ea64:	6e75 2074 4b4f 0d2e 0000 0000 616d 6e69     unt OK......main
    ea74:	203a 326d 5f6d 6977 6966 695f 696e 2074     : m2m_wifi_init 
    ea84:	6163 6c6c 6520 7272 726f 2021 7228 7365     call error! (res
    ea94:	2520 2964 0a0d 0000 0d0a 616d 6e69 203a      %d)......main: 
    eaa4:	3e3e 4220 616f 6472 6120 646e 7020 7265     >> Board and per
    eab4:	7069 6568 6172 736c 6920 696e 6974 6c61     ipherals initial
    eac4:	7a69 6465 0d0a 0000 0d0a 616d 6e69 203a     ized......main: 
    ead4:	6f42 746f 6e69 2067 7075 2e20 2e2e 2e2e     Booting up .....
    eae4:	0a20 000d 616d 6e69 203a 7453 7261 6974      ...main: Starti
    eaf4:	676e 4120 7070 696c 6163 6974 6e6f 2e20     ng Application .
    eb04:	2e2e 2e2e 0a20 000d 616d 6e69 203a 6843     .... ...main: Ch
    eb14:	6365 696b 676e 4f20 4154 7520 6470 7461     ecking OTA updat
    eb24:	7365 2e20 2e2e 2e2e 0a20 000d 616d 6e69     es ..... ...main
    eb34:	203a 3e3e 4e20 7765 6620 7269 776d 7261     : >> New firmwar
    eb44:	2065 6f64 6e77 6f6c 6461 6465 0d0a 0000     e downloaded....
    eb54:	5245 3e52 203e 7953 7473 6369 206b 6f63     ERR>> Systick co
    eb64:	666e 6769 7275 7461 6f69 206e 7265 6f72     nfiguration erro
    eb74:	0d72 000a                                   r...

0000eb78 <main_mqtt_broker>:
    eb78:	316d 2e36 6c63 756f 6d64 7471 2e74 6f63     m16.cloudmqtt.co
    eb88:	006d 0000 0a0d 6f43 6e6e 6365 6974 676e     m.....Connecting
    eb98:	7420 206f 7242 6b6f 7265 2e2e 002e 0000      to Broker......
    eba8:	336b 7255 666f 4454 674c 4b44 0000 0000     k3UrofTDLgDK....
    ebb8:	7767 6e76 6e76 6663 0000 0000 514d 5454     gwvnvncf....MQTT
    ebc8:	2020 7245 6f72 2072 202d 4f4e 2054 6f43       Error - NOT Co
    ebd8:	6e6e 6365 6574 2064 6f74 6220 6f72 656b     nnected to broke
    ebe8:	0d72 0000 514d 5454 4320 6e6f 656e 7463     r...MQTT Connect
    ebf8:	6465 7420 206f 7262 6b6f 7265 000d 0000     ed to broker....
    ec08:	6f43 6e6e 6365 2074 6166 6c69 7420 206f     Connect fail to 
    ec18:	6573 7672 7265 2528 2973 2021 6572 7274     server(%s)! retr
    ec28:	2079 7469 6120 7475 6d6f 7461 6369 6c61     y it automatical
    ec38:	796c 0d2e 000a 0000 6554 706d 6144 6174     ly......TempData
    ec48:	0000 0000 514d 5454 4320 6e6f 656e 7463     ....MQTT Connect
    ec58:	6465 000d 514d 5454 6220 6f72 656b 2072     ed..MQTT broker 
    ec68:	6564 6c63 6e69 2065 6f79 7275 6120 6363     decline your acc
    ec78:	7365 2173 6520 7272 726f 6320 646f 2065     ess! error code 
    ec88:	6425 0a0d 0000 0000 514d 5454 6420 7369     %d......MQTT dis
    ec98:	6f63 6e6e 6365 6574 0d64 0000 746f 6661     connected...otaf
    eca8:	5f75 6f64 6e77 6f6c 6461 203a 6f44 6e77     u_download: Down
    ecb8:	6f6c 6461 6e69 2067 7075 6164 6574 7620     loading update v
    ecc8:	7265 6973 6e6f 2e20 2e2e 2e2e 0a20 000d     ersion ..... ...
    ecd8:	3025 6433 0000 0000 6473 635f 7261 5f64     %03d....sd_card_
    ece8:	6f74 6e5f 6d76 635f 706f 3a79 5220 6165     to_nvm_copy: Rea
    ecf8:	6964 676e 6320 7261 2064 2e2e 2e2e 202e     ding card ..... 
    ed08:	0d0a 0000 4453 565f 5245 3d20 2520 0a75     ....SD_VER = %u.
    ed18:	000d 0000 7325 0000 564e 5f4d 4556 2052     ....%s..NVM_VER 
    ed28:	203d 7525 0d0a 0000 6473 635f 7261 5f64     = %u....sd_card_
    ed38:	6f74 6e5f 6d76 635f 706f 3a79 5620 7265     to_nvm_copy: Ver
    ed48:	6973 6e6f 4420 6669 6566 6572 746e 202c     sion Different, 
    ed58:	7257 7469 6e69 2067 656e 2077 6f63 6564     Writing new code
    ed68:	2e20 2e2e 2e2e 0a20 000d 0000 6473 635f      ..... .....sd_c
    ed78:	7261 5f64 6f74 6e5f 6d76 635f 706f 3a79     ard_to_nvm_copy:
    ed88:	3e20 203e 6556 7372 6f69 206e 6153 656d      >> Version Same
    ed98:	0a20 000d 6473 6f20 6570 6172 6974 6e6f      ...sd operation
    eda8:	203a 3e3e 4f20 6570 696e 676e 6120 6620     : >> Opening a f
    edb8:	6c69 2065 6166 6c69 6465 0d0a 0000 0000     ile failed......
    edc8:	6473 6f20 6570 6172 6974 6e6f 203a 3e3e     sd operation: >>
    edd8:	4620 6c69 2065 706f 6e65 7320 6375 6563      File open succe
    ede8:	7373 0d0a 0000 0000 6473 6f20 6570 6172     ss......sd opera
    edf8:	6974 6e6f 203a 6e69 7469 6169 6974 676e     tion: initiating
    ee08:	6620 7269 776d 7261 2065 7277 7469 2065      firmware write 
    ee18:	6f74 6e20 6d76 2e20 2e2e 2e2e 2e2e 0a20     to nvm ....... .
    ee28:	000d 0000 6473 6f20 6570 6172 6974 6e6f     ....sd operation
    ee38:	203a 7265 7361 6e69 2067 766e 206d 6f6c     : erasing nvm lo
    ee48:	6163 6974 6e6f 2e20 2e2e 2e2e 2e2e 0a20     cation ....... .
    ee58:	000d 0000 6473 6f20 6570 6172 6974 6e6f     ....sd operation
    ee68:	203a 7277 7469 6e69 2067 6966 6d72 6177     : writing firmwa
    ee78:	6572 7420 206f 766e 206d 2e2e 2e2e 2e2e     re to nvm ......
    ee88:	202e 0d0a 0000 0000 6473 6f20 6570 6172     . ......sd opera
    ee98:	6974 6e6f 203a 6163 636c 6c75 7461 6e69     tion: calculatin
    eea8:	2067 766e 206d 6966 6d72 6177 6572 6320     g nvm firmware c
    eeb8:	6372 2e20 2e2e 2e2e 2e2e 0a20 000d 0000     rc ....... .....
    eec8:	6473 6f20 6570 6172 6974 6e6f 203a 6576     sd operation: ve
    eed8:	6672 6979 676e 6320 6372 6f20 2066 6473     rfying crc of sd
    eee8:	6320 7261 2064 6966 6d72 6177 6572 6120      card firmware a
    eef8:	646e 6e20 6d76 6620 7269 776d 7261 2065     nd nvm firmware 
    ef08:	2e2e 2e2e 2e2e 202e 0d0a 0000 5243 5f43     ....... ....CRC_
    ef18:	454d 204d 203d 7525 0d0a 0000 5243 5f43     MEM = %u....CRC_
    ef28:	564e 204d 203d 7525 0d0a 0000 6473 6f20     NVM = %u....sd o
    ef38:	6570 6172 6974 6e6f 203a 3e3e 4e20 5745     peration: >> NEW
    ef48:	4620 5249 574d 5241 2045 4556 5352 4f49      FIRMWARE VERSIO
    ef58:	204e 5055 4144 4554 2044 0d0a 0000 0000     N UPDATED ......
    ef68:	6473 6f20 6570 6172 6974 6e6f 203a 3e3e     sd operation: >>
    ef78:	4e20 5745 4620 5249 574d 5241 2045 5257      NEW FIRMWARE WR
    ef88:	5449 4554 204e 5553 4343 5345 4653 4c55     ITTEN SUCCESSFUL
    ef98:	594c 0a20 000d 0000 6473 6f20 6570 6172     LY .....sd opera
    efa8:	6974 6e6f 203a 3e3e 4e20 5745 4620 5249     tion: >> NEW FIR
    efb8:	574d 5241 2045 5257 5449 2045 4146 4c49     MWARE WRITE FAIL
    efc8:	4445 0d0a 0000 0000 7473 7261 5f74 6f64     ED......start_do
    efd8:	6e77 6f6c 6461 203a 4d4d 2043 7473 726f     wnload: MMC stor
    efe8:	6761 2065 6f6e 2074 6572 6461 2e79 000d     age not ready...
    eff8:	7473 7261 5f74 6f64 6e77 6f6c 6461 203a     start_download: 
    f008:	6957 462d 2069 7369 6e20 746f 6320 6e6f     Wi-Fi is not con
    f018:	656e 7463 6465 0d2e 0000 0000 7473 7261     nected......star
    f028:	5f74 6f64 6e77 6f6c 6461 203a 6572 7571     t_download: requ
    f038:	7365 2074 7369 7320 6e65 2074 6c61 6572     est is sent alre
    f048:	6461 2e79 000d 0000 7473 7261 5f74 6f64     ady.....start_do
    f058:	6e77 6f6c 6461 203a 7572 6e6e 6e69 2067     wnload: running 
    f068:	6f64 6e77 6f6c 6461 6120 726c 6165 7964     download already
    f078:	0d2e 0000 7473 7261 5f74 6f64 6e77 6f6c     ....start_downlo
    f088:	6461 203a 6573 646e 6e69 2067 5448 5054     ad: sending HTTP
    f098:	7220 7165 6575 7473 2e2e 0d2e 0000 0000      request........
    f0a8:	7468 7074 3a73 2f2f 7777 2e77 6573 7361     https://www.seas
    f0b8:	752e 6570 6e6e 652e 7564 7e2f 6774 6568     .upenn.edu/~tghe
    f0c8:	6164 6f6f 462f 7269 776d 7261 2e65 6962     daoo/Firmware.bi
    f0d8:	006e 0000 7473 726f 5f65 6966 656c 705f     n...store_file_p
    f0e8:	6361 656b 3a74 6520 706d 7974 6420 7461     acket: empty dat
    f0f8:	2e61 000d 7473 726f 5f65 6966 656c 705f     a...store_file_p
    f108:	6361 656b 3a74 6320 6572 7461 6e69 2067     acket: creating 
    f118:	6966 656c 5b20 7325 0d5d 000a 7473 726f     file [%s]...stor
    f128:	5f65 6966 656c 705f 6361 656b 3a74 6620     e_file_packet: f
    f138:	6c69 2065 616e 656d 6920 2073 6e69 6176     ile name is inva
    f148:	696c 2e64 4420 776f 6c6e 616f 2064 6163     lid. Download ca
    f158:	636e 6c65 6465 0d2e 0000 0000 7473 726f     nceled......stor
    f168:	5f65 6966 656c 705f 6361 656b 3a74 6620     e_file_packet: f
    f178:	6c69 2065 7263 6165 6974 6e6f 6520 7272     ile creation err
    f188:	726f 2021 6572 3a74 6425 0a0d 0000 0000     or! ret:%d......
    f198:	7473 726f 5f65 6966 656c 705f 6361 656b     store_file_packe
    f1a8:	3a74 6620 6c69 2065 7277 7469 2065 7265     t: file write er
    f1b8:	6f72 2c72 6420 776f 6c6e 616f 2064 6163     ror, download ca
    f1c8:	636e 6c65 6465 0d2e 0000 0000 7473 726f     nceled......stor
    f1d8:	5f65 6966 656c 705f 6361 656b 3a74 7220     e_file_packet: r
    f1e8:	6365 6965 6576 5b64 6c25 5d75 202c 6966     eceived[%lu], fi
    f1f8:	656c 7320 7a69 5b65 6c25 5d75 0a0d 0000     le size[%lu]....
    f208:	7473 726f 5f65 6966 656c 705f 6361 656b     store_file_packe
    f218:	3a74 6620 6c69 2065 6f64 6e77 6f6c 6461     t: file download
    f228:	6465 7320 6375 6563 7373 7566 6c6c 2e79     ed successfully.
    f238:	000d 0000 6977 6966 635f 3a62 4d20 4d32     ....wifi_cb: M2M
    f248:	575f 4649 5f49 4f43 4e4e 4345 4554 0d44     _WIFI_CONNECTED.
    f258:	0000 0000 6977 6966 635f 3a62 4d20 4d32     ....wifi_cb: M2M
    f268:	575f 4649 5f49 4944 4353 4e4f 454e 5443     _WIFI_DISCONNECT
    f278:	4445 000d 6570 6e6e 3731 3034 6977 6966     ED..penn1740wifi
    f288:	0000 0000 6941 5072 6e65 4e6e 7465 442d     ....AirPennNet-D
    f298:	7665 6369 0065 0000 6977 6966 635f 3a62     evice...wifi_cb:
    f2a8:	4920 2050 6461 7264 7365 2073 7369 2520      IP address is %
    f2b8:	2e75 7525 252e 2e75 7525 0a0d 0000 0000     u.%u.%u.%u......
    f2c8:	7245 6f72 2072 6f63 6e6e 6365 6974 676e     Error connecting
    f2d8:	7420 206f 514d 5454 4220 6f72 656b 2172      to MQTT Broker!
    f2e8:	000d 0000                                   ....

0000f2ec <_global_impure_ptr>:
    f2ec:	0130 2000                                   0.. 

0000f2f0 <__sf_fake_stderr>:
	...

0000f310 <__sf_fake_stdin>:
	...

0000f330 <__sf_fake_stdout>:
	...
    f350:	0043 4f50 4953 0058 002e 2d23 2b30 0020     C.POSIX...#-0+ .
    f360:	6c68 004c 6665 4567 4746 3000 3231 3433     hlL.efgEFG.01234
    f370:	3635 3837 4139 4342 4544 0046 3130 3332     56789ABCDEF.0123
    f380:	3534 3736 3938 6261 6463 6665 0000               456789abcdef.

0000f38d <_ctype_>:
    f38d:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
    f39d:	2020 2020 2020 2020 2020 2020 2020 2020                     
    f3ad:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
    f3bd:	0410 0404 0404 0404 0404 1004 1010 1010     ................
    f3cd:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
    f3dd:	0101 0101 0101 0101 0101 0101 1010 1010     ................
    f3ed:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
    f3fd:	0202 0202 0202 0202 0202 0202 1010 1010     ................
    f40d:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0000f490 <_init>:
    f490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f492:	46c0      	nop			; (mov r8, r8)
    f494:	bcf8      	pop	{r3, r4, r5, r6, r7}
    f496:	bc08      	pop	{r3}
    f498:	469e      	mov	lr, r3
    f49a:	4770      	bx	lr

0000f49c <__init_array_start>:
    f49c:	000000dd 	.word	0x000000dd

0000f4a0 <_fini>:
    f4a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f4a2:	46c0      	nop			; (mov r8, r8)
    f4a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    f4a6:	bc08      	pop	{r3}
    f4a8:	469e      	mov	lr, r3
    f4aa:	4770      	bx	lr

0000f4ac <__fini_array_start>:
    f4ac:	000000b5 	.word	0x000000b5
