
ECE212Lab0Quiz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08004004  08004004  00014004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040f8  080040f8  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  080040f8  080040f8  000140f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004100  08004100  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004100  08004100  00014100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08004108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000098  080041a0  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  080041a0  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000ba41  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0000c446  00000000  00000000  0002bb09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c8d  00000000  00000000  00037f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000998  00000000  00000000  00039be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000c241b  00000000  00000000  0003a578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000870  00000000  00000000  000fc998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002113f  00000000  00000000  000fd208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011e347  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c8c  00000000  00000000  0011e39c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003fec 	.word	0x08003fec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	08003fec 	.word	0x08003fec

080001d0 <Intialization>:

.text
.equ Opcode, 0x20001000

Intialization:
PUSH {lr}
 80001d0:	b500      	push	{lr}

ldr r4, =Opcode
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <again+0x10>)
ldr r5, =Instruction
 80001d4:	4d05      	ldr	r5, [pc, #20]	; (80001ec <again+0x14>)
ldr r6,[r5]
 80001d6:	682e      	ldr	r6, [r5, #0]

080001d8 <again>:


again:
add r5,r5,#4
 80001d8:	3504      	adds	r5, #4
ldr r7,[r5]
 80001da:	682f      	ldr	r7, [r5, #0]
str r7,[r4]
 80001dc:	6027      	str	r7, [r4, #0]
add r4,r4,#4
 80001de:	3404      	adds	r4, #4
sub r6,#1
 80001e0:	3e01      	subs	r6, #1
cmp r6,#0
 80001e2:	2e00      	cmp	r6, #0
bgt again
 80001e4:	dcf8      	bgt.n	80001d8 <again>

POP {PC}
 80001e6:	bd00      	pop	{pc}
ldr r4, =Opcode
 80001e8:	20001000 	.word	0x20001000
ldr r5, =Instruction
 80001ec:	20000000 	.word	0x20000000

080001f0 <TestAsmCall>:
.global printf
.global cr

.text
TestAsmCall:
MOV R0, #0
 80001f0:	2000      	movs	r0, #0
MOV R1, #20
 80001f2:	2114      	movs	r1, #20
LDR R3, =0x20001000
 80001f4:	4b03      	ldr	r3, [pc, #12]	; (8000204 <ODD+0x8>)

080001f6 <REPEAT>:
REPEAT:
LDR R4, [R3]
 80001f6:	681c      	ldr	r4, [r3, #0]
ADD R3, #4
 80001f8:	3304      	adds	r3, #4
BLS ODD
 80001fa:	d9ff      	bls.n	80001fc <ODD>

080001fc <ODD>:
ODD: ADD R0, #1
 80001fc:	3001      	adds	r0, #1
SUB R1, #1
 80001fe:	3901      	subs	r1, #1
CMP R1, #0
 8000200:	2900      	cmp	r1, #0
BNE REPEAT
 8000202:	d1f8      	bne.n	80001f6 <REPEAT>
LDR R3, =0x20001000
 8000204:	20001000 	.word	0x20001000
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ac:	f000 fb1b 	bl	8000be6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b0:	f000 f818 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b4:	f000 f8c8 	bl	8000748 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005b8:	f000 f896 	bl	80006e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
/*---------Added by Wing-------------------*/
RetargetInit(&huart2);
 80005bc:	4807      	ldr	r0, [pc, #28]	; (80005dc <main+0x34>)
 80005be:	f000 f915 	bl	80007ec <RetargetInit>
printf("\r\nECE212 Lab0");
 80005c2:	4807      	ldr	r0, [pc, #28]	; (80005e0 <main+0x38>)
 80005c4:	f002 fcee 	bl	8002fa4 <iprintf>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

/*---------Added by Wing-------------------*/
Intialization();
 80005c8:	f7ff fe02 	bl	80001d0 <Intialization>
TestAsmCall();
 80005cc:	f7ff fe10 	bl	80001f0 <TestAsmCall>
HAL_Delay(1000);
 80005d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005d4:	f000 fb7c 	bl	8000cd0 <HAL_Delay>
Intialization();
 80005d8:	e7f6      	b.n	80005c8 <main+0x20>
 80005da:	bf00      	nop
 80005dc:	200000c0 	.word	0x200000c0
 80005e0:	08004008 	.word	0x08004008

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b0ac      	sub	sp, #176	; 0xb0
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80005ee:	2244      	movs	r2, #68	; 0x44
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f002 fcce 	bl	8002f94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2254      	movs	r2, #84	; 0x54
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f002 fcc0 	bl	8002f94 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000614:	f000 fde8 	bl	80011e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000618:	4b32      	ldr	r3, [pc, #200]	; (80006e4 <SystemClock_Config+0x100>)
 800061a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800061e:	4a31      	ldr	r2, [pc, #196]	; (80006e4 <SystemClock_Config+0x100>)
 8000620:	f023 0318 	bic.w	r3, r3, #24
 8000624:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000628:	2314      	movs	r3, #20
 800062a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800062c:	2301      	movs	r3, #1
 800062e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000630:	2301      	movs	r3, #1
 8000632:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000636:	2300      	movs	r3, #0
 8000638:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800063c:	2360      	movs	r3, #96	; 0x60
 800063e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000642:	2302      	movs	r3, #2
 8000644:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000648:	2301      	movs	r3, #1
 800064a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 800064e:	2301      	movs	r3, #1
 8000650:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000654:	2310      	movs	r3, #16
 8000656:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800065a:	2307      	movs	r3, #7
 800065c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000660:	2302      	movs	r3, #2
 8000662:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000666:	2302      	movs	r3, #2
 8000668:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000670:	4618      	mov	r0, r3
 8000672:	f000 fe2d 	bl	80012d0 <HAL_RCC_OscConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800067c:	f000 f8ae 	bl	80007dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000680:	230f      	movs	r3, #15
 8000682:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000684:	2303      	movs	r3, #3
 8000686:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000694:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000698:	2101      	movs	r1, #1
 800069a:	4618      	mov	r0, r3
 800069c:	f001 fa38 	bl	8001b10 <HAL_RCC_ClockConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006a6:	f000 f899 	bl	80007dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b2:	1d3b      	adds	r3, r7, #4
 80006b4:	4618      	mov	r0, r3
 80006b6:	f001 fc31 	bl	8001f1c <HAL_RCCEx_PeriphCLKConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80006c0:	f000 f88c 	bl	80007dc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006c4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006c8:	f000 fdac 	bl	8001224 <HAL_PWREx_ControlVoltageScaling>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80006d2:	f000 f883 	bl	80007dc <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006d6:	f001 fe15 	bl	8002304 <HAL_RCCEx_EnableMSIPLLMode>
}
 80006da:	bf00      	nop
 80006dc:	37b0      	adds	r7, #176	; 0xb0
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40021000 	.word	0x40021000

080006e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006ec:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_USART2_UART_Init+0x58>)
 80006ee:	4a15      	ldr	r2, [pc, #84]	; (8000744 <MX_USART2_UART_Init+0x5c>)
 80006f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006f2:	4b13      	ldr	r3, [pc, #76]	; (8000740 <MX_USART2_UART_Init+0x58>)
 80006f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_USART2_UART_Init+0x58>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_USART2_UART_Init+0x58>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <MX_USART2_UART_Init+0x58>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_USART2_UART_Init+0x58>)
 800070e:	220c      	movs	r2, #12
 8000710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000712:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <MX_USART2_UART_Init+0x58>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_USART2_UART_Init+0x58>)
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800071e:	4b08      	ldr	r3, [pc, #32]	; (8000740 <MX_USART2_UART_Init+0x58>)
 8000720:	2200      	movs	r2, #0
 8000722:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_USART2_UART_Init+0x58>)
 8000726:	2200      	movs	r2, #0
 8000728:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_USART2_UART_Init+0x58>)
 800072c:	f001 feec 	bl	8002508 <HAL_UART_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000736:	f000 f851 	bl	80007dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	200000c0 	.word	0x200000c0
 8000744:	40004400 	.word	0x40004400

08000748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074e:	f107 030c 	add.w	r3, r7, #12
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800075e:	4b1d      	ldr	r3, [pc, #116]	; (80007d4 <MX_GPIO_Init+0x8c>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000762:	4a1c      	ldr	r2, [pc, #112]	; (80007d4 <MX_GPIO_Init+0x8c>)
 8000764:	f043 0304 	orr.w	r3, r3, #4
 8000768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800076a:	4b1a      	ldr	r3, [pc, #104]	; (80007d4 <MX_GPIO_Init+0x8c>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076e:	f003 0304 	and.w	r3, r3, #4
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000776:	4b17      	ldr	r3, [pc, #92]	; (80007d4 <MX_GPIO_Init+0x8c>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077a:	4a16      	ldr	r2, [pc, #88]	; (80007d4 <MX_GPIO_Init+0x8c>)
 800077c:	f043 0301 	orr.w	r3, r3, #1
 8000780:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000782:	4b14      	ldr	r3, [pc, #80]	; (80007d4 <MX_GPIO_Init+0x8c>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000786:	f003 0301 	and.w	r3, r3, #1
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078e:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <MX_GPIO_Init+0x8c>)
 8000790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000792:	4a10      	ldr	r2, [pc, #64]	; (80007d4 <MX_GPIO_Init+0x8c>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	64d3      	str	r3, [r2, #76]	; 0x4c
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <MX_GPIO_Init+0x8c>)
 800079c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2108      	movs	r1, #8
 80007aa:	480b      	ldr	r0, [pc, #44]	; (80007d8 <MX_GPIO_Init+0x90>)
 80007ac:	f000 fd04 	bl	80011b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80007b0:	2308      	movs	r3, #8
 80007b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b4:	2301      	movs	r3, #1
 80007b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007bc:	2300      	movs	r3, #0
 80007be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 030c 	add.w	r3, r7, #12
 80007c4:	4619      	mov	r1, r3
 80007c6:	4804      	ldr	r0, [pc, #16]	; (80007d8 <MX_GPIO_Init+0x90>)
 80007c8:	f000 fb8c 	bl	8000ee4 <HAL_GPIO_Init>

}
 80007cc:	bf00      	nop
 80007ce:	3720      	adds	r7, #32
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	40021000 	.word	0x40021000
 80007d8:	48000400 	.word	0x48000400

080007dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
	...

080007ec <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80007f4:	4a07      	ldr	r2, [pc, #28]	; (8000814 <RetargetInit+0x28>)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80007fa:	4b07      	ldr	r3, [pc, #28]	; (8000818 <RetargetInit+0x2c>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	6898      	ldr	r0, [r3, #8]
 8000800:	2300      	movs	r3, #0
 8000802:	2202      	movs	r2, #2
 8000804:	2100      	movs	r1, #0
 8000806:	f002 fbe5 	bl	8002fd4 <setvbuf>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20000140 	.word	0x20000140
 8000818:	20000034 	.word	0x20000034

0800081c <_isatty>:

int _isatty(int fd) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b00      	cmp	r3, #0
 8000828:	db04      	blt.n	8000834 <_isatty+0x18>
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2b02      	cmp	r3, #2
 800082e:	dc01      	bgt.n	8000834 <_isatty+0x18>
    return 1;
 8000830:	2301      	movs	r3, #1
 8000832:	e005      	b.n	8000840 <_isatty+0x24>

  errno = EBADF;
 8000834:	f002 fb84 	bl	8002f40 <__errno>
 8000838:	4603      	mov	r3, r0
 800083a:	2209      	movs	r2, #9
 800083c:	601a      	str	r2, [r3, #0]
  return 0;
 800083e:	2300      	movs	r3, #0
}
 8000840:	4618      	mov	r0, r3
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <_write>:

int _write(int fd, char* ptr, int len) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	2b01      	cmp	r3, #1
 8000858:	d002      	beq.n	8000860 <_write+0x18>
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	2b02      	cmp	r3, #2
 800085e:	d111      	bne.n	8000884 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000860:	4b0e      	ldr	r3, [pc, #56]	; (800089c <_write+0x54>)
 8000862:	6818      	ldr	r0, [r3, #0]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	b29a      	uxth	r2, r3
 8000868:	f04f 33ff 	mov.w	r3, #4294967295
 800086c:	68b9      	ldr	r1, [r7, #8]
 800086e:	f001 fe99 	bl	80025a4 <HAL_UART_Transmit>
 8000872:	4603      	mov	r3, r0
 8000874:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000876:	7dfb      	ldrb	r3, [r7, #23]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d101      	bne.n	8000880 <_write+0x38>
      return len;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	e008      	b.n	8000892 <_write+0x4a>
    else
      return EIO;
 8000880:	2305      	movs	r3, #5
 8000882:	e006      	b.n	8000892 <_write+0x4a>
  }
  errno = EBADF;
 8000884:	f002 fb5c 	bl	8002f40 <__errno>
 8000888:	4603      	mov	r3, r0
 800088a:	2209      	movs	r2, #9
 800088c:	601a      	str	r2, [r3, #0]
  return -1;
 800088e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000892:	4618      	mov	r0, r3
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000140 	.word	0x20000140

080008a0 <_close>:

int _close(int fd) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	db04      	blt.n	80008b8 <_close+0x18>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	dc01      	bgt.n	80008b8 <_close+0x18>
    return 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	e006      	b.n	80008c6 <_close+0x26>

  errno = EBADF;
 80008b8:	f002 fb42 	bl	8002f40 <__errno>
 80008bc:	4603      	mov	r3, r0
 80008be:	2209      	movs	r2, #9
 80008c0:	601a      	str	r2, [r3, #0]
  return -1;
 80008c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b084      	sub	sp, #16
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	60f8      	str	r0, [r7, #12]
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80008da:	f002 fb31 	bl	8002f40 <__errno>
 80008de:	4603      	mov	r3, r0
 80008e0:	2209      	movs	r2, #9
 80008e2:	601a      	str	r2, [r3, #0]
  return -1;
 80008e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3710      	adds	r7, #16
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <_read>:

int _read(int fd, char* ptr, int len) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	60b9      	str	r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d110      	bne.n	8000924 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <_read+0x4c>)
 8000904:	6818      	ldr	r0, [r3, #0]
 8000906:	f04f 33ff 	mov.w	r3, #4294967295
 800090a:	2201      	movs	r2, #1
 800090c:	68b9      	ldr	r1, [r7, #8]
 800090e:	f001 fedc 	bl	80026ca <HAL_UART_Receive>
 8000912:	4603      	mov	r3, r0
 8000914:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000916:	7dfb      	ldrb	r3, [r7, #23]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d101      	bne.n	8000920 <_read+0x30>
      return 1;
 800091c:	2301      	movs	r3, #1
 800091e:	e008      	b.n	8000932 <_read+0x42>
    else
      return EIO;
 8000920:	2305      	movs	r3, #5
 8000922:	e006      	b.n	8000932 <_read+0x42>
  }
  errno = EBADF;
 8000924:	f002 fb0c 	bl	8002f40 <__errno>
 8000928:	4603      	mov	r3, r0
 800092a:	2209      	movs	r2, #9
 800092c:	601a      	str	r2, [r3, #0]
  return -1;
 800092e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000932:	4618      	mov	r0, r3
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000140 	.word	0x20000140

08000940 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2b00      	cmp	r3, #0
 800094e:	db08      	blt.n	8000962 <_fstat+0x22>
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2b02      	cmp	r3, #2
 8000954:	dc05      	bgt.n	8000962 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800095c:	605a      	str	r2, [r3, #4]
    return 0;
 800095e:	2300      	movs	r3, #0
 8000960:	e005      	b.n	800096e <_fstat+0x2e>
  }

  errno = EBADF;
 8000962:	f002 faed 	bl	8002f40 <__errno>
 8000966:	4603      	mov	r3, r0
 8000968:	2209      	movs	r2, #9
 800096a:	601a      	str	r2, [r3, #0]
  return 0;
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800097e:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <HAL_MspInit+0x44>)
 8000980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000982:	4a0e      	ldr	r2, [pc, #56]	; (80009bc <HAL_MspInit+0x44>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	6613      	str	r3, [r2, #96]	; 0x60
 800098a:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <HAL_MspInit+0x44>)
 800098c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	607b      	str	r3, [r7, #4]
 8000994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <HAL_MspInit+0x44>)
 8000998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800099a:	4a08      	ldr	r2, [pc, #32]	; (80009bc <HAL_MspInit+0x44>)
 800099c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009a0:	6593      	str	r3, [r2, #88]	; 0x58
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <HAL_MspInit+0x44>)
 80009a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ae:	bf00      	nop
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	40021000 	.word	0x40021000

080009c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08a      	sub	sp, #40	; 0x28
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a20      	ldr	r2, [pc, #128]	; (8000a60 <HAL_UART_MspInit+0xa0>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d13a      	bne.n	8000a58 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009e2:	4b20      	ldr	r3, [pc, #128]	; (8000a64 <HAL_UART_MspInit+0xa4>)
 80009e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009e6:	4a1f      	ldr	r2, [pc, #124]	; (8000a64 <HAL_UART_MspInit+0xa4>)
 80009e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009ec:	6593      	str	r3, [r2, #88]	; 0x58
 80009ee:	4b1d      	ldr	r3, [pc, #116]	; (8000a64 <HAL_UART_MspInit+0xa4>)
 80009f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fa:	4b1a      	ldr	r3, [pc, #104]	; (8000a64 <HAL_UART_MspInit+0xa4>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fe:	4a19      	ldr	r2, [pc, #100]	; (8000a64 <HAL_UART_MspInit+0xa4>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a06:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <HAL_UART_MspInit+0xa4>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000a12:	2304      	movs	r3, #4
 8000a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a16:	2302      	movs	r3, #2
 8000a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1e:	2303      	movs	r3, #3
 8000a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a22:	2307      	movs	r3, #7
 8000a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a30:	f000 fa58 	bl	8000ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000a34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a42:	2303      	movs	r3, #3
 8000a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000a46:	2303      	movs	r3, #3
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	4619      	mov	r1, r3
 8000a50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a54:	f000 fa46 	bl	8000ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a58:	bf00      	nop
 8000a5a:	3728      	adds	r7, #40	; 0x28
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40004400 	.word	0x40004400
 8000a64:	40021000 	.word	0x40021000

08000a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <NMI_Handler+0x4>

08000a6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a72:	e7fe      	b.n	8000a72 <HardFault_Handler+0x4>

08000a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a78:	e7fe      	b.n	8000a78 <MemManage_Handler+0x4>

08000a7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a7e:	e7fe      	b.n	8000a7e <BusFault_Handler+0x4>

08000a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a84:	e7fe      	b.n	8000a84 <UsageFault_Handler+0x4>

08000a86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr

08000aa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ab4:	f000 f8ec 	bl	8000c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}

08000abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac4:	4a14      	ldr	r2, [pc, #80]	; (8000b18 <_sbrk+0x5c>)
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <_sbrk+0x60>)
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad0:	4b13      	ldr	r3, [pc, #76]	; (8000b20 <_sbrk+0x64>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d102      	bne.n	8000ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad8:	4b11      	ldr	r3, [pc, #68]	; (8000b20 <_sbrk+0x64>)
 8000ada:	4a12      	ldr	r2, [pc, #72]	; (8000b24 <_sbrk+0x68>)
 8000adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ade:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d207      	bcs.n	8000afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aec:	f002 fa28 	bl	8002f40 <__errno>
 8000af0:	4603      	mov	r3, r0
 8000af2:	220c      	movs	r2, #12
 8000af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295
 8000afa:	e009      	b.n	8000b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <_sbrk+0x64>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b02:	4b07      	ldr	r3, [pc, #28]	; (8000b20 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	4a05      	ldr	r2, [pc, #20]	; (8000b20 <_sbrk+0x64>)
 8000b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3718      	adds	r7, #24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20010000 	.word	0x20010000
 8000b1c:	00000400 	.word	0x00000400
 8000b20:	200000b4 	.word	0x200000b4
 8000b24:	20000158 	.word	0x20000158

08000b28 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <SystemInit+0x64>)
 8000b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b32:	4a16      	ldr	r2, [pc, #88]	; (8000b8c <SystemInit+0x64>)
 8000b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <SystemInit+0x68>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a13      	ldr	r2, [pc, #76]	; (8000b90 <SystemInit+0x68>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <SystemInit+0x68>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <SystemInit+0x68>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a0f      	ldr	r2, [pc, #60]	; (8000b90 <SystemInit+0x68>)
 8000b54:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000b58:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000b5c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000b5e:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <SystemInit+0x68>)
 8000b60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b64:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b66:	4b0a      	ldr	r3, [pc, #40]	; (8000b90 <SystemInit+0x68>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a09      	ldr	r2, [pc, #36]	; (8000b90 <SystemInit+0x68>)
 8000b6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b70:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <SystemInit+0x68>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b78:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <SystemInit+0x64>)
 8000b7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b7e:	609a      	str	r2, [r3, #8]
#endif
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	e000ed00 	.word	0xe000ed00
 8000b90:	40021000 	.word	0x40021000

08000b94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bcc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b98:	f7ff ffc6 	bl	8000b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b9e:	e003      	b.n	8000ba8 <LoopCopyDataInit>

08000ba0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ba2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ba4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ba6:	3104      	adds	r1, #4

08000ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ba8:	480a      	ldr	r0, [pc, #40]	; (8000bd4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000bac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000bb0:	d3f6      	bcc.n	8000ba0 <CopyDataInit>
	ldr	r2, =_sbss
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000bb4:	e002      	b.n	8000bbc <LoopFillZerobss>

08000bb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bb8:	f842 3b04 	str.w	r3, [r2], #4

08000bbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bbc:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <LoopForever+0x16>)
	cmp	r2, r3
 8000bbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bc0:	d3f9      	bcc.n	8000bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bc2:	f002 f9c3 	bl	8002f4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bc6:	f7ff fcef 	bl	80005a8 <main>

08000bca <LoopForever>:

LoopForever:
    b LoopForever
 8000bca:	e7fe      	b.n	8000bca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bcc:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000bd0:	08004108 	.word	0x08004108
	ldr	r0, =_sdata
 8000bd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000bd8:	20000098 	.word	0x20000098
	ldr	r2, =_sbss
 8000bdc:	20000098 	.word	0x20000098
	ldr	r3, = _ebss
 8000be0:	20000158 	.word	0x20000158

08000be4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC1_IRQHandler>

08000be6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b082      	sub	sp, #8
 8000bea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bec:	2300      	movs	r3, #0
 8000bee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf0:	2003      	movs	r0, #3
 8000bf2:	f000 f943 	bl	8000e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f000 f80e 	bl	8000c18 <HAL_InitTick>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d002      	beq.n	8000c08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
 8000c04:	71fb      	strb	r3, [r7, #7]
 8000c06:	e001      	b.n	8000c0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c08:	f7ff feb6 	bl	8000978 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c20:	2300      	movs	r3, #0
 8000c22:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c24:	4b17      	ldr	r3, [pc, #92]	; (8000c84 <HAL_InitTick+0x6c>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d023      	beq.n	8000c74 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c2c:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <HAL_InitTick+0x70>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <HAL_InitTick+0x6c>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 f941 	bl	8000eca <HAL_SYSTICK_Config>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d10f      	bne.n	8000c6e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2b0f      	cmp	r3, #15
 8000c52:	d809      	bhi.n	8000c68 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c54:	2200      	movs	r2, #0
 8000c56:	6879      	ldr	r1, [r7, #4]
 8000c58:	f04f 30ff 	mov.w	r0, #4294967295
 8000c5c:	f000 f919 	bl	8000e92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c60:	4a0a      	ldr	r2, [pc, #40]	; (8000c8c <HAL_InitTick+0x74>)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6013      	str	r3, [r2, #0]
 8000c66:	e007      	b.n	8000c78 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	73fb      	strb	r3, [r7, #15]
 8000c6c:	e004      	b.n	8000c78 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	73fb      	strb	r3, [r7, #15]
 8000c72:	e001      	b.n	8000c78 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000030 	.word	0x20000030
 8000c88:	20000028 	.word	0x20000028
 8000c8c:	2000002c 	.word	0x2000002c

08000c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c94:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <HAL_IncTick+0x20>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_IncTick+0x24>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <HAL_IncTick+0x24>)
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000030 	.word	0x20000030
 8000cb4:	20000144 	.word	0x20000144

08000cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <HAL_GetTick+0x14>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000144 	.word	0x20000144

08000cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cd8:	f7ff ffee 	bl	8000cb8 <HAL_GetTick>
 8000cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ce8:	d005      	beq.n	8000cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000cea:	4b0a      	ldr	r3, [pc, #40]	; (8000d14 <HAL_Delay+0x44>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	461a      	mov	r2, r3
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cf6:	bf00      	nop
 8000cf8:	f7ff ffde 	bl	8000cb8 <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d8f7      	bhi.n	8000cf8 <HAL_Delay+0x28>
  {
  }
}
 8000d08:	bf00      	nop
 8000d0a:	bf00      	nop
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000030 	.word	0x20000030

08000d18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d28:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__NVIC_SetPriorityGrouping+0x44>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d2e:	68ba      	ldr	r2, [r7, #8]
 8000d30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d34:	4013      	ands	r3, r2
 8000d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4a:	4a04      	ldr	r2, [pc, #16]	; (8000d5c <__NVIC_SetPriorityGrouping+0x44>)
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	60d3      	str	r3, [r2, #12]
}
 8000d50:	bf00      	nop
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d64:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <__NVIC_GetPriorityGrouping+0x18>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	f003 0307 	and.w	r3, r3, #7
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db0a      	blt.n	8000da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	490c      	ldr	r1, [pc, #48]	; (8000dc8 <__NVIC_SetPriority+0x4c>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da4:	e00a      	b.n	8000dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4908      	ldr	r1, [pc, #32]	; (8000dcc <__NVIC_SetPriority+0x50>)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	3b04      	subs	r3, #4
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	440b      	add	r3, r1
 8000dba:	761a      	strb	r2, [r3, #24]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000e100 	.word	0xe000e100
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	; 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	f1c3 0307 	rsb	r3, r3, #7
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	bf28      	it	cs
 8000dee:	2304      	movcs	r3, #4
 8000df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3304      	adds	r3, #4
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	d902      	bls.n	8000e00 <NVIC_EncodePriority+0x30>
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	3b03      	subs	r3, #3
 8000dfe:	e000      	b.n	8000e02 <NVIC_EncodePriority+0x32>
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	f04f 32ff 	mov.w	r2, #4294967295
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	401a      	ands	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e18:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e22:	43d9      	mvns	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	4313      	orrs	r3, r2
         );
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3724      	adds	r7, #36	; 0x24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3b01      	subs	r3, #1
 8000e44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e48:	d301      	bcc.n	8000e4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e00f      	b.n	8000e6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	; (8000e78 <SysTick_Config+0x40>)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	3b01      	subs	r3, #1
 8000e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e56:	210f      	movs	r1, #15
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295
 8000e5c:	f7ff ff8e 	bl	8000d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e60:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <SysTick_Config+0x40>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e66:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <SysTick_Config+0x40>)
 8000e68:	2207      	movs	r2, #7
 8000e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	e000e010 	.word	0xe000e010

08000e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff ff47 	bl	8000d18 <__NVIC_SetPriorityGrouping>
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b086      	sub	sp, #24
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	4603      	mov	r3, r0
 8000e9a:	60b9      	str	r1, [r7, #8]
 8000e9c:	607a      	str	r2, [r7, #4]
 8000e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea4:	f7ff ff5c 	bl	8000d60 <__NVIC_GetPriorityGrouping>
 8000ea8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	6978      	ldr	r0, [r7, #20]
 8000eb0:	f7ff ff8e 	bl	8000dd0 <NVIC_EncodePriority>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eba:	4611      	mov	r1, r2
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff ff5d 	bl	8000d7c <__NVIC_SetPriority>
}
 8000ec2:	bf00      	nop
 8000ec4:	3718      	adds	r7, #24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f7ff ffb0 	bl	8000e38 <SysTick_Config>
 8000ed8:	4603      	mov	r3, r0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b087      	sub	sp, #28
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ef2:	e148      	b.n	8001186 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	2101      	movs	r1, #1
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	fa01 f303 	lsl.w	r3, r1, r3
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	f000 813a 	beq.w	8001180 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d00b      	beq.n	8000f2c <HAL_GPIO_Init+0x48>
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d007      	beq.n	8000f2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f20:	2b11      	cmp	r3, #17
 8000f22:	d003      	beq.n	8000f2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	2b12      	cmp	r3, #18
 8000f2a:	d130      	bne.n	8000f8e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	2203      	movs	r2, #3
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4013      	ands	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	68da      	ldr	r2, [r3, #12]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f62:	2201      	movs	r2, #1
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	091b      	lsrs	r3, r3, #4
 8000f78:	f003 0201 	and.w	r2, r3, #1
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	68db      	ldr	r3, [r3, #12]
 8000f92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	2203      	movs	r2, #3
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	689a      	ldr	r2, [r3, #8]
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d003      	beq.n	8000fce <HAL_GPIO_Init+0xea>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	2b12      	cmp	r3, #18
 8000fcc:	d123      	bne.n	8001016 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	08da      	lsrs	r2, r3, #3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	3208      	adds	r2, #8
 8000fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	220f      	movs	r2, #15
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43db      	mvns	r3, r3
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	691a      	ldr	r2, [r3, #16]
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	f003 0307 	and.w	r3, r3, #7
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	08da      	lsrs	r2, r3, #3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3208      	adds	r2, #8
 8001010:	6939      	ldr	r1, [r7, #16]
 8001012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	2203      	movs	r2, #3
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43db      	mvns	r3, r3
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 0203 	and.w	r2, r3, #3
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	4313      	orrs	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	f000 8094 	beq.w	8001180 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001058:	4b52      	ldr	r3, [pc, #328]	; (80011a4 <HAL_GPIO_Init+0x2c0>)
 800105a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800105c:	4a51      	ldr	r2, [pc, #324]	; (80011a4 <HAL_GPIO_Init+0x2c0>)
 800105e:	f043 0301 	orr.w	r3, r3, #1
 8001062:	6613      	str	r3, [r2, #96]	; 0x60
 8001064:	4b4f      	ldr	r3, [pc, #316]	; (80011a4 <HAL_GPIO_Init+0x2c0>)
 8001066:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001070:	4a4d      	ldr	r2, [pc, #308]	; (80011a8 <HAL_GPIO_Init+0x2c4>)
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	089b      	lsrs	r3, r3, #2
 8001076:	3302      	adds	r3, #2
 8001078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	f003 0303 	and.w	r3, r3, #3
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	220f      	movs	r2, #15
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	43db      	mvns	r3, r3
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800109a:	d00d      	beq.n	80010b8 <HAL_GPIO_Init+0x1d4>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a43      	ldr	r2, [pc, #268]	; (80011ac <HAL_GPIO_Init+0x2c8>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d007      	beq.n	80010b4 <HAL_GPIO_Init+0x1d0>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a42      	ldr	r2, [pc, #264]	; (80011b0 <HAL_GPIO_Init+0x2cc>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d101      	bne.n	80010b0 <HAL_GPIO_Init+0x1cc>
 80010ac:	2302      	movs	r3, #2
 80010ae:	e004      	b.n	80010ba <HAL_GPIO_Init+0x1d6>
 80010b0:	2307      	movs	r3, #7
 80010b2:	e002      	b.n	80010ba <HAL_GPIO_Init+0x1d6>
 80010b4:	2301      	movs	r3, #1
 80010b6:	e000      	b.n	80010ba <HAL_GPIO_Init+0x1d6>
 80010b8:	2300      	movs	r3, #0
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	f002 0203 	and.w	r2, r2, #3
 80010c0:	0092      	lsls	r2, r2, #2
 80010c2:	4093      	lsls	r3, r2
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010ca:	4937      	ldr	r1, [pc, #220]	; (80011a8 <HAL_GPIO_Init+0x2c4>)
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	089b      	lsrs	r3, r3, #2
 80010d0:	3302      	adds	r3, #2
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80010d8:	4b36      	ldr	r3, [pc, #216]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	43db      	mvns	r3, r3
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d003      	beq.n	80010fc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010fc:	4a2d      	ldr	r2, [pc, #180]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001102:	4b2c      	ldr	r3, [pc, #176]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	43db      	mvns	r3, r3
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4013      	ands	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4313      	orrs	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001126:	4a23      	ldr	r2, [pc, #140]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800112c:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	43db      	mvns	r3, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4313      	orrs	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001150:	4a18      	ldr	r2, [pc, #96]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001156:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 8001158:	68db      	ldr	r3, [r3, #12]
 800115a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	43db      	mvns	r3, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4013      	ands	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d003      	beq.n	800117a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800117a:	4a0e      	ldr	r2, [pc, #56]	; (80011b4 <HAL_GPIO_Init+0x2d0>)
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	3301      	adds	r3, #1
 8001184:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	fa22 f303 	lsr.w	r3, r2, r3
 8001190:	2b00      	cmp	r3, #0
 8001192:	f47f aeaf 	bne.w	8000ef4 <HAL_GPIO_Init+0x10>
  }
}
 8001196:	bf00      	nop
 8001198:	bf00      	nop
 800119a:	371c      	adds	r7, #28
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	40021000 	.word	0x40021000
 80011a8:	40010000 	.word	0x40010000
 80011ac:	48000400 	.word	0x48000400
 80011b0:	48000800 	.word	0x48000800
 80011b4:	40010400 	.word	0x40010400

080011b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	807b      	strh	r3, [r7, #2]
 80011c4:	4613      	mov	r3, r2
 80011c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011c8:	787b      	ldrb	r3, [r7, #1]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011ce:	887a      	ldrh	r2, [r7, #2]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011d4:	e002      	b.n	80011dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011d6:	887a      	ldrh	r2, [r7, #2]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011ec:	4b05      	ldr	r3, [pc, #20]	; (8001204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a04      	ldr	r2, [pc, #16]	; (8001204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40007000 	.word	0x40007000

08001208 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800120c:	4b04      	ldr	r3, [pc, #16]	; (8001220 <HAL_PWREx_GetVoltageRange+0x18>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001214:	4618      	mov	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40007000 	.word	0x40007000

08001224 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001232:	d130      	bne.n	8001296 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001234:	4b23      	ldr	r3, [pc, #140]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800123c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001240:	d038      	beq.n	80012b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001242:	4b20      	ldr	r3, [pc, #128]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800124a:	4a1e      	ldr	r2, [pc, #120]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800124c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001250:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001252:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2232      	movs	r2, #50	; 0x32
 8001258:	fb02 f303 	mul.w	r3, r2, r3
 800125c:	4a1b      	ldr	r2, [pc, #108]	; (80012cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800125e:	fba2 2303 	umull	r2, r3, r2, r3
 8001262:	0c9b      	lsrs	r3, r3, #18
 8001264:	3301      	adds	r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001268:	e002      	b.n	8001270 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	3b01      	subs	r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001270:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001272:	695b      	ldr	r3, [r3, #20]
 8001274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800127c:	d102      	bne.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x60>
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1f2      	bne.n	800126a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001286:	695b      	ldr	r3, [r3, #20]
 8001288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800128c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001290:	d110      	bne.n	80012b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e00f      	b.n	80012b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001296:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800129e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012a2:	d007      	beq.n	80012b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012ac:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40007000 	.word	0x40007000
 80012c8:	20000028 	.word	0x20000028
 80012cc:	431bde83 	.word	0x431bde83

080012d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d102      	bne.n	80012e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	f000 bc11 	b.w	8001b06 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e4:	4ba0      	ldr	r3, [pc, #640]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f003 030c 	and.w	r3, r3, #12
 80012ec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ee:	4b9e      	ldr	r3, [pc, #632]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	f003 0303 	and.w	r3, r3, #3
 80012f6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0310 	and.w	r3, r3, #16
 8001300:	2b00      	cmp	r3, #0
 8001302:	f000 80e4 	beq.w	80014ce <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d007      	beq.n	800131c <HAL_RCC_OscConfig+0x4c>
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	2b0c      	cmp	r3, #12
 8001310:	f040 808b 	bne.w	800142a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	2b01      	cmp	r3, #1
 8001318:	f040 8087 	bne.w	800142a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800131c:	4b92      	ldr	r3, [pc, #584]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_RCC_OscConfig+0x64>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d101      	bne.n	8001334 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e3e8      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6a1a      	ldr	r2, [r3, #32]
 8001338:	4b8b      	ldr	r3, [pc, #556]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0308 	and.w	r3, r3, #8
 8001340:	2b00      	cmp	r3, #0
 8001342:	d004      	beq.n	800134e <HAL_RCC_OscConfig+0x7e>
 8001344:	4b88      	ldr	r3, [pc, #544]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800134c:	e005      	b.n	800135a <HAL_RCC_OscConfig+0x8a>
 800134e:	4b86      	ldr	r3, [pc, #536]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001350:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001354:	091b      	lsrs	r3, r3, #4
 8001356:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800135a:	4293      	cmp	r3, r2
 800135c:	d223      	bcs.n	80013a6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a1b      	ldr	r3, [r3, #32]
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fd7a 	bl	8001e5c <RCC_SetFlashLatencyFromMSIRange>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e3c9      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001372:	4b7d      	ldr	r3, [pc, #500]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a7c      	ldr	r2, [pc, #496]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	6013      	str	r3, [r2, #0]
 800137e:	4b7a      	ldr	r3, [pc, #488]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a1b      	ldr	r3, [r3, #32]
 800138a:	4977      	ldr	r1, [pc, #476]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800138c:	4313      	orrs	r3, r2
 800138e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001390:	4b75      	ldr	r3, [pc, #468]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69db      	ldr	r3, [r3, #28]
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	4972      	ldr	r1, [pc, #456]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]
 80013a4:	e025      	b.n	80013f2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013a6:	4b70      	ldr	r3, [pc, #448]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a6f      	ldr	r2, [pc, #444]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013ac:	f043 0308 	orr.w	r3, r3, #8
 80013b0:	6013      	str	r3, [r2, #0]
 80013b2:	4b6d      	ldr	r3, [pc, #436]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	496a      	ldr	r1, [pc, #424]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013c0:	4313      	orrs	r3, r2
 80013c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013c4:	4b68      	ldr	r3, [pc, #416]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	021b      	lsls	r3, r3, #8
 80013d2:	4965      	ldr	r1, [pc, #404]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013d4:	4313      	orrs	r3, r2
 80013d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d109      	bne.n	80013f2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fd3a 	bl	8001e5c <RCC_SetFlashLatencyFromMSIRange>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e389      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013f2:	f000 fc6f 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 80013f6:	4602      	mov	r2, r0
 80013f8:	4b5b      	ldr	r3, [pc, #364]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	091b      	lsrs	r3, r3, #4
 80013fe:	f003 030f 	and.w	r3, r3, #15
 8001402:	495a      	ldr	r1, [pc, #360]	; (800156c <HAL_RCC_OscConfig+0x29c>)
 8001404:	5ccb      	ldrb	r3, [r1, r3]
 8001406:	f003 031f 	and.w	r3, r3, #31
 800140a:	fa22 f303 	lsr.w	r3, r2, r3
 800140e:	4a58      	ldr	r2, [pc, #352]	; (8001570 <HAL_RCC_OscConfig+0x2a0>)
 8001410:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001412:	4b58      	ldr	r3, [pc, #352]	; (8001574 <HAL_RCC_OscConfig+0x2a4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fbfe 	bl	8000c18 <HAL_InitTick>
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d052      	beq.n	80014cc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	e36d      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d032      	beq.n	8001498 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001432:	4b4d      	ldr	r3, [pc, #308]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a4c      	ldr	r2, [pc, #304]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800143e:	f7ff fc3b 	bl	8000cb8 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001446:	f7ff fc37 	bl	8000cb8 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e356      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001458:	4b43      	ldr	r3, [pc, #268]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f0      	beq.n	8001446 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001464:	4b40      	ldr	r3, [pc, #256]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a3f      	ldr	r2, [pc, #252]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800146a:	f043 0308 	orr.w	r3, r3, #8
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	4b3d      	ldr	r3, [pc, #244]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a1b      	ldr	r3, [r3, #32]
 800147c:	493a      	ldr	r1, [pc, #232]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800147e:	4313      	orrs	r3, r2
 8001480:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001482:	4b39      	ldr	r3, [pc, #228]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	4935      	ldr	r1, [pc, #212]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001492:	4313      	orrs	r3, r2
 8001494:	604b      	str	r3, [r1, #4]
 8001496:	e01a      	b.n	80014ce <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001498:	4b33      	ldr	r3, [pc, #204]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a32      	ldr	r2, [pc, #200]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800149e:	f023 0301 	bic.w	r3, r3, #1
 80014a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014a4:	f7ff fc08 	bl	8000cb8 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014ac:	f7ff fc04 	bl	8000cb8 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e323      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014be:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f0      	bne.n	80014ac <HAL_RCC_OscConfig+0x1dc>
 80014ca:	e000      	b.n	80014ce <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d073      	beq.n	80015c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	2b08      	cmp	r3, #8
 80014de:	d005      	beq.n	80014ec <HAL_RCC_OscConfig+0x21c>
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	2b0c      	cmp	r3, #12
 80014e4:	d10e      	bne.n	8001504 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d10b      	bne.n	8001504 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ec:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d063      	beq.n	80015c0 <HAL_RCC_OscConfig+0x2f0>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d15f      	bne.n	80015c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e300      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800150c:	d106      	bne.n	800151c <HAL_RCC_OscConfig+0x24c>
 800150e:	4b16      	ldr	r3, [pc, #88]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a15      	ldr	r2, [pc, #84]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001514:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	e01d      	b.n	8001558 <HAL_RCC_OscConfig+0x288>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001524:	d10c      	bne.n	8001540 <HAL_RCC_OscConfig+0x270>
 8001526:	4b10      	ldr	r3, [pc, #64]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a0f      	ldr	r2, [pc, #60]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800152c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001530:	6013      	str	r3, [r2, #0]
 8001532:	4b0d      	ldr	r3, [pc, #52]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a0c      	ldr	r2, [pc, #48]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	e00b      	b.n	8001558 <HAL_RCC_OscConfig+0x288>
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a08      	ldr	r2, [pc, #32]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001546:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800154a:	6013      	str	r3, [r2, #0]
 800154c:	4b06      	ldr	r3, [pc, #24]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a05      	ldr	r2, [pc, #20]	; (8001568 <HAL_RCC_OscConfig+0x298>)
 8001552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001556:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d01b      	beq.n	8001598 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001560:	f7ff fbaa 	bl	8000cb8 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001566:	e010      	b.n	800158a <HAL_RCC_OscConfig+0x2ba>
 8001568:	40021000 	.word	0x40021000
 800156c:	08004018 	.word	0x08004018
 8001570:	20000028 	.word	0x20000028
 8001574:	2000002c 	.word	0x2000002c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001578:	f7ff fb9e 	bl	8000cb8 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e2bd      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800158a:	4baf      	ldr	r3, [pc, #700]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f0      	beq.n	8001578 <HAL_RCC_OscConfig+0x2a8>
 8001596:	e014      	b.n	80015c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001598:	f7ff fb8e 	bl	8000cb8 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fb8a 	bl	8000cb8 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	; 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e2a9      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015b2:	4ba5      	ldr	r3, [pc, #660]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x2d0>
 80015be:	e000      	b.n	80015c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d060      	beq.n	8001690 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d005      	beq.n	80015e0 <HAL_RCC_OscConfig+0x310>
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	2b0c      	cmp	r3, #12
 80015d8:	d119      	bne.n	800160e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d116      	bne.n	800160e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015e0:	4b99      	ldr	r3, [pc, #612]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d005      	beq.n	80015f8 <HAL_RCC_OscConfig+0x328>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d101      	bne.n	80015f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e286      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f8:	4b93      	ldr	r3, [pc, #588]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	061b      	lsls	r3, r3, #24
 8001606:	4990      	ldr	r1, [pc, #576]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001608:	4313      	orrs	r3, r2
 800160a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800160c:	e040      	b.n	8001690 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d023      	beq.n	800165e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001616:	4b8c      	ldr	r3, [pc, #560]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a8b      	ldr	r2, [pc, #556]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800161c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001622:	f7ff fb49 	bl	8000cb8 <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800162a:	f7ff fb45 	bl	8000cb8 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e264      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800163c:	4b82      	ldr	r3, [pc, #520]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0f0      	beq.n	800162a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001648:	4b7f      	ldr	r3, [pc, #508]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	061b      	lsls	r3, r3, #24
 8001656:	497c      	ldr	r1, [pc, #496]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001658:	4313      	orrs	r3, r2
 800165a:	604b      	str	r3, [r1, #4]
 800165c:	e018      	b.n	8001690 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800165e:	4b7a      	ldr	r3, [pc, #488]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a79      	ldr	r2, [pc, #484]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166a:	f7ff fb25 	bl	8000cb8 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001672:	f7ff fb21 	bl	8000cb8 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e240      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001684:	4b70      	ldr	r3, [pc, #448]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800168c:	2b00      	cmp	r3, #0
 800168e:	d1f0      	bne.n	8001672 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	2b00      	cmp	r3, #0
 800169a:	d03c      	beq.n	8001716 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	695b      	ldr	r3, [r3, #20]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d01c      	beq.n	80016de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016a4:	4b68      	ldr	r3, [pc, #416]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80016a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016aa:	4a67      	ldr	r2, [pc, #412]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b4:	f7ff fb00 	bl	8000cb8 <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016bc:	f7ff fafc 	bl	8000cb8 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e21b      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ce:	4b5e      	ldr	r3, [pc, #376]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80016d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0ef      	beq.n	80016bc <HAL_RCC_OscConfig+0x3ec>
 80016dc:	e01b      	b.n	8001716 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016de:	4b5a      	ldr	r3, [pc, #360]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80016e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016e4:	4a58      	ldr	r2, [pc, #352]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80016e6:	f023 0301 	bic.w	r3, r3, #1
 80016ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ee:	f7ff fae3 	bl	8000cb8 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016f6:	f7ff fadf 	bl	8000cb8 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e1fe      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001708:	4b4f      	ldr	r3, [pc, #316]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800170a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1ef      	bne.n	80016f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	2b00      	cmp	r3, #0
 8001720:	f000 80a6 	beq.w	8001870 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001724:	2300      	movs	r3, #0
 8001726:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001728:	4b47      	ldr	r3, [pc, #284]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800172a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d10d      	bne.n	8001750 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001734:	4b44      	ldr	r3, [pc, #272]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001738:	4a43      	ldr	r2, [pc, #268]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800173a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800173e:	6593      	str	r3, [r2, #88]	; 0x58
 8001740:	4b41      	ldr	r3, [pc, #260]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800174c:	2301      	movs	r3, #1
 800174e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001750:	4b3e      	ldr	r3, [pc, #248]	; (800184c <HAL_RCC_OscConfig+0x57c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001758:	2b00      	cmp	r3, #0
 800175a:	d118      	bne.n	800178e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800175c:	4b3b      	ldr	r3, [pc, #236]	; (800184c <HAL_RCC_OscConfig+0x57c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a3a      	ldr	r2, [pc, #232]	; (800184c <HAL_RCC_OscConfig+0x57c>)
 8001762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001766:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001768:	f7ff faa6 	bl	8000cb8 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001770:	f7ff faa2 	bl	8000cb8 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e1c1      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001782:	4b32      	ldr	r3, [pc, #200]	; (800184c <HAL_RCC_OscConfig+0x57c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0f0      	beq.n	8001770 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d108      	bne.n	80017a8 <HAL_RCC_OscConfig+0x4d8>
 8001796:	4b2c      	ldr	r3, [pc, #176]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 8001798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800179c:	4a2a      	ldr	r2, [pc, #168]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800179e:	f043 0301 	orr.w	r3, r3, #1
 80017a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017a6:	e024      	b.n	80017f2 <HAL_RCC_OscConfig+0x522>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	2b05      	cmp	r3, #5
 80017ae:	d110      	bne.n	80017d2 <HAL_RCC_OscConfig+0x502>
 80017b0:	4b25      	ldr	r3, [pc, #148]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017b6:	4a24      	ldr	r2, [pc, #144]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017b8:	f043 0304 	orr.w	r3, r3, #4
 80017bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017c0:	4b21      	ldr	r3, [pc, #132]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017c6:	4a20      	ldr	r2, [pc, #128]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017d0:	e00f      	b.n	80017f2 <HAL_RCC_OscConfig+0x522>
 80017d2:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017d8:	4a1b      	ldr	r2, [pc, #108]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017da:	f023 0301 	bic.w	r3, r3, #1
 80017de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017e8:	4a17      	ldr	r2, [pc, #92]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 80017ea:	f023 0304 	bic.w	r3, r3, #4
 80017ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d016      	beq.n	8001828 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017fa:	f7ff fa5d 	bl	8000cb8 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001800:	e00a      	b.n	8001818 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001802:	f7ff fa59 	bl	8000cb8 <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001810:	4293      	cmp	r3, r2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e176      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <HAL_RCC_OscConfig+0x578>)
 800181a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d0ed      	beq.n	8001802 <HAL_RCC_OscConfig+0x532>
 8001826:	e01a      	b.n	800185e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001828:	f7ff fa46 	bl	8000cb8 <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800182e:	e00f      	b.n	8001850 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001830:	f7ff fa42 	bl	8000cb8 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	f241 3288 	movw	r2, #5000	; 0x1388
 800183e:	4293      	cmp	r3, r2
 8001840:	d906      	bls.n	8001850 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e15f      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
 8001846:	bf00      	nop
 8001848:	40021000 	.word	0x40021000
 800184c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001850:	4baa      	ldr	r3, [pc, #680]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1e8      	bne.n	8001830 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800185e:	7ffb      	ldrb	r3, [r7, #31]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d105      	bne.n	8001870 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001864:	4ba5      	ldr	r3, [pc, #660]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001868:	4aa4      	ldr	r2, [pc, #656]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 800186a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800186e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0320 	and.w	r3, r3, #32
 8001878:	2b00      	cmp	r3, #0
 800187a:	d03c      	beq.n	80018f6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001880:	2b00      	cmp	r3, #0
 8001882:	d01c      	beq.n	80018be <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001884:	4b9d      	ldr	r3, [pc, #628]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001886:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800188a:	4a9c      	ldr	r2, [pc, #624]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001894:	f7ff fa10 	bl	8000cb8 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800189c:	f7ff fa0c 	bl	8000cb8 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e12b      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018ae:	4b93      	ldr	r3, [pc, #588]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 80018b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0ef      	beq.n	800189c <HAL_RCC_OscConfig+0x5cc>
 80018bc:	e01b      	b.n	80018f6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018be:	4b8f      	ldr	r3, [pc, #572]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 80018c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018c4:	4a8d      	ldr	r2, [pc, #564]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 80018c6:	f023 0301 	bic.w	r3, r3, #1
 80018ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ce:	f7ff f9f3 	bl	8000cb8 <HAL_GetTick>
 80018d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018d4:	e008      	b.n	80018e8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018d6:	f7ff f9ef 	bl	8000cb8 <HAL_GetTick>
 80018da:	4602      	mov	r2, r0
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e10e      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018e8:	4b84      	ldr	r3, [pc, #528]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 80018ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1ef      	bne.n	80018d6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 8102 	beq.w	8001b04 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001904:	2b02      	cmp	r3, #2
 8001906:	f040 80c5 	bne.w	8001a94 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800190a:	4b7c      	ldr	r3, [pc, #496]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f003 0203 	and.w	r2, r3, #3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191a:	429a      	cmp	r2, r3
 800191c:	d12c      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001928:	3b01      	subs	r3, #1
 800192a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800192c:	429a      	cmp	r2, r3
 800192e:	d123      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800193a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800193c:	429a      	cmp	r2, r3
 800193e:	d11b      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800194a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800194c:	429a      	cmp	r2, r3
 800194e:	d113      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800195a:	085b      	lsrs	r3, r3, #1
 800195c:	3b01      	subs	r3, #1
 800195e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001960:	429a      	cmp	r2, r3
 8001962:	d109      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	085b      	lsrs	r3, r3, #1
 8001970:	3b01      	subs	r3, #1
 8001972:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001974:	429a      	cmp	r2, r3
 8001976:	d067      	beq.n	8001a48 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	2b0c      	cmp	r3, #12
 800197c:	d062      	beq.n	8001a44 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800197e:	4b5f      	ldr	r3, [pc, #380]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e0bb      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800198e:	4b5b      	ldr	r3, [pc, #364]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a5a      	ldr	r2, [pc, #360]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001994:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001998:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800199a:	f7ff f98d 	bl	8000cb8 <HAL_GetTick>
 800199e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a2:	f7ff f989 	bl	8000cb8 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e0a8      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b4:	4b51      	ldr	r3, [pc, #324]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1f0      	bne.n	80019a2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019c0:	4b4e      	ldr	r3, [pc, #312]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	4b4e      	ldr	r3, [pc, #312]	; (8001b00 <HAL_RCC_OscConfig+0x830>)
 80019c6:	4013      	ands	r3, r2
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019d0:	3a01      	subs	r2, #1
 80019d2:	0112      	lsls	r2, r2, #4
 80019d4:	4311      	orrs	r1, r2
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019da:	0212      	lsls	r2, r2, #8
 80019dc:	4311      	orrs	r1, r2
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80019e2:	0852      	lsrs	r2, r2, #1
 80019e4:	3a01      	subs	r2, #1
 80019e6:	0552      	lsls	r2, r2, #21
 80019e8:	4311      	orrs	r1, r2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80019ee:	0852      	lsrs	r2, r2, #1
 80019f0:	3a01      	subs	r2, #1
 80019f2:	0652      	lsls	r2, r2, #25
 80019f4:	4311      	orrs	r1, r2
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80019fa:	06d2      	lsls	r2, r2, #27
 80019fc:	430a      	orrs	r2, r1
 80019fe:	493f      	ldr	r1, [pc, #252]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a04:	4b3d      	ldr	r3, [pc, #244]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a3c      	ldr	r2, [pc, #240]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a0e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a10:	4b3a      	ldr	r3, [pc, #232]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4a39      	ldr	r2, [pc, #228]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a1c:	f7ff f94c 	bl	8000cb8 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a24:	f7ff f948 	bl	8000cb8 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e067      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a36:	4b31      	ldr	r3, [pc, #196]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a42:	e05f      	b.n	8001b04 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e05e      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a48:	4b2c      	ldr	r3, [pc, #176]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d157      	bne.n	8001b04 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a54:	4b29      	ldr	r3, [pc, #164]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a28      	ldr	r2, [pc, #160]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a5e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a60:	4b26      	ldr	r3, [pc, #152]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	4a25      	ldr	r2, [pc, #148]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a6c:	f7ff f924 	bl	8000cb8 <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a74:	f7ff f920 	bl	8000cb8 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e03f      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a86:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f0      	beq.n	8001a74 <HAL_RCC_OscConfig+0x7a4>
 8001a92:	e037      	b.n	8001b04 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	2b0c      	cmp	r3, #12
 8001a98:	d02d      	beq.n	8001af6 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a9a:	4b18      	ldr	r3, [pc, #96]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a17      	ldr	r2, [pc, #92]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001aa0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001aa4:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001aa6:	4b15      	ldr	r3, [pc, #84]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d105      	bne.n	8001abe <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	4a11      	ldr	r2, [pc, #68]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ab8:	f023 0303 	bic.w	r3, r3, #3
 8001abc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ac4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001ac8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001acc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ace:	f7ff f8f3 	bl	8000cb8 <HAL_GetTick>
 8001ad2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ad6:	f7ff f8ef 	bl	8000cb8 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e00e      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ae8:	4b04      	ldr	r3, [pc, #16]	; (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1f0      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x806>
 8001af4:	e006      	b.n	8001b04 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e005      	b.n	8001b06 <HAL_RCC_OscConfig+0x836>
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000
 8001b00:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3720      	adds	r7, #32
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop

08001b10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e0c8      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b24:	4b66      	ldr	r3, [pc, #408]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0307 	and.w	r3, r3, #7
 8001b2c:	683a      	ldr	r2, [r7, #0]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d910      	bls.n	8001b54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b32:	4b63      	ldr	r3, [pc, #396]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f023 0207 	bic.w	r2, r3, #7
 8001b3a:	4961      	ldr	r1, [pc, #388]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b42:	4b5f      	ldr	r3, [pc, #380]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	683a      	ldr	r2, [r7, #0]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d001      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e0b0      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d04c      	beq.n	8001bfa <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b03      	cmp	r3, #3
 8001b66:	d107      	bne.n	8001b78 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b68:	4b56      	ldr	r3, [pc, #344]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d121      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e09e      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d107      	bne.n	8001b90 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b80:	4b50      	ldr	r3, [pc, #320]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d115      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e092      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d107      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b98:	4b4a      	ldr	r3, [pc, #296]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d109      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e086      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ba8:	4b46      	ldr	r3, [pc, #280]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e07e      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bb8:	4b42      	ldr	r3, [pc, #264]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f023 0203 	bic.w	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	493f      	ldr	r1, [pc, #252]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bca:	f7ff f875 	bl	8000cb8 <HAL_GetTick>
 8001bce:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd0:	e00a      	b.n	8001be8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd2:	f7ff f871 	bl	8000cb8 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e066      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be8:	4b36      	ldr	r3, [pc, #216]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f003 020c 	and.w	r2, r3, #12
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d1eb      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d008      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c06:	4b2f      	ldr	r3, [pc, #188]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	492c      	ldr	r1, [pc, #176]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c18:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0307 	and.w	r3, r3, #7
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d210      	bcs.n	8001c48 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c26:	4b26      	ldr	r3, [pc, #152]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 0207 	bic.w	r2, r3, #7
 8001c2e:	4924      	ldr	r1, [pc, #144]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c36:	4b22      	ldr	r3, [pc, #136]	; (8001cc0 <HAL_RCC_ClockConfig+0x1b0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d001      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e036      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d008      	beq.n	8001c66 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c54:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	4918      	ldr	r1, [pc, #96]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001c62:	4313      	orrs	r3, r2
 8001c64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d009      	beq.n	8001c86 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c72:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	4910      	ldr	r1, [pc, #64]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c86:	f000 f825 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	091b      	lsrs	r3, r3, #4
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	490c      	ldr	r1, [pc, #48]	; (8001cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c98:	5ccb      	ldrb	r3, [r1, r3]
 8001c9a:	f003 031f 	and.w	r3, r3, #31
 8001c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe ffb4 	bl	8000c18 <HAL_InitTick>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cb4:	7afb      	ldrb	r3, [r7, #11]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40022000 	.word	0x40022000
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	08004018 	.word	0x08004018
 8001ccc:	20000028 	.word	0x20000028
 8001cd0:	2000002c 	.word	0x2000002c

08001cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b089      	sub	sp, #36	; 0x24
 8001cd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ce2:	4b3e      	ldr	r3, [pc, #248]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cec:	4b3b      	ldr	r3, [pc, #236]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	f003 0303 	and.w	r3, r3, #3
 8001cf4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d005      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0x34>
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	2b0c      	cmp	r3, #12
 8001d00:	d121      	bne.n	8001d46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d11e      	bne.n	8001d46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d08:	4b34      	ldr	r3, [pc, #208]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d107      	bne.n	8001d24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d14:	4b31      	ldr	r3, [pc, #196]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d1a:	0a1b      	lsrs	r3, r3, #8
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e005      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d24:	4b2d      	ldr	r3, [pc, #180]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	091b      	lsrs	r3, r3, #4
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d30:	4a2b      	ldr	r2, [pc, #172]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d10d      	bne.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d44:	e00a      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d102      	bne.n	8001d52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d4c:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d4e:	61bb      	str	r3, [r7, #24]
 8001d50:	e004      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d101      	bne.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d58:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	2b0c      	cmp	r3, #12
 8001d60:	d134      	bne.n	8001dcc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d62:	4b1e      	ldr	r3, [pc, #120]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	f003 0303 	and.w	r3, r3, #3
 8001d6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d003      	beq.n	8001d7a <HAL_RCC_GetSysClockFreq+0xa6>
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	d003      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0xac>
 8001d78:	e005      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d7c:	617b      	str	r3, [r7, #20]
      break;
 8001d7e:	e005      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d80:	4b19      	ldr	r3, [pc, #100]	; (8001de8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d82:	617b      	str	r3, [r7, #20]
      break;
 8001d84:	e002      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	617b      	str	r3, [r7, #20]
      break;
 8001d8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d8c:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	091b      	lsrs	r3, r3, #4
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	3301      	adds	r3, #1
 8001d98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d9a:	4b10      	ldr	r3, [pc, #64]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	0a1b      	lsrs	r3, r3, #8
 8001da0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	fb02 f203 	mul.w	r2, r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	0e5b      	lsrs	r3, r3, #25
 8001db8:	f003 0303 	and.w	r3, r3, #3
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001dcc:	69bb      	ldr	r3, [r7, #24]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3724      	adds	r7, #36	; 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	08004030 	.word	0x08004030
 8001de4:	00f42400 	.word	0x00f42400
 8001de8:	007a1200 	.word	0x007a1200

08001dec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <HAL_RCC_GetHCLKFreq+0x14>)
 8001df2:	681b      	ldr	r3, [r3, #0]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	20000028 	.word	0x20000028

08001e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e08:	f7ff fff0 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	0a1b      	lsrs	r3, r3, #8
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	4904      	ldr	r1, [pc, #16]	; (8001e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	f003 031f 	and.w	r3, r3, #31
 8001e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08004028 	.word	0x08004028

08001e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e34:	f7ff ffda 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	0adb      	lsrs	r3, r3, #11
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	4904      	ldr	r1, [pc, #16]	; (8001e58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e46:	5ccb      	ldrb	r3, [r1, r3]
 8001e48:	f003 031f 	and.w	r3, r3, #31
 8001e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000
 8001e58:	08004028 	.word	0x08004028

08001e5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e64:	2300      	movs	r3, #0
 8001e66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e68:	4b2a      	ldr	r3, [pc, #168]	; (8001f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e74:	f7ff f9c8 	bl	8001208 <HAL_PWREx_GetVoltageRange>
 8001e78:	6178      	str	r0, [r7, #20]
 8001e7a:	e014      	b.n	8001ea6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e7c:	4b25      	ldr	r3, [pc, #148]	; (8001f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e80:	4a24      	ldr	r2, [pc, #144]	; (8001f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e86:	6593      	str	r3, [r2, #88]	; 0x58
 8001e88:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e94:	f7ff f9b8 	bl	8001208 <HAL_PWREx_GetVoltageRange>
 8001e98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e9a:	4b1e      	ldr	r3, [pc, #120]	; (8001f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e9e:	4a1d      	ldr	r2, [pc, #116]	; (8001f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ea4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eac:	d10b      	bne.n	8001ec6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b80      	cmp	r3, #128	; 0x80
 8001eb2:	d919      	bls.n	8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2ba0      	cmp	r3, #160	; 0xa0
 8001eb8:	d902      	bls.n	8001ec0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001eba:	2302      	movs	r3, #2
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	e013      	b.n	8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	e010      	b.n	8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b80      	cmp	r3, #128	; 0x80
 8001eca:	d902      	bls.n	8001ed2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001ecc:	2303      	movs	r3, #3
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	e00a      	b.n	8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b80      	cmp	r3, #128	; 0x80
 8001ed6:	d102      	bne.n	8001ede <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ed8:	2302      	movs	r3, #2
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	e004      	b.n	8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b70      	cmp	r3, #112	; 0x70
 8001ee2:	d101      	bne.n	8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f023 0207 	bic.w	r2, r3, #7
 8001ef0:	4909      	ldr	r1, [pc, #36]	; (8001f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ef8:	4b07      	ldr	r3, [pc, #28]	; (8001f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d001      	beq.n	8001f0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3718      	adds	r7, #24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40021000 	.word	0x40021000
 8001f18:	40022000 	.word	0x40022000

08001f1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f24:	2300      	movs	r3, #0
 8001f26:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f28:	2300      	movs	r3, #0
 8001f2a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d031      	beq.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f3c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f40:	d01a      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001f42:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f46:	d814      	bhi.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d009      	beq.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001f50:	d10f      	bne.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001f52:	4bac      	ldr	r3, [pc, #688]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	4aab      	ldr	r2, [pc, #684]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f5c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f5e:	e00c      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3304      	adds	r3, #4
 8001f64:	2100      	movs	r1, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f000 f9dc 	bl	8002324 <RCCEx_PLLSAI1_Config>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f70:	e003      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	74fb      	strb	r3, [r7, #19]
      break;
 8001f76:	e000      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8001f78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f7a:	7cfb      	ldrb	r3, [r7, #19]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10b      	bne.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f80:	4ba0      	ldr	r3, [pc, #640]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f8e:	499d      	ldr	r1, [pc, #628]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f96:	e001      	b.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f98:	7cfb      	ldrb	r3, [r7, #19]
 8001f9a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f000 8099 	beq.w	80020dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001faa:	2300      	movs	r3, #0
 8001fac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001fae:	4b95      	ldr	r3, [pc, #596]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d00d      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fc4:	4b8f      	ldr	r3, [pc, #572]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fc8:	4a8e      	ldr	r2, [pc, #568]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fce:	6593      	str	r3, [r2, #88]	; 0x58
 8001fd0:	4b8c      	ldr	r3, [pc, #560]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fe0:	4b89      	ldr	r3, [pc, #548]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a88      	ldr	r2, [pc, #544]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fec:	f7fe fe64 	bl	8000cb8 <HAL_GetTick>
 8001ff0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001ff2:	e009      	b.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff4:	f7fe fe60 	bl	8000cb8 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d902      	bls.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	74fb      	strb	r3, [r7, #19]
        break;
 8002006:	e005      	b.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002008:	4b7f      	ldr	r3, [pc, #508]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002010:	2b00      	cmp	r3, #0
 8002012:	d0ef      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002014:	7cfb      	ldrb	r3, [r7, #19]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d155      	bne.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800201a:	4b7a      	ldr	r3, [pc, #488]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800201c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002020:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002024:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d01e      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	429a      	cmp	r2, r3
 8002034:	d019      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002036:	4b73      	ldr	r3, [pc, #460]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800203c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002040:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002042:	4b70      	ldr	r3, [pc, #448]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002048:	4a6e      	ldr	r2, [pc, #440]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800204a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800204e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002052:	4b6c      	ldr	r3, [pc, #432]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002058:	4a6a      	ldr	r2, [pc, #424]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800205a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002062:	4a68      	ldr	r2, [pc, #416]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b00      	cmp	r3, #0
 8002072:	d016      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7fe fe20 	bl	8000cb8 <HAL_GetTick>
 8002078:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800207a:	e00b      	b.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800207c:	f7fe fe1c 	bl	8000cb8 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	f241 3288 	movw	r2, #5000	; 0x1388
 800208a:	4293      	cmp	r3, r2
 800208c:	d902      	bls.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	74fb      	strb	r3, [r7, #19]
            break;
 8002092:	e006      	b.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002094:	4b5b      	ldr	r3, [pc, #364]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d0ec      	beq.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80020a2:	7cfb      	ldrb	r3, [r7, #19]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10b      	bne.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020a8:	4b56      	ldr	r3, [pc, #344]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80020aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020b6:	4953      	ldr	r1, [pc, #332]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80020be:	e004      	b.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80020c0:	7cfb      	ldrb	r3, [r7, #19]
 80020c2:	74bb      	strb	r3, [r7, #18]
 80020c4:	e001      	b.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020c6:	7cfb      	ldrb	r3, [r7, #19]
 80020c8:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020ca:	7c7b      	ldrb	r3, [r7, #17]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d105      	bne.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020d0:	4b4c      	ldr	r3, [pc, #304]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80020d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d4:	4a4b      	ldr	r2, [pc, #300]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80020d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020da:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00a      	beq.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020e8:	4b46      	ldr	r3, [pc, #280]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80020ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ee:	f023 0203 	bic.w	r2, r3, #3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	4943      	ldr	r1, [pc, #268]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d00a      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800210a:	4b3e      	ldr	r3, [pc, #248]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800210c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002110:	f023 020c 	bic.w	r2, r3, #12
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002118:	493a      	ldr	r1, [pc, #232]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800211a:	4313      	orrs	r3, r2
 800211c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0320 	and.w	r3, r3, #32
 8002128:	2b00      	cmp	r3, #0
 800212a:	d00a      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800212c:	4b35      	ldr	r3, [pc, #212]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800212e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002132:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213a:	4932      	ldr	r1, [pc, #200]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800213c:	4313      	orrs	r3, r2
 800213e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00a      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800214e:	4b2d      	ldr	r3, [pc, #180]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002154:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800215c:	4929      	ldr	r1, [pc, #164]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800215e:	4313      	orrs	r3, r2
 8002160:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800216c:	2b00      	cmp	r3, #0
 800216e:	d00a      	beq.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002176:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217e:	4921      	ldr	r1, [pc, #132]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002180:	4313      	orrs	r3, r2
 8002182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00a      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002192:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002198:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a0:	4918      	ldr	r1, [pc, #96]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00a      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021b4:	4b13      	ldr	r3, [pc, #76]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	4910      	ldr	r1, [pc, #64]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d02c      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021d6:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	4907      	ldr	r1, [pc, #28]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021f4:	d10a      	bne.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021f6:	4b03      	ldr	r3, [pc, #12]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	4a02      	ldr	r2, [pc, #8]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002200:	60d3      	str	r3, [r2, #12]
 8002202:	e015      	b.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002204:	40021000 	.word	0x40021000
 8002208:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002210:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002214:	d10c      	bne.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3304      	adds	r3, #4
 800221a:	2101      	movs	r1, #1
 800221c:	4618      	mov	r0, r3
 800221e:	f000 f881 	bl	8002324 <RCCEx_PLLSAI1_Config>
 8002222:	4603      	mov	r3, r0
 8002224:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002226:	7cfb      	ldrb	r3, [r7, #19]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 800222c:	7cfb      	ldrb	r3, [r7, #19]
 800222e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d028      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800223c:	4b30      	ldr	r3, [pc, #192]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800223e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002242:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224a:	492d      	ldr	r1, [pc, #180]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800224c:	4313      	orrs	r3, r2
 800224e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800225a:	d106      	bne.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800225c:	4b28      	ldr	r3, [pc, #160]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	4a27      	ldr	r2, [pc, #156]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002262:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002266:	60d3      	str	r3, [r2, #12]
 8002268:	e011      	b.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002272:	d10c      	bne.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	3304      	adds	r3, #4
 8002278:	2101      	movs	r1, #1
 800227a:	4618      	mov	r0, r3
 800227c:	f000 f852 	bl	8002324 <RCCEx_PLLSAI1_Config>
 8002280:	4603      	mov	r3, r0
 8002282:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002284:	7cfb      	ldrb	r3, [r7, #19]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800228a:	7cfb      	ldrb	r3, [r7, #19]
 800228c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d01c      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800229a:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800229c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022a8:	4915      	ldr	r1, [pc, #84]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022b8:	d10c      	bne.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3304      	adds	r3, #4
 80022be:	2102      	movs	r1, #2
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 f82f 	bl	8002324 <RCCEx_PLLSAI1_Config>
 80022c6:	4603      	mov	r3, r0
 80022c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022ca:	7cfb      	ldrb	r3, [r7, #19]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80022d0:	7cfb      	ldrb	r3, [r7, #19]
 80022d2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00a      	beq.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80022e0:	4b07      	ldr	r3, [pc, #28]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80022e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ee:	4904      	ldr	r1, [pc, #16]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80022f6:	7cbb      	ldrb	r3, [r7, #18]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40021000 	.word	0x40021000

08002304 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002308:	4b05      	ldr	r3, [pc, #20]	; (8002320 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a04      	ldr	r2, [pc, #16]	; (8002320 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800230e:	f043 0304 	orr.w	r3, r3, #4
 8002312:	6013      	str	r3, [r2, #0]
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000

08002324 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002332:	4b74      	ldr	r3, [pc, #464]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	f003 0303 	and.w	r3, r3, #3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d018      	beq.n	8002370 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800233e:	4b71      	ldr	r3, [pc, #452]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	f003 0203 	and.w	r2, r3, #3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	429a      	cmp	r2, r3
 800234c:	d10d      	bne.n	800236a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
       ||
 8002352:	2b00      	cmp	r3, #0
 8002354:	d009      	beq.n	800236a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002356:	4b6b      	ldr	r3, [pc, #428]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	091b      	lsrs	r3, r3, #4
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
       ||
 8002366:	429a      	cmp	r2, r3
 8002368:	d047      	beq.n	80023fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	73fb      	strb	r3, [r7, #15]
 800236e:	e044      	b.n	80023fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b03      	cmp	r3, #3
 8002376:	d018      	beq.n	80023aa <RCCEx_PLLSAI1_Config+0x86>
 8002378:	2b03      	cmp	r3, #3
 800237a:	d825      	bhi.n	80023c8 <RCCEx_PLLSAI1_Config+0xa4>
 800237c:	2b01      	cmp	r3, #1
 800237e:	d002      	beq.n	8002386 <RCCEx_PLLSAI1_Config+0x62>
 8002380:	2b02      	cmp	r3, #2
 8002382:	d009      	beq.n	8002398 <RCCEx_PLLSAI1_Config+0x74>
 8002384:	e020      	b.n	80023c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002386:	4b5f      	ldr	r3, [pc, #380]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d11d      	bne.n	80023ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002396:	e01a      	b.n	80023ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002398:	4b5a      	ldr	r3, [pc, #360]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d116      	bne.n	80023d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023a8:	e013      	b.n	80023d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80023aa:	4b56      	ldr	r3, [pc, #344]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10f      	bne.n	80023d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80023b6:	4b53      	ldr	r3, [pc, #332]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d109      	bne.n	80023d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80023c6:	e006      	b.n	80023d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	73fb      	strb	r3, [r7, #15]
      break;
 80023cc:	e004      	b.n	80023d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80023ce:	bf00      	nop
 80023d0:	e002      	b.n	80023d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80023d2:	bf00      	nop
 80023d4:	e000      	b.n	80023d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80023d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10d      	bne.n	80023fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80023de:	4b49      	ldr	r3, [pc, #292]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6819      	ldr	r1, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	430b      	orrs	r3, r1
 80023f4:	4943      	ldr	r1, [pc, #268]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d17c      	bne.n	80024fa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002400:	4b40      	ldr	r3, [pc, #256]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a3f      	ldr	r2, [pc, #252]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002406:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800240a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800240c:	f7fe fc54 	bl	8000cb8 <HAL_GetTick>
 8002410:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002412:	e009      	b.n	8002428 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002414:	f7fe fc50 	bl	8000cb8 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d902      	bls.n	8002428 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	73fb      	strb	r3, [r7, #15]
        break;
 8002426:	e005      	b.n	8002434 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002428:	4b36      	ldr	r3, [pc, #216]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1ef      	bne.n	8002414 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d15f      	bne.n	80024fa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d110      	bne.n	8002462 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002440:	4b30      	ldr	r3, [pc, #192]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002448:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6892      	ldr	r2, [r2, #8]
 8002450:	0211      	lsls	r1, r2, #8
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	68d2      	ldr	r2, [r2, #12]
 8002456:	06d2      	lsls	r2, r2, #27
 8002458:	430a      	orrs	r2, r1
 800245a:	492a      	ldr	r1, [pc, #168]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800245c:	4313      	orrs	r3, r2
 800245e:	610b      	str	r3, [r1, #16]
 8002460:	e027      	b.n	80024b2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d112      	bne.n	800248e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002468:	4b26      	ldr	r3, [pc, #152]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800246a:	691b      	ldr	r3, [r3, #16]
 800246c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002470:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6892      	ldr	r2, [r2, #8]
 8002478:	0211      	lsls	r1, r2, #8
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6912      	ldr	r2, [r2, #16]
 800247e:	0852      	lsrs	r2, r2, #1
 8002480:	3a01      	subs	r2, #1
 8002482:	0552      	lsls	r2, r2, #21
 8002484:	430a      	orrs	r2, r1
 8002486:	491f      	ldr	r1, [pc, #124]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002488:	4313      	orrs	r3, r2
 800248a:	610b      	str	r3, [r1, #16]
 800248c:	e011      	b.n	80024b2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800248e:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002496:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6892      	ldr	r2, [r2, #8]
 800249e:	0211      	lsls	r1, r2, #8
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	6952      	ldr	r2, [r2, #20]
 80024a4:	0852      	lsrs	r2, r2, #1
 80024a6:	3a01      	subs	r2, #1
 80024a8:	0652      	lsls	r2, r2, #25
 80024aa:	430a      	orrs	r2, r1
 80024ac:	4915      	ldr	r1, [pc, #84]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80024b2:	4b14      	ldr	r3, [pc, #80]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a13      	ldr	r2, [pc, #76]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80024bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024be:	f7fe fbfb 	bl	8000cb8 <HAL_GetTick>
 80024c2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80024c4:	e009      	b.n	80024da <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024c6:	f7fe fbf7 	bl	8000cb8 <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d902      	bls.n	80024da <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	73fb      	strb	r3, [r7, #15]
          break;
 80024d8:	e005      	b.n	80024e6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80024da:	4b0a      	ldr	r3, [pc, #40]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0ef      	beq.n	80024c6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d106      	bne.n	80024fa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024ee:	691a      	ldr	r2, [r3, #16]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	4903      	ldr	r1, [pc, #12]	; (8002504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40021000 	.word	0x40021000

08002508 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e040      	b.n	800259c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800251e:	2b00      	cmp	r3, #0
 8002520:	d106      	bne.n	8002530 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7fe fa48 	bl	80009c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2224      	movs	r2, #36	; 0x24
 8002534:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0201 	bic.w	r2, r2, #1
 8002544:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 f98c 	bl	8002864 <UART_SetConfig>
 800254c:	4603      	mov	r3, r0
 800254e:	2b01      	cmp	r3, #1
 8002550:	d101      	bne.n	8002556 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e022      	b.n	800259c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	2b00      	cmp	r3, #0
 800255c:	d002      	beq.n	8002564 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 fb8c 	bl	8002c7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002572:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002582:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 fc13 	bl	8002dc0 <UART_CheckIdleState>
 800259a:	4603      	mov	r3, r0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b08a      	sub	sp, #40	; 0x28
 80025a8:	af02      	add	r7, sp, #8
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	4613      	mov	r3, r2
 80025b2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025b8:	2b20      	cmp	r3, #32
 80025ba:	f040 8081 	bne.w	80026c0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d002      	beq.n	80025ca <HAL_UART_Transmit+0x26>
 80025c4:	88fb      	ldrh	r3, [r7, #6]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e079      	b.n	80026c2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d101      	bne.n	80025dc <HAL_UART_Transmit+0x38>
 80025d8:	2302      	movs	r3, #2
 80025da:	e072      	b.n	80026c2 <HAL_UART_Transmit+0x11e>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2200      	movs	r2, #0
 80025e8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2221      	movs	r2, #33	; 0x21
 80025ee:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80025f0:	f7fe fb62 	bl	8000cb8 <HAL_GetTick>
 80025f4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	88fa      	ldrh	r2, [r7, #6]
 80025fa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	88fa      	ldrh	r2, [r7, #6]
 8002602:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800260e:	d108      	bne.n	8002622 <HAL_UART_Transmit+0x7e>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d104      	bne.n	8002622 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002618:	2300      	movs	r3, #0
 800261a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	61bb      	str	r3, [r7, #24]
 8002620:	e003      	b.n	800262a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002626:	2300      	movs	r3, #0
 8002628:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002632:	e02d      	b.n	8002690 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2200      	movs	r2, #0
 800263c:	2180      	movs	r1, #128	; 0x80
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 fc03 	bl	8002e4a <UART_WaitOnFlagUntilTimeout>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e039      	b.n	80026c2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d10b      	bne.n	800266c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	881a      	ldrh	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002660:	b292      	uxth	r2, r2
 8002662:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	3302      	adds	r3, #2
 8002668:	61bb      	str	r3, [r7, #24]
 800266a:	e008      	b.n	800267e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	781a      	ldrb	r2, [r3, #0]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	b292      	uxth	r2, r2
 8002676:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	3301      	adds	r3, #1
 800267c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002684:	b29b      	uxth	r3, r3
 8002686:	3b01      	subs	r3, #1
 8002688:	b29a      	uxth	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002696:	b29b      	uxth	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1cb      	bne.n	8002634 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	2200      	movs	r2, #0
 80026a4:	2140      	movs	r1, #64	; 0x40
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 fbcf 	bl	8002e4a <UART_WaitOnFlagUntilTimeout>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e005      	b.n	80026c2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2220      	movs	r2, #32
 80026ba:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80026bc:	2300      	movs	r3, #0
 80026be:	e000      	b.n	80026c2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80026c0:	2302      	movs	r3, #2
  }
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3720      	adds	r7, #32
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b08a      	sub	sp, #40	; 0x28
 80026ce:	af02      	add	r7, sp, #8
 80026d0:	60f8      	str	r0, [r7, #12]
 80026d2:	60b9      	str	r1, [r7, #8]
 80026d4:	603b      	str	r3, [r7, #0]
 80026d6:	4613      	mov	r3, r2
 80026d8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026de:	2b20      	cmp	r3, #32
 80026e0:	f040 80bb 	bne.w	800285a <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d002      	beq.n	80026f0 <HAL_UART_Receive+0x26>
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e0b3      	b.n	800285c <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d101      	bne.n	8002702 <HAL_UART_Receive+0x38>
 80026fe:	2302      	movs	r3, #2
 8002700:	e0ac      	b.n	800285c <HAL_UART_Receive+0x192>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2201      	movs	r2, #1
 8002706:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2222      	movs	r2, #34	; 0x22
 8002714:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002716:	f7fe facf 	bl	8000cb8 <HAL_GetTick>
 800271a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	88fa      	ldrh	r2, [r7, #6]
 8002720:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	88fa      	ldrh	r2, [r7, #6]
 8002728:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002734:	d10e      	bne.n	8002754 <HAL_UART_Receive+0x8a>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d105      	bne.n	800274a <HAL_UART_Receive+0x80>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002744:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002748:	e02d      	b.n	80027a6 <HAL_UART_Receive+0xdc>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	22ff      	movs	r2, #255	; 0xff
 800274e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002752:	e028      	b.n	80027a6 <HAL_UART_Receive+0xdc>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10d      	bne.n	8002778 <HAL_UART_Receive+0xae>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d104      	bne.n	800276e <HAL_UART_Receive+0xa4>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	22ff      	movs	r2, #255	; 0xff
 8002768:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800276c:	e01b      	b.n	80027a6 <HAL_UART_Receive+0xdc>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	227f      	movs	r2, #127	; 0x7f
 8002772:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002776:	e016      	b.n	80027a6 <HAL_UART_Receive+0xdc>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002780:	d10d      	bne.n	800279e <HAL_UART_Receive+0xd4>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d104      	bne.n	8002794 <HAL_UART_Receive+0xca>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	227f      	movs	r2, #127	; 0x7f
 800278e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002792:	e008      	b.n	80027a6 <HAL_UART_Receive+0xdc>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	223f      	movs	r2, #63	; 0x3f
 8002798:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800279c:	e003      	b.n	80027a6 <HAL_UART_Receive+0xdc>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80027ac:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027b6:	d108      	bne.n	80027ca <HAL_UART_Receive+0x100>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d104      	bne.n	80027ca <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	61bb      	str	r3, [r7, #24]
 80027c8:	e003      	b.n	80027d2 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80027da:	e033      	b.n	8002844 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	2200      	movs	r2, #0
 80027e4:	2120      	movs	r1, #32
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fb2f 	bl	8002e4a <UART_WaitOnFlagUntilTimeout>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e032      	b.n	800285c <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10c      	bne.n	8002816 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002802:	b29a      	uxth	r2, r3
 8002804:	8a7b      	ldrh	r3, [r7, #18]
 8002806:	4013      	ands	r3, r2
 8002808:	b29a      	uxth	r2, r3
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	3302      	adds	r3, #2
 8002812:	61bb      	str	r3, [r7, #24]
 8002814:	e00d      	b.n	8002832 <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800281c:	b29b      	uxth	r3, r3
 800281e:	b2da      	uxtb	r2, r3
 8002820:	8a7b      	ldrh	r3, [r7, #18]
 8002822:	b2db      	uxtb	r3, r3
 8002824:	4013      	ands	r3, r2
 8002826:	b2da      	uxtb	r2, r3
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	3301      	adds	r3, #1
 8002830:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002838:	b29b      	uxth	r3, r3
 800283a:	3b01      	subs	r3, #1
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800284a:	b29b      	uxth	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1c5      	bne.n	80027dc <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2220      	movs	r2, #32
 8002854:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002856:	2300      	movs	r3, #0
 8002858:	e000      	b.n	800285c <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 800285a:	2302      	movs	r3, #2
  }
}
 800285c:	4618      	mov	r0, r3
 800285e:	3720      	adds	r7, #32
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002864:	b5b0      	push	{r4, r5, r7, lr}
 8002866:	b088      	sub	sp, #32
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800286c:	2300      	movs	r3, #0
 800286e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	4313      	orrs	r3, r2
 8002886:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4baf      	ldr	r3, [pc, #700]	; (8002b4c <UART_SetConfig+0x2e8>)
 8002890:	4013      	ands	r3, r2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	69f9      	ldr	r1, [r7, #28]
 8002898:	430b      	orrs	r3, r1
 800289a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4aa4      	ldr	r2, [pc, #656]	; (8002b50 <UART_SetConfig+0x2ec>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d004      	beq.n	80028cc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	69fa      	ldr	r2, [r7, #28]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	69fa      	ldr	r2, [r7, #28]
 80028dc:	430a      	orrs	r2, r1
 80028de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a9b      	ldr	r2, [pc, #620]	; (8002b54 <UART_SetConfig+0x2f0>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d121      	bne.n	800292e <UART_SetConfig+0xca>
 80028ea:	4b9b      	ldr	r3, [pc, #620]	; (8002b58 <UART_SetConfig+0x2f4>)
 80028ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f0:	f003 0303 	and.w	r3, r3, #3
 80028f4:	2b03      	cmp	r3, #3
 80028f6:	d817      	bhi.n	8002928 <UART_SetConfig+0xc4>
 80028f8:	a201      	add	r2, pc, #4	; (adr r2, 8002900 <UART_SetConfig+0x9c>)
 80028fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fe:	bf00      	nop
 8002900:	08002911 	.word	0x08002911
 8002904:	0800291d 	.word	0x0800291d
 8002908:	08002917 	.word	0x08002917
 800290c:	08002923 	.word	0x08002923
 8002910:	2301      	movs	r3, #1
 8002912:	76fb      	strb	r3, [r7, #27]
 8002914:	e070      	b.n	80029f8 <UART_SetConfig+0x194>
 8002916:	2302      	movs	r3, #2
 8002918:	76fb      	strb	r3, [r7, #27]
 800291a:	e06d      	b.n	80029f8 <UART_SetConfig+0x194>
 800291c:	2304      	movs	r3, #4
 800291e:	76fb      	strb	r3, [r7, #27]
 8002920:	e06a      	b.n	80029f8 <UART_SetConfig+0x194>
 8002922:	2308      	movs	r3, #8
 8002924:	76fb      	strb	r3, [r7, #27]
 8002926:	e067      	b.n	80029f8 <UART_SetConfig+0x194>
 8002928:	2310      	movs	r3, #16
 800292a:	76fb      	strb	r3, [r7, #27]
 800292c:	e064      	b.n	80029f8 <UART_SetConfig+0x194>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a8a      	ldr	r2, [pc, #552]	; (8002b5c <UART_SetConfig+0x2f8>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d132      	bne.n	800299e <UART_SetConfig+0x13a>
 8002938:	4b87      	ldr	r3, [pc, #540]	; (8002b58 <UART_SetConfig+0x2f4>)
 800293a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800293e:	f003 030c 	and.w	r3, r3, #12
 8002942:	2b0c      	cmp	r3, #12
 8002944:	d828      	bhi.n	8002998 <UART_SetConfig+0x134>
 8002946:	a201      	add	r2, pc, #4	; (adr r2, 800294c <UART_SetConfig+0xe8>)
 8002948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294c:	08002981 	.word	0x08002981
 8002950:	08002999 	.word	0x08002999
 8002954:	08002999 	.word	0x08002999
 8002958:	08002999 	.word	0x08002999
 800295c:	0800298d 	.word	0x0800298d
 8002960:	08002999 	.word	0x08002999
 8002964:	08002999 	.word	0x08002999
 8002968:	08002999 	.word	0x08002999
 800296c:	08002987 	.word	0x08002987
 8002970:	08002999 	.word	0x08002999
 8002974:	08002999 	.word	0x08002999
 8002978:	08002999 	.word	0x08002999
 800297c:	08002993 	.word	0x08002993
 8002980:	2300      	movs	r3, #0
 8002982:	76fb      	strb	r3, [r7, #27]
 8002984:	e038      	b.n	80029f8 <UART_SetConfig+0x194>
 8002986:	2302      	movs	r3, #2
 8002988:	76fb      	strb	r3, [r7, #27]
 800298a:	e035      	b.n	80029f8 <UART_SetConfig+0x194>
 800298c:	2304      	movs	r3, #4
 800298e:	76fb      	strb	r3, [r7, #27]
 8002990:	e032      	b.n	80029f8 <UART_SetConfig+0x194>
 8002992:	2308      	movs	r3, #8
 8002994:	76fb      	strb	r3, [r7, #27]
 8002996:	e02f      	b.n	80029f8 <UART_SetConfig+0x194>
 8002998:	2310      	movs	r3, #16
 800299a:	76fb      	strb	r3, [r7, #27]
 800299c:	e02c      	b.n	80029f8 <UART_SetConfig+0x194>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a6b      	ldr	r2, [pc, #428]	; (8002b50 <UART_SetConfig+0x2ec>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d125      	bne.n	80029f4 <UART_SetConfig+0x190>
 80029a8:	4b6b      	ldr	r3, [pc, #428]	; (8002b58 <UART_SetConfig+0x2f4>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ae:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80029b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80029b6:	d017      	beq.n	80029e8 <UART_SetConfig+0x184>
 80029b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80029bc:	d817      	bhi.n	80029ee <UART_SetConfig+0x18a>
 80029be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029c2:	d00b      	beq.n	80029dc <UART_SetConfig+0x178>
 80029c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029c8:	d811      	bhi.n	80029ee <UART_SetConfig+0x18a>
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <UART_SetConfig+0x172>
 80029ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029d2:	d006      	beq.n	80029e2 <UART_SetConfig+0x17e>
 80029d4:	e00b      	b.n	80029ee <UART_SetConfig+0x18a>
 80029d6:	2300      	movs	r3, #0
 80029d8:	76fb      	strb	r3, [r7, #27]
 80029da:	e00d      	b.n	80029f8 <UART_SetConfig+0x194>
 80029dc:	2302      	movs	r3, #2
 80029de:	76fb      	strb	r3, [r7, #27]
 80029e0:	e00a      	b.n	80029f8 <UART_SetConfig+0x194>
 80029e2:	2304      	movs	r3, #4
 80029e4:	76fb      	strb	r3, [r7, #27]
 80029e6:	e007      	b.n	80029f8 <UART_SetConfig+0x194>
 80029e8:	2308      	movs	r3, #8
 80029ea:	76fb      	strb	r3, [r7, #27]
 80029ec:	e004      	b.n	80029f8 <UART_SetConfig+0x194>
 80029ee:	2310      	movs	r3, #16
 80029f0:	76fb      	strb	r3, [r7, #27]
 80029f2:	e001      	b.n	80029f8 <UART_SetConfig+0x194>
 80029f4:	2310      	movs	r3, #16
 80029f6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a54      	ldr	r2, [pc, #336]	; (8002b50 <UART_SetConfig+0x2ec>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d173      	bne.n	8002aea <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002a02:	7efb      	ldrb	r3, [r7, #27]
 8002a04:	2b08      	cmp	r3, #8
 8002a06:	d824      	bhi.n	8002a52 <UART_SetConfig+0x1ee>
 8002a08:	a201      	add	r2, pc, #4	; (adr r2, 8002a10 <UART_SetConfig+0x1ac>)
 8002a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0e:	bf00      	nop
 8002a10:	08002a35 	.word	0x08002a35
 8002a14:	08002a53 	.word	0x08002a53
 8002a18:	08002a3d 	.word	0x08002a3d
 8002a1c:	08002a53 	.word	0x08002a53
 8002a20:	08002a43 	.word	0x08002a43
 8002a24:	08002a53 	.word	0x08002a53
 8002a28:	08002a53 	.word	0x08002a53
 8002a2c:	08002a53 	.word	0x08002a53
 8002a30:	08002a4b 	.word	0x08002a4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a34:	f7ff f9e6 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8002a38:	6178      	str	r0, [r7, #20]
        break;
 8002a3a:	e00f      	b.n	8002a5c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a3c:	4b48      	ldr	r3, [pc, #288]	; (8002b60 <UART_SetConfig+0x2fc>)
 8002a3e:	617b      	str	r3, [r7, #20]
        break;
 8002a40:	e00c      	b.n	8002a5c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a42:	f7ff f947 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8002a46:	6178      	str	r0, [r7, #20]
        break;
 8002a48:	e008      	b.n	8002a5c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a4e:	617b      	str	r3, [r7, #20]
        break;
 8002a50:	e004      	b.n	8002a5c <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	76bb      	strb	r3, [r7, #26]
        break;
 8002a5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 80fe 	beq.w	8002c60 <UART_SetConfig+0x3fc>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	4413      	add	r3, r2
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d305      	bcc.n	8002a80 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002a7a:	697a      	ldr	r2, [r7, #20]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d902      	bls.n	8002a86 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	76bb      	strb	r3, [r7, #26]
 8002a84:	e0ec      	b.n	8002c60 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f04f 0100 	mov.w	r1, #0
 8002a8e:	f04f 0200 	mov.w	r2, #0
 8002a92:	f04f 0300 	mov.w	r3, #0
 8002a96:	020b      	lsls	r3, r1, #8
 8002a98:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002a9c:	0202      	lsls	r2, r0, #8
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	6849      	ldr	r1, [r1, #4]
 8002aa2:	0849      	lsrs	r1, r1, #1
 8002aa4:	4608      	mov	r0, r1
 8002aa6:	f04f 0100 	mov.w	r1, #0
 8002aaa:	1814      	adds	r4, r2, r0
 8002aac:	eb43 0501 	adc.w	r5, r3, r1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	4620      	mov	r0, r4
 8002abc:	4629      	mov	r1, r5
 8002abe:	f7fd fbf7 	bl	80002b0 <__aeabi_uldivmod>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ad0:	d308      	bcc.n	8002ae4 <UART_SetConfig+0x280>
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ad8:	d204      	bcs.n	8002ae4 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	60da      	str	r2, [r3, #12]
 8002ae2:	e0bd      	b.n	8002c60 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	76bb      	strb	r3, [r7, #26]
 8002ae8:	e0ba      	b.n	8002c60 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002af2:	d168      	bne.n	8002bc6 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 8002af4:	7efb      	ldrb	r3, [r7, #27]
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d834      	bhi.n	8002b64 <UART_SetConfig+0x300>
 8002afa:	a201      	add	r2, pc, #4	; (adr r2, 8002b00 <UART_SetConfig+0x29c>)
 8002afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b00:	08002b25 	.word	0x08002b25
 8002b04:	08002b2d 	.word	0x08002b2d
 8002b08:	08002b35 	.word	0x08002b35
 8002b0c:	08002b65 	.word	0x08002b65
 8002b10:	08002b3b 	.word	0x08002b3b
 8002b14:	08002b65 	.word	0x08002b65
 8002b18:	08002b65 	.word	0x08002b65
 8002b1c:	08002b65 	.word	0x08002b65
 8002b20:	08002b43 	.word	0x08002b43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b24:	f7ff f96e 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8002b28:	6178      	str	r0, [r7, #20]
        break;
 8002b2a:	e020      	b.n	8002b6e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b2c:	f7ff f980 	bl	8001e30 <HAL_RCC_GetPCLK2Freq>
 8002b30:	6178      	str	r0, [r7, #20]
        break;
 8002b32:	e01c      	b.n	8002b6e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b34:	4b0a      	ldr	r3, [pc, #40]	; (8002b60 <UART_SetConfig+0x2fc>)
 8002b36:	617b      	str	r3, [r7, #20]
        break;
 8002b38:	e019      	b.n	8002b6e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b3a:	f7ff f8cb 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8002b3e:	6178      	str	r0, [r7, #20]
        break;
 8002b40:	e015      	b.n	8002b6e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b46:	617b      	str	r3, [r7, #20]
        break;
 8002b48:	e011      	b.n	8002b6e <UART_SetConfig+0x30a>
 8002b4a:	bf00      	nop
 8002b4c:	efff69f3 	.word	0xefff69f3
 8002b50:	40008000 	.word	0x40008000
 8002b54:	40013800 	.word	0x40013800
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40004400 	.word	0x40004400
 8002b60:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	76bb      	strb	r3, [r7, #26]
        break;
 8002b6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d075      	beq.n	8002c60 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	005a      	lsls	r2, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	085b      	lsrs	r3, r3, #1
 8002b7e:	441a      	add	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	2b0f      	cmp	r3, #15
 8002b90:	d916      	bls.n	8002bc0 <UART_SetConfig+0x35c>
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b98:	d212      	bcs.n	8002bc0 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	f023 030f 	bic.w	r3, r3, #15
 8002ba2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	085b      	lsrs	r3, r3, #1
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	89fb      	ldrh	r3, [r7, #14]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	89fa      	ldrh	r2, [r7, #14]
 8002bbc:	60da      	str	r2, [r3, #12]
 8002bbe:	e04f      	b.n	8002c60 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	76bb      	strb	r3, [r7, #26]
 8002bc4:	e04c      	b.n	8002c60 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002bc6:	7efb      	ldrb	r3, [r7, #27]
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d828      	bhi.n	8002c1e <UART_SetConfig+0x3ba>
 8002bcc:	a201      	add	r2, pc, #4	; (adr r2, 8002bd4 <UART_SetConfig+0x370>)
 8002bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd2:	bf00      	nop
 8002bd4:	08002bf9 	.word	0x08002bf9
 8002bd8:	08002c01 	.word	0x08002c01
 8002bdc:	08002c09 	.word	0x08002c09
 8002be0:	08002c1f 	.word	0x08002c1f
 8002be4:	08002c0f 	.word	0x08002c0f
 8002be8:	08002c1f 	.word	0x08002c1f
 8002bec:	08002c1f 	.word	0x08002c1f
 8002bf0:	08002c1f 	.word	0x08002c1f
 8002bf4:	08002c17 	.word	0x08002c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002bf8:	f7ff f904 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8002bfc:	6178      	str	r0, [r7, #20]
        break;
 8002bfe:	e013      	b.n	8002c28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c00:	f7ff f916 	bl	8001e30 <HAL_RCC_GetPCLK2Freq>
 8002c04:	6178      	str	r0, [r7, #20]
        break;
 8002c06:	e00f      	b.n	8002c28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c08:	4b1b      	ldr	r3, [pc, #108]	; (8002c78 <UART_SetConfig+0x414>)
 8002c0a:	617b      	str	r3, [r7, #20]
        break;
 8002c0c:	e00c      	b.n	8002c28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c0e:	f7ff f861 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8002c12:	6178      	str	r0, [r7, #20]
        break;
 8002c14:	e008      	b.n	8002c28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c1a:	617b      	str	r3, [r7, #20]
        break;
 8002c1c:	e004      	b.n	8002c28 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	76bb      	strb	r3, [r7, #26]
        break;
 8002c26:	bf00      	nop
    }

    if (pclk != 0U)
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d018      	beq.n	8002c60 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	085a      	lsrs	r2, r3, #1
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	441a      	add	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	2b0f      	cmp	r3, #15
 8002c48:	d908      	bls.n	8002c5c <UART_SetConfig+0x3f8>
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c50:	d204      	bcs.n	8002c5c <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	60da      	str	r2, [r3, #12]
 8002c5a:	e001      	b.n	8002c60 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002c6c:	7ebb      	ldrb	r3, [r7, #26]
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3720      	adds	r7, #32
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bdb0      	pop	{r4, r5, r7, pc}
 8002c76:	bf00      	nop
 8002c78:	00f42400 	.word	0x00f42400

08002c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00a      	beq.n	8002ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00a      	beq.n	8002cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00a      	beq.n	8002cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00a      	beq.n	8002d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d10:	f003 0310 	and.w	r3, r3, #16
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00a      	beq.n	8002d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f003 0320 	and.w	r3, r3, #32
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00a      	beq.n	8002d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d01a      	beq.n	8002d92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d7a:	d10a      	bne.n	8002d92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	605a      	str	r2, [r3, #4]
  }
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002dce:	f7fd ff73 	bl	8000cb8 <HAL_GetTick>
 8002dd2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d10e      	bne.n	8002e00 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002de2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f000 f82a 	bl	8002e4a <UART_WaitOnFlagUntilTimeout>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e020      	b.n	8002e42 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	d10e      	bne.n	8002e2c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e0e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f814 	bl	8002e4a <UART_WaitOnFlagUntilTimeout>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e00a      	b.n	8002e42 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2220      	movs	r2, #32
 8002e36:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b084      	sub	sp, #16
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	4613      	mov	r3, r2
 8002e58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e5a:	e05d      	b.n	8002f18 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e62:	d059      	beq.n	8002f18 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e64:	f7fd ff28 	bl	8000cb8 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d302      	bcc.n	8002e7a <UART_WaitOnFlagUntilTimeout+0x30>
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d11b      	bne.n	8002eb2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002e88:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0201 	bic.w	r2, r2, #1
 8002e98:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e042      	b.n	8002f38 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d02b      	beq.n	8002f18 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002eca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ece:	d123      	bne.n	8002f18 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ed8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002ee8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0201 	bic.w	r2, r2, #1
 8002ef8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2220      	movs	r2, #32
 8002efe:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2220      	movs	r2, #32
 8002f04:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e00f      	b.n	8002f38 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	69da      	ldr	r2, [r3, #28]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	4013      	ands	r3, r2
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	bf0c      	ite	eq
 8002f28:	2301      	moveq	r3, #1
 8002f2a:	2300      	movne	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	461a      	mov	r2, r3
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d092      	beq.n	8002e5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <__errno>:
 8002f40:	4b01      	ldr	r3, [pc, #4]	; (8002f48 <__errno+0x8>)
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20000034 	.word	0x20000034

08002f4c <__libc_init_array>:
 8002f4c:	b570      	push	{r4, r5, r6, lr}
 8002f4e:	4d0d      	ldr	r5, [pc, #52]	; (8002f84 <__libc_init_array+0x38>)
 8002f50:	4c0d      	ldr	r4, [pc, #52]	; (8002f88 <__libc_init_array+0x3c>)
 8002f52:	1b64      	subs	r4, r4, r5
 8002f54:	10a4      	asrs	r4, r4, #2
 8002f56:	2600      	movs	r6, #0
 8002f58:	42a6      	cmp	r6, r4
 8002f5a:	d109      	bne.n	8002f70 <__libc_init_array+0x24>
 8002f5c:	4d0b      	ldr	r5, [pc, #44]	; (8002f8c <__libc_init_array+0x40>)
 8002f5e:	4c0c      	ldr	r4, [pc, #48]	; (8002f90 <__libc_init_array+0x44>)
 8002f60:	f001 f844 	bl	8003fec <_init>
 8002f64:	1b64      	subs	r4, r4, r5
 8002f66:	10a4      	asrs	r4, r4, #2
 8002f68:	2600      	movs	r6, #0
 8002f6a:	42a6      	cmp	r6, r4
 8002f6c:	d105      	bne.n	8002f7a <__libc_init_array+0x2e>
 8002f6e:	bd70      	pop	{r4, r5, r6, pc}
 8002f70:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f74:	4798      	blx	r3
 8002f76:	3601      	adds	r6, #1
 8002f78:	e7ee      	b.n	8002f58 <__libc_init_array+0xc>
 8002f7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f7e:	4798      	blx	r3
 8002f80:	3601      	adds	r6, #1
 8002f82:	e7f2      	b.n	8002f6a <__libc_init_array+0x1e>
 8002f84:	08004100 	.word	0x08004100
 8002f88:	08004100 	.word	0x08004100
 8002f8c:	08004100 	.word	0x08004100
 8002f90:	08004104 	.word	0x08004104

08002f94 <memset>:
 8002f94:	4402      	add	r2, r0
 8002f96:	4603      	mov	r3, r0
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d100      	bne.n	8002f9e <memset+0xa>
 8002f9c:	4770      	bx	lr
 8002f9e:	f803 1b01 	strb.w	r1, [r3], #1
 8002fa2:	e7f9      	b.n	8002f98 <memset+0x4>

08002fa4 <iprintf>:
 8002fa4:	b40f      	push	{r0, r1, r2, r3}
 8002fa6:	4b0a      	ldr	r3, [pc, #40]	; (8002fd0 <iprintf+0x2c>)
 8002fa8:	b513      	push	{r0, r1, r4, lr}
 8002faa:	681c      	ldr	r4, [r3, #0]
 8002fac:	b124      	cbz	r4, 8002fb8 <iprintf+0x14>
 8002fae:	69a3      	ldr	r3, [r4, #24]
 8002fb0:	b913      	cbnz	r3, 8002fb8 <iprintf+0x14>
 8002fb2:	4620      	mov	r0, r4
 8002fb4:	f000 faae 	bl	8003514 <__sinit>
 8002fb8:	ab05      	add	r3, sp, #20
 8002fba:	9a04      	ldr	r2, [sp, #16]
 8002fbc:	68a1      	ldr	r1, [r4, #8]
 8002fbe:	9301      	str	r3, [sp, #4]
 8002fc0:	4620      	mov	r0, r4
 8002fc2:	f000 fc87 	bl	80038d4 <_vfiprintf_r>
 8002fc6:	b002      	add	sp, #8
 8002fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fcc:	b004      	add	sp, #16
 8002fce:	4770      	bx	lr
 8002fd0:	20000034 	.word	0x20000034

08002fd4 <setvbuf>:
 8002fd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002fd8:	461d      	mov	r5, r3
 8002fda:	4b5d      	ldr	r3, [pc, #372]	; (8003150 <setvbuf+0x17c>)
 8002fdc:	681f      	ldr	r7, [r3, #0]
 8002fde:	4604      	mov	r4, r0
 8002fe0:	460e      	mov	r6, r1
 8002fe2:	4690      	mov	r8, r2
 8002fe4:	b127      	cbz	r7, 8002ff0 <setvbuf+0x1c>
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	b913      	cbnz	r3, 8002ff0 <setvbuf+0x1c>
 8002fea:	4638      	mov	r0, r7
 8002fec:	f000 fa92 	bl	8003514 <__sinit>
 8002ff0:	4b58      	ldr	r3, [pc, #352]	; (8003154 <setvbuf+0x180>)
 8002ff2:	429c      	cmp	r4, r3
 8002ff4:	d167      	bne.n	80030c6 <setvbuf+0xf2>
 8002ff6:	687c      	ldr	r4, [r7, #4]
 8002ff8:	f1b8 0f02 	cmp.w	r8, #2
 8002ffc:	d006      	beq.n	800300c <setvbuf+0x38>
 8002ffe:	f1b8 0f01 	cmp.w	r8, #1
 8003002:	f200 809f 	bhi.w	8003144 <setvbuf+0x170>
 8003006:	2d00      	cmp	r5, #0
 8003008:	f2c0 809c 	blt.w	8003144 <setvbuf+0x170>
 800300c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800300e:	07db      	lsls	r3, r3, #31
 8003010:	d405      	bmi.n	800301e <setvbuf+0x4a>
 8003012:	89a3      	ldrh	r3, [r4, #12]
 8003014:	0598      	lsls	r0, r3, #22
 8003016:	d402      	bmi.n	800301e <setvbuf+0x4a>
 8003018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800301a:	f000 fb19 	bl	8003650 <__retarget_lock_acquire_recursive>
 800301e:	4621      	mov	r1, r4
 8003020:	4638      	mov	r0, r7
 8003022:	f000 f9e3 	bl	80033ec <_fflush_r>
 8003026:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003028:	b141      	cbz	r1, 800303c <setvbuf+0x68>
 800302a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800302e:	4299      	cmp	r1, r3
 8003030:	d002      	beq.n	8003038 <setvbuf+0x64>
 8003032:	4638      	mov	r0, r7
 8003034:	f000 fb7a 	bl	800372c <_free_r>
 8003038:	2300      	movs	r3, #0
 800303a:	6363      	str	r3, [r4, #52]	; 0x34
 800303c:	2300      	movs	r3, #0
 800303e:	61a3      	str	r3, [r4, #24]
 8003040:	6063      	str	r3, [r4, #4]
 8003042:	89a3      	ldrh	r3, [r4, #12]
 8003044:	0619      	lsls	r1, r3, #24
 8003046:	d503      	bpl.n	8003050 <setvbuf+0x7c>
 8003048:	6921      	ldr	r1, [r4, #16]
 800304a:	4638      	mov	r0, r7
 800304c:	f000 fb6e 	bl	800372c <_free_r>
 8003050:	89a3      	ldrh	r3, [r4, #12]
 8003052:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003056:	f023 0303 	bic.w	r3, r3, #3
 800305a:	f1b8 0f02 	cmp.w	r8, #2
 800305e:	81a3      	strh	r3, [r4, #12]
 8003060:	d06c      	beq.n	800313c <setvbuf+0x168>
 8003062:	ab01      	add	r3, sp, #4
 8003064:	466a      	mov	r2, sp
 8003066:	4621      	mov	r1, r4
 8003068:	4638      	mov	r0, r7
 800306a:	f000 faf3 	bl	8003654 <__swhatbuf_r>
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	4318      	orrs	r0, r3
 8003072:	81a0      	strh	r0, [r4, #12]
 8003074:	2d00      	cmp	r5, #0
 8003076:	d130      	bne.n	80030da <setvbuf+0x106>
 8003078:	9d00      	ldr	r5, [sp, #0]
 800307a:	4628      	mov	r0, r5
 800307c:	f000 fb4e 	bl	800371c <malloc>
 8003080:	4606      	mov	r6, r0
 8003082:	2800      	cmp	r0, #0
 8003084:	d155      	bne.n	8003132 <setvbuf+0x15e>
 8003086:	f8dd 9000 	ldr.w	r9, [sp]
 800308a:	45a9      	cmp	r9, r5
 800308c:	d14a      	bne.n	8003124 <setvbuf+0x150>
 800308e:	f04f 35ff 	mov.w	r5, #4294967295
 8003092:	2200      	movs	r2, #0
 8003094:	60a2      	str	r2, [r4, #8]
 8003096:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800309a:	6022      	str	r2, [r4, #0]
 800309c:	6122      	str	r2, [r4, #16]
 800309e:	2201      	movs	r2, #1
 80030a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030a4:	6162      	str	r2, [r4, #20]
 80030a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80030a8:	f043 0302 	orr.w	r3, r3, #2
 80030ac:	07d2      	lsls	r2, r2, #31
 80030ae:	81a3      	strh	r3, [r4, #12]
 80030b0:	d405      	bmi.n	80030be <setvbuf+0xea>
 80030b2:	f413 7f00 	tst.w	r3, #512	; 0x200
 80030b6:	d102      	bne.n	80030be <setvbuf+0xea>
 80030b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030ba:	f000 faca 	bl	8003652 <__retarget_lock_release_recursive>
 80030be:	4628      	mov	r0, r5
 80030c0:	b003      	add	sp, #12
 80030c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030c6:	4b24      	ldr	r3, [pc, #144]	; (8003158 <setvbuf+0x184>)
 80030c8:	429c      	cmp	r4, r3
 80030ca:	d101      	bne.n	80030d0 <setvbuf+0xfc>
 80030cc:	68bc      	ldr	r4, [r7, #8]
 80030ce:	e793      	b.n	8002ff8 <setvbuf+0x24>
 80030d0:	4b22      	ldr	r3, [pc, #136]	; (800315c <setvbuf+0x188>)
 80030d2:	429c      	cmp	r4, r3
 80030d4:	bf08      	it	eq
 80030d6:	68fc      	ldreq	r4, [r7, #12]
 80030d8:	e78e      	b.n	8002ff8 <setvbuf+0x24>
 80030da:	2e00      	cmp	r6, #0
 80030dc:	d0cd      	beq.n	800307a <setvbuf+0xa6>
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	b913      	cbnz	r3, 80030e8 <setvbuf+0x114>
 80030e2:	4638      	mov	r0, r7
 80030e4:	f000 fa16 	bl	8003514 <__sinit>
 80030e8:	f1b8 0f01 	cmp.w	r8, #1
 80030ec:	bf08      	it	eq
 80030ee:	89a3      	ldrheq	r3, [r4, #12]
 80030f0:	6026      	str	r6, [r4, #0]
 80030f2:	bf04      	itt	eq
 80030f4:	f043 0301 	orreq.w	r3, r3, #1
 80030f8:	81a3      	strheq	r3, [r4, #12]
 80030fa:	89a2      	ldrh	r2, [r4, #12]
 80030fc:	f012 0308 	ands.w	r3, r2, #8
 8003100:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003104:	d01c      	beq.n	8003140 <setvbuf+0x16c>
 8003106:	07d3      	lsls	r3, r2, #31
 8003108:	bf41      	itttt	mi
 800310a:	2300      	movmi	r3, #0
 800310c:	426d      	negmi	r5, r5
 800310e:	60a3      	strmi	r3, [r4, #8]
 8003110:	61a5      	strmi	r5, [r4, #24]
 8003112:	bf58      	it	pl
 8003114:	60a5      	strpl	r5, [r4, #8]
 8003116:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003118:	f015 0501 	ands.w	r5, r5, #1
 800311c:	d115      	bne.n	800314a <setvbuf+0x176>
 800311e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003122:	e7c8      	b.n	80030b6 <setvbuf+0xe2>
 8003124:	4648      	mov	r0, r9
 8003126:	f000 faf9 	bl	800371c <malloc>
 800312a:	4606      	mov	r6, r0
 800312c:	2800      	cmp	r0, #0
 800312e:	d0ae      	beq.n	800308e <setvbuf+0xba>
 8003130:	464d      	mov	r5, r9
 8003132:	89a3      	ldrh	r3, [r4, #12]
 8003134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003138:	81a3      	strh	r3, [r4, #12]
 800313a:	e7d0      	b.n	80030de <setvbuf+0x10a>
 800313c:	2500      	movs	r5, #0
 800313e:	e7a8      	b.n	8003092 <setvbuf+0xbe>
 8003140:	60a3      	str	r3, [r4, #8]
 8003142:	e7e8      	b.n	8003116 <setvbuf+0x142>
 8003144:	f04f 35ff 	mov.w	r5, #4294967295
 8003148:	e7b9      	b.n	80030be <setvbuf+0xea>
 800314a:	2500      	movs	r5, #0
 800314c:	e7b7      	b.n	80030be <setvbuf+0xea>
 800314e:	bf00      	nop
 8003150:	20000034 	.word	0x20000034
 8003154:	08004084 	.word	0x08004084
 8003158:	080040a4 	.word	0x080040a4
 800315c:	08004064 	.word	0x08004064

08003160 <__swbuf_r>:
 8003160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003162:	460e      	mov	r6, r1
 8003164:	4614      	mov	r4, r2
 8003166:	4605      	mov	r5, r0
 8003168:	b118      	cbz	r0, 8003172 <__swbuf_r+0x12>
 800316a:	6983      	ldr	r3, [r0, #24]
 800316c:	b90b      	cbnz	r3, 8003172 <__swbuf_r+0x12>
 800316e:	f000 f9d1 	bl	8003514 <__sinit>
 8003172:	4b21      	ldr	r3, [pc, #132]	; (80031f8 <__swbuf_r+0x98>)
 8003174:	429c      	cmp	r4, r3
 8003176:	d12b      	bne.n	80031d0 <__swbuf_r+0x70>
 8003178:	686c      	ldr	r4, [r5, #4]
 800317a:	69a3      	ldr	r3, [r4, #24]
 800317c:	60a3      	str	r3, [r4, #8]
 800317e:	89a3      	ldrh	r3, [r4, #12]
 8003180:	071a      	lsls	r2, r3, #28
 8003182:	d52f      	bpl.n	80031e4 <__swbuf_r+0x84>
 8003184:	6923      	ldr	r3, [r4, #16]
 8003186:	b36b      	cbz	r3, 80031e4 <__swbuf_r+0x84>
 8003188:	6923      	ldr	r3, [r4, #16]
 800318a:	6820      	ldr	r0, [r4, #0]
 800318c:	1ac0      	subs	r0, r0, r3
 800318e:	6963      	ldr	r3, [r4, #20]
 8003190:	b2f6      	uxtb	r6, r6
 8003192:	4283      	cmp	r3, r0
 8003194:	4637      	mov	r7, r6
 8003196:	dc04      	bgt.n	80031a2 <__swbuf_r+0x42>
 8003198:	4621      	mov	r1, r4
 800319a:	4628      	mov	r0, r5
 800319c:	f000 f926 	bl	80033ec <_fflush_r>
 80031a0:	bb30      	cbnz	r0, 80031f0 <__swbuf_r+0x90>
 80031a2:	68a3      	ldr	r3, [r4, #8]
 80031a4:	3b01      	subs	r3, #1
 80031a6:	60a3      	str	r3, [r4, #8]
 80031a8:	6823      	ldr	r3, [r4, #0]
 80031aa:	1c5a      	adds	r2, r3, #1
 80031ac:	6022      	str	r2, [r4, #0]
 80031ae:	701e      	strb	r6, [r3, #0]
 80031b0:	6963      	ldr	r3, [r4, #20]
 80031b2:	3001      	adds	r0, #1
 80031b4:	4283      	cmp	r3, r0
 80031b6:	d004      	beq.n	80031c2 <__swbuf_r+0x62>
 80031b8:	89a3      	ldrh	r3, [r4, #12]
 80031ba:	07db      	lsls	r3, r3, #31
 80031bc:	d506      	bpl.n	80031cc <__swbuf_r+0x6c>
 80031be:	2e0a      	cmp	r6, #10
 80031c0:	d104      	bne.n	80031cc <__swbuf_r+0x6c>
 80031c2:	4621      	mov	r1, r4
 80031c4:	4628      	mov	r0, r5
 80031c6:	f000 f911 	bl	80033ec <_fflush_r>
 80031ca:	b988      	cbnz	r0, 80031f0 <__swbuf_r+0x90>
 80031cc:	4638      	mov	r0, r7
 80031ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031d0:	4b0a      	ldr	r3, [pc, #40]	; (80031fc <__swbuf_r+0x9c>)
 80031d2:	429c      	cmp	r4, r3
 80031d4:	d101      	bne.n	80031da <__swbuf_r+0x7a>
 80031d6:	68ac      	ldr	r4, [r5, #8]
 80031d8:	e7cf      	b.n	800317a <__swbuf_r+0x1a>
 80031da:	4b09      	ldr	r3, [pc, #36]	; (8003200 <__swbuf_r+0xa0>)
 80031dc:	429c      	cmp	r4, r3
 80031de:	bf08      	it	eq
 80031e0:	68ec      	ldreq	r4, [r5, #12]
 80031e2:	e7ca      	b.n	800317a <__swbuf_r+0x1a>
 80031e4:	4621      	mov	r1, r4
 80031e6:	4628      	mov	r0, r5
 80031e8:	f000 f80c 	bl	8003204 <__swsetup_r>
 80031ec:	2800      	cmp	r0, #0
 80031ee:	d0cb      	beq.n	8003188 <__swbuf_r+0x28>
 80031f0:	f04f 37ff 	mov.w	r7, #4294967295
 80031f4:	e7ea      	b.n	80031cc <__swbuf_r+0x6c>
 80031f6:	bf00      	nop
 80031f8:	08004084 	.word	0x08004084
 80031fc:	080040a4 	.word	0x080040a4
 8003200:	08004064 	.word	0x08004064

08003204 <__swsetup_r>:
 8003204:	4b32      	ldr	r3, [pc, #200]	; (80032d0 <__swsetup_r+0xcc>)
 8003206:	b570      	push	{r4, r5, r6, lr}
 8003208:	681d      	ldr	r5, [r3, #0]
 800320a:	4606      	mov	r6, r0
 800320c:	460c      	mov	r4, r1
 800320e:	b125      	cbz	r5, 800321a <__swsetup_r+0x16>
 8003210:	69ab      	ldr	r3, [r5, #24]
 8003212:	b913      	cbnz	r3, 800321a <__swsetup_r+0x16>
 8003214:	4628      	mov	r0, r5
 8003216:	f000 f97d 	bl	8003514 <__sinit>
 800321a:	4b2e      	ldr	r3, [pc, #184]	; (80032d4 <__swsetup_r+0xd0>)
 800321c:	429c      	cmp	r4, r3
 800321e:	d10f      	bne.n	8003240 <__swsetup_r+0x3c>
 8003220:	686c      	ldr	r4, [r5, #4]
 8003222:	89a3      	ldrh	r3, [r4, #12]
 8003224:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003228:	0719      	lsls	r1, r3, #28
 800322a:	d42c      	bmi.n	8003286 <__swsetup_r+0x82>
 800322c:	06dd      	lsls	r5, r3, #27
 800322e:	d411      	bmi.n	8003254 <__swsetup_r+0x50>
 8003230:	2309      	movs	r3, #9
 8003232:	6033      	str	r3, [r6, #0]
 8003234:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003238:	81a3      	strh	r3, [r4, #12]
 800323a:	f04f 30ff 	mov.w	r0, #4294967295
 800323e:	e03e      	b.n	80032be <__swsetup_r+0xba>
 8003240:	4b25      	ldr	r3, [pc, #148]	; (80032d8 <__swsetup_r+0xd4>)
 8003242:	429c      	cmp	r4, r3
 8003244:	d101      	bne.n	800324a <__swsetup_r+0x46>
 8003246:	68ac      	ldr	r4, [r5, #8]
 8003248:	e7eb      	b.n	8003222 <__swsetup_r+0x1e>
 800324a:	4b24      	ldr	r3, [pc, #144]	; (80032dc <__swsetup_r+0xd8>)
 800324c:	429c      	cmp	r4, r3
 800324e:	bf08      	it	eq
 8003250:	68ec      	ldreq	r4, [r5, #12]
 8003252:	e7e6      	b.n	8003222 <__swsetup_r+0x1e>
 8003254:	0758      	lsls	r0, r3, #29
 8003256:	d512      	bpl.n	800327e <__swsetup_r+0x7a>
 8003258:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800325a:	b141      	cbz	r1, 800326e <__swsetup_r+0x6a>
 800325c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003260:	4299      	cmp	r1, r3
 8003262:	d002      	beq.n	800326a <__swsetup_r+0x66>
 8003264:	4630      	mov	r0, r6
 8003266:	f000 fa61 	bl	800372c <_free_r>
 800326a:	2300      	movs	r3, #0
 800326c:	6363      	str	r3, [r4, #52]	; 0x34
 800326e:	89a3      	ldrh	r3, [r4, #12]
 8003270:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003274:	81a3      	strh	r3, [r4, #12]
 8003276:	2300      	movs	r3, #0
 8003278:	6063      	str	r3, [r4, #4]
 800327a:	6923      	ldr	r3, [r4, #16]
 800327c:	6023      	str	r3, [r4, #0]
 800327e:	89a3      	ldrh	r3, [r4, #12]
 8003280:	f043 0308 	orr.w	r3, r3, #8
 8003284:	81a3      	strh	r3, [r4, #12]
 8003286:	6923      	ldr	r3, [r4, #16]
 8003288:	b94b      	cbnz	r3, 800329e <__swsetup_r+0x9a>
 800328a:	89a3      	ldrh	r3, [r4, #12]
 800328c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003290:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003294:	d003      	beq.n	800329e <__swsetup_r+0x9a>
 8003296:	4621      	mov	r1, r4
 8003298:	4630      	mov	r0, r6
 800329a:	f000 f9ff 	bl	800369c <__smakebuf_r>
 800329e:	89a0      	ldrh	r0, [r4, #12]
 80032a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80032a4:	f010 0301 	ands.w	r3, r0, #1
 80032a8:	d00a      	beq.n	80032c0 <__swsetup_r+0xbc>
 80032aa:	2300      	movs	r3, #0
 80032ac:	60a3      	str	r3, [r4, #8]
 80032ae:	6963      	ldr	r3, [r4, #20]
 80032b0:	425b      	negs	r3, r3
 80032b2:	61a3      	str	r3, [r4, #24]
 80032b4:	6923      	ldr	r3, [r4, #16]
 80032b6:	b943      	cbnz	r3, 80032ca <__swsetup_r+0xc6>
 80032b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80032bc:	d1ba      	bne.n	8003234 <__swsetup_r+0x30>
 80032be:	bd70      	pop	{r4, r5, r6, pc}
 80032c0:	0781      	lsls	r1, r0, #30
 80032c2:	bf58      	it	pl
 80032c4:	6963      	ldrpl	r3, [r4, #20]
 80032c6:	60a3      	str	r3, [r4, #8]
 80032c8:	e7f4      	b.n	80032b4 <__swsetup_r+0xb0>
 80032ca:	2000      	movs	r0, #0
 80032cc:	e7f7      	b.n	80032be <__swsetup_r+0xba>
 80032ce:	bf00      	nop
 80032d0:	20000034 	.word	0x20000034
 80032d4:	08004084 	.word	0x08004084
 80032d8:	080040a4 	.word	0x080040a4
 80032dc:	08004064 	.word	0x08004064

080032e0 <__sflush_r>:
 80032e0:	898a      	ldrh	r2, [r1, #12]
 80032e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032e6:	4605      	mov	r5, r0
 80032e8:	0710      	lsls	r0, r2, #28
 80032ea:	460c      	mov	r4, r1
 80032ec:	d458      	bmi.n	80033a0 <__sflush_r+0xc0>
 80032ee:	684b      	ldr	r3, [r1, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	dc05      	bgt.n	8003300 <__sflush_r+0x20>
 80032f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	dc02      	bgt.n	8003300 <__sflush_r+0x20>
 80032fa:	2000      	movs	r0, #0
 80032fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003300:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003302:	2e00      	cmp	r6, #0
 8003304:	d0f9      	beq.n	80032fa <__sflush_r+0x1a>
 8003306:	2300      	movs	r3, #0
 8003308:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800330c:	682f      	ldr	r7, [r5, #0]
 800330e:	602b      	str	r3, [r5, #0]
 8003310:	d032      	beq.n	8003378 <__sflush_r+0x98>
 8003312:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003314:	89a3      	ldrh	r3, [r4, #12]
 8003316:	075a      	lsls	r2, r3, #29
 8003318:	d505      	bpl.n	8003326 <__sflush_r+0x46>
 800331a:	6863      	ldr	r3, [r4, #4]
 800331c:	1ac0      	subs	r0, r0, r3
 800331e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003320:	b10b      	cbz	r3, 8003326 <__sflush_r+0x46>
 8003322:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003324:	1ac0      	subs	r0, r0, r3
 8003326:	2300      	movs	r3, #0
 8003328:	4602      	mov	r2, r0
 800332a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800332c:	6a21      	ldr	r1, [r4, #32]
 800332e:	4628      	mov	r0, r5
 8003330:	47b0      	blx	r6
 8003332:	1c43      	adds	r3, r0, #1
 8003334:	89a3      	ldrh	r3, [r4, #12]
 8003336:	d106      	bne.n	8003346 <__sflush_r+0x66>
 8003338:	6829      	ldr	r1, [r5, #0]
 800333a:	291d      	cmp	r1, #29
 800333c:	d82c      	bhi.n	8003398 <__sflush_r+0xb8>
 800333e:	4a2a      	ldr	r2, [pc, #168]	; (80033e8 <__sflush_r+0x108>)
 8003340:	40ca      	lsrs	r2, r1
 8003342:	07d6      	lsls	r6, r2, #31
 8003344:	d528      	bpl.n	8003398 <__sflush_r+0xb8>
 8003346:	2200      	movs	r2, #0
 8003348:	6062      	str	r2, [r4, #4]
 800334a:	04d9      	lsls	r1, r3, #19
 800334c:	6922      	ldr	r2, [r4, #16]
 800334e:	6022      	str	r2, [r4, #0]
 8003350:	d504      	bpl.n	800335c <__sflush_r+0x7c>
 8003352:	1c42      	adds	r2, r0, #1
 8003354:	d101      	bne.n	800335a <__sflush_r+0x7a>
 8003356:	682b      	ldr	r3, [r5, #0]
 8003358:	b903      	cbnz	r3, 800335c <__sflush_r+0x7c>
 800335a:	6560      	str	r0, [r4, #84]	; 0x54
 800335c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800335e:	602f      	str	r7, [r5, #0]
 8003360:	2900      	cmp	r1, #0
 8003362:	d0ca      	beq.n	80032fa <__sflush_r+0x1a>
 8003364:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003368:	4299      	cmp	r1, r3
 800336a:	d002      	beq.n	8003372 <__sflush_r+0x92>
 800336c:	4628      	mov	r0, r5
 800336e:	f000 f9dd 	bl	800372c <_free_r>
 8003372:	2000      	movs	r0, #0
 8003374:	6360      	str	r0, [r4, #52]	; 0x34
 8003376:	e7c1      	b.n	80032fc <__sflush_r+0x1c>
 8003378:	6a21      	ldr	r1, [r4, #32]
 800337a:	2301      	movs	r3, #1
 800337c:	4628      	mov	r0, r5
 800337e:	47b0      	blx	r6
 8003380:	1c41      	adds	r1, r0, #1
 8003382:	d1c7      	bne.n	8003314 <__sflush_r+0x34>
 8003384:	682b      	ldr	r3, [r5, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0c4      	beq.n	8003314 <__sflush_r+0x34>
 800338a:	2b1d      	cmp	r3, #29
 800338c:	d001      	beq.n	8003392 <__sflush_r+0xb2>
 800338e:	2b16      	cmp	r3, #22
 8003390:	d101      	bne.n	8003396 <__sflush_r+0xb6>
 8003392:	602f      	str	r7, [r5, #0]
 8003394:	e7b1      	b.n	80032fa <__sflush_r+0x1a>
 8003396:	89a3      	ldrh	r3, [r4, #12]
 8003398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800339c:	81a3      	strh	r3, [r4, #12]
 800339e:	e7ad      	b.n	80032fc <__sflush_r+0x1c>
 80033a0:	690f      	ldr	r7, [r1, #16]
 80033a2:	2f00      	cmp	r7, #0
 80033a4:	d0a9      	beq.n	80032fa <__sflush_r+0x1a>
 80033a6:	0793      	lsls	r3, r2, #30
 80033a8:	680e      	ldr	r6, [r1, #0]
 80033aa:	bf08      	it	eq
 80033ac:	694b      	ldreq	r3, [r1, #20]
 80033ae:	600f      	str	r7, [r1, #0]
 80033b0:	bf18      	it	ne
 80033b2:	2300      	movne	r3, #0
 80033b4:	eba6 0807 	sub.w	r8, r6, r7
 80033b8:	608b      	str	r3, [r1, #8]
 80033ba:	f1b8 0f00 	cmp.w	r8, #0
 80033be:	dd9c      	ble.n	80032fa <__sflush_r+0x1a>
 80033c0:	6a21      	ldr	r1, [r4, #32]
 80033c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80033c4:	4643      	mov	r3, r8
 80033c6:	463a      	mov	r2, r7
 80033c8:	4628      	mov	r0, r5
 80033ca:	47b0      	blx	r6
 80033cc:	2800      	cmp	r0, #0
 80033ce:	dc06      	bgt.n	80033de <__sflush_r+0xfe>
 80033d0:	89a3      	ldrh	r3, [r4, #12]
 80033d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033d6:	81a3      	strh	r3, [r4, #12]
 80033d8:	f04f 30ff 	mov.w	r0, #4294967295
 80033dc:	e78e      	b.n	80032fc <__sflush_r+0x1c>
 80033de:	4407      	add	r7, r0
 80033e0:	eba8 0800 	sub.w	r8, r8, r0
 80033e4:	e7e9      	b.n	80033ba <__sflush_r+0xda>
 80033e6:	bf00      	nop
 80033e8:	20400001 	.word	0x20400001

080033ec <_fflush_r>:
 80033ec:	b538      	push	{r3, r4, r5, lr}
 80033ee:	690b      	ldr	r3, [r1, #16]
 80033f0:	4605      	mov	r5, r0
 80033f2:	460c      	mov	r4, r1
 80033f4:	b913      	cbnz	r3, 80033fc <_fflush_r+0x10>
 80033f6:	2500      	movs	r5, #0
 80033f8:	4628      	mov	r0, r5
 80033fa:	bd38      	pop	{r3, r4, r5, pc}
 80033fc:	b118      	cbz	r0, 8003406 <_fflush_r+0x1a>
 80033fe:	6983      	ldr	r3, [r0, #24]
 8003400:	b90b      	cbnz	r3, 8003406 <_fflush_r+0x1a>
 8003402:	f000 f887 	bl	8003514 <__sinit>
 8003406:	4b14      	ldr	r3, [pc, #80]	; (8003458 <_fflush_r+0x6c>)
 8003408:	429c      	cmp	r4, r3
 800340a:	d11b      	bne.n	8003444 <_fflush_r+0x58>
 800340c:	686c      	ldr	r4, [r5, #4]
 800340e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0ef      	beq.n	80033f6 <_fflush_r+0xa>
 8003416:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003418:	07d0      	lsls	r0, r2, #31
 800341a:	d404      	bmi.n	8003426 <_fflush_r+0x3a>
 800341c:	0599      	lsls	r1, r3, #22
 800341e:	d402      	bmi.n	8003426 <_fflush_r+0x3a>
 8003420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003422:	f000 f915 	bl	8003650 <__retarget_lock_acquire_recursive>
 8003426:	4628      	mov	r0, r5
 8003428:	4621      	mov	r1, r4
 800342a:	f7ff ff59 	bl	80032e0 <__sflush_r>
 800342e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003430:	07da      	lsls	r2, r3, #31
 8003432:	4605      	mov	r5, r0
 8003434:	d4e0      	bmi.n	80033f8 <_fflush_r+0xc>
 8003436:	89a3      	ldrh	r3, [r4, #12]
 8003438:	059b      	lsls	r3, r3, #22
 800343a:	d4dd      	bmi.n	80033f8 <_fflush_r+0xc>
 800343c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800343e:	f000 f908 	bl	8003652 <__retarget_lock_release_recursive>
 8003442:	e7d9      	b.n	80033f8 <_fflush_r+0xc>
 8003444:	4b05      	ldr	r3, [pc, #20]	; (800345c <_fflush_r+0x70>)
 8003446:	429c      	cmp	r4, r3
 8003448:	d101      	bne.n	800344e <_fflush_r+0x62>
 800344a:	68ac      	ldr	r4, [r5, #8]
 800344c:	e7df      	b.n	800340e <_fflush_r+0x22>
 800344e:	4b04      	ldr	r3, [pc, #16]	; (8003460 <_fflush_r+0x74>)
 8003450:	429c      	cmp	r4, r3
 8003452:	bf08      	it	eq
 8003454:	68ec      	ldreq	r4, [r5, #12]
 8003456:	e7da      	b.n	800340e <_fflush_r+0x22>
 8003458:	08004084 	.word	0x08004084
 800345c:	080040a4 	.word	0x080040a4
 8003460:	08004064 	.word	0x08004064

08003464 <std>:
 8003464:	2300      	movs	r3, #0
 8003466:	b510      	push	{r4, lr}
 8003468:	4604      	mov	r4, r0
 800346a:	e9c0 3300 	strd	r3, r3, [r0]
 800346e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003472:	6083      	str	r3, [r0, #8]
 8003474:	8181      	strh	r1, [r0, #12]
 8003476:	6643      	str	r3, [r0, #100]	; 0x64
 8003478:	81c2      	strh	r2, [r0, #14]
 800347a:	6183      	str	r3, [r0, #24]
 800347c:	4619      	mov	r1, r3
 800347e:	2208      	movs	r2, #8
 8003480:	305c      	adds	r0, #92	; 0x5c
 8003482:	f7ff fd87 	bl	8002f94 <memset>
 8003486:	4b05      	ldr	r3, [pc, #20]	; (800349c <std+0x38>)
 8003488:	6263      	str	r3, [r4, #36]	; 0x24
 800348a:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <std+0x3c>)
 800348c:	62a3      	str	r3, [r4, #40]	; 0x28
 800348e:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <std+0x40>)
 8003490:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003492:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <std+0x44>)
 8003494:	6224      	str	r4, [r4, #32]
 8003496:	6323      	str	r3, [r4, #48]	; 0x30
 8003498:	bd10      	pop	{r4, pc}
 800349a:	bf00      	nop
 800349c:	08003e7d 	.word	0x08003e7d
 80034a0:	08003e9f 	.word	0x08003e9f
 80034a4:	08003ed7 	.word	0x08003ed7
 80034a8:	08003efb 	.word	0x08003efb

080034ac <_cleanup_r>:
 80034ac:	4901      	ldr	r1, [pc, #4]	; (80034b4 <_cleanup_r+0x8>)
 80034ae:	f000 b8af 	b.w	8003610 <_fwalk_reent>
 80034b2:	bf00      	nop
 80034b4:	080033ed 	.word	0x080033ed

080034b8 <__sfmoreglue>:
 80034b8:	b570      	push	{r4, r5, r6, lr}
 80034ba:	1e4a      	subs	r2, r1, #1
 80034bc:	2568      	movs	r5, #104	; 0x68
 80034be:	4355      	muls	r5, r2
 80034c0:	460e      	mov	r6, r1
 80034c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80034c6:	f000 f981 	bl	80037cc <_malloc_r>
 80034ca:	4604      	mov	r4, r0
 80034cc:	b140      	cbz	r0, 80034e0 <__sfmoreglue+0x28>
 80034ce:	2100      	movs	r1, #0
 80034d0:	e9c0 1600 	strd	r1, r6, [r0]
 80034d4:	300c      	adds	r0, #12
 80034d6:	60a0      	str	r0, [r4, #8]
 80034d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80034dc:	f7ff fd5a 	bl	8002f94 <memset>
 80034e0:	4620      	mov	r0, r4
 80034e2:	bd70      	pop	{r4, r5, r6, pc}

080034e4 <__sfp_lock_acquire>:
 80034e4:	4801      	ldr	r0, [pc, #4]	; (80034ec <__sfp_lock_acquire+0x8>)
 80034e6:	f000 b8b3 	b.w	8003650 <__retarget_lock_acquire_recursive>
 80034ea:	bf00      	nop
 80034ec:	20000150 	.word	0x20000150

080034f0 <__sfp_lock_release>:
 80034f0:	4801      	ldr	r0, [pc, #4]	; (80034f8 <__sfp_lock_release+0x8>)
 80034f2:	f000 b8ae 	b.w	8003652 <__retarget_lock_release_recursive>
 80034f6:	bf00      	nop
 80034f8:	20000150 	.word	0x20000150

080034fc <__sinit_lock_acquire>:
 80034fc:	4801      	ldr	r0, [pc, #4]	; (8003504 <__sinit_lock_acquire+0x8>)
 80034fe:	f000 b8a7 	b.w	8003650 <__retarget_lock_acquire_recursive>
 8003502:	bf00      	nop
 8003504:	2000014b 	.word	0x2000014b

08003508 <__sinit_lock_release>:
 8003508:	4801      	ldr	r0, [pc, #4]	; (8003510 <__sinit_lock_release+0x8>)
 800350a:	f000 b8a2 	b.w	8003652 <__retarget_lock_release_recursive>
 800350e:	bf00      	nop
 8003510:	2000014b 	.word	0x2000014b

08003514 <__sinit>:
 8003514:	b510      	push	{r4, lr}
 8003516:	4604      	mov	r4, r0
 8003518:	f7ff fff0 	bl	80034fc <__sinit_lock_acquire>
 800351c:	69a3      	ldr	r3, [r4, #24]
 800351e:	b11b      	cbz	r3, 8003528 <__sinit+0x14>
 8003520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003524:	f7ff bff0 	b.w	8003508 <__sinit_lock_release>
 8003528:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800352c:	6523      	str	r3, [r4, #80]	; 0x50
 800352e:	4b13      	ldr	r3, [pc, #76]	; (800357c <__sinit+0x68>)
 8003530:	4a13      	ldr	r2, [pc, #76]	; (8003580 <__sinit+0x6c>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	62a2      	str	r2, [r4, #40]	; 0x28
 8003536:	42a3      	cmp	r3, r4
 8003538:	bf04      	itt	eq
 800353a:	2301      	moveq	r3, #1
 800353c:	61a3      	streq	r3, [r4, #24]
 800353e:	4620      	mov	r0, r4
 8003540:	f000 f820 	bl	8003584 <__sfp>
 8003544:	6060      	str	r0, [r4, #4]
 8003546:	4620      	mov	r0, r4
 8003548:	f000 f81c 	bl	8003584 <__sfp>
 800354c:	60a0      	str	r0, [r4, #8]
 800354e:	4620      	mov	r0, r4
 8003550:	f000 f818 	bl	8003584 <__sfp>
 8003554:	2200      	movs	r2, #0
 8003556:	60e0      	str	r0, [r4, #12]
 8003558:	2104      	movs	r1, #4
 800355a:	6860      	ldr	r0, [r4, #4]
 800355c:	f7ff ff82 	bl	8003464 <std>
 8003560:	68a0      	ldr	r0, [r4, #8]
 8003562:	2201      	movs	r2, #1
 8003564:	2109      	movs	r1, #9
 8003566:	f7ff ff7d 	bl	8003464 <std>
 800356a:	68e0      	ldr	r0, [r4, #12]
 800356c:	2202      	movs	r2, #2
 800356e:	2112      	movs	r1, #18
 8003570:	f7ff ff78 	bl	8003464 <std>
 8003574:	2301      	movs	r3, #1
 8003576:	61a3      	str	r3, [r4, #24]
 8003578:	e7d2      	b.n	8003520 <__sinit+0xc>
 800357a:	bf00      	nop
 800357c:	08004060 	.word	0x08004060
 8003580:	080034ad 	.word	0x080034ad

08003584 <__sfp>:
 8003584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003586:	4607      	mov	r7, r0
 8003588:	f7ff ffac 	bl	80034e4 <__sfp_lock_acquire>
 800358c:	4b1e      	ldr	r3, [pc, #120]	; (8003608 <__sfp+0x84>)
 800358e:	681e      	ldr	r6, [r3, #0]
 8003590:	69b3      	ldr	r3, [r6, #24]
 8003592:	b913      	cbnz	r3, 800359a <__sfp+0x16>
 8003594:	4630      	mov	r0, r6
 8003596:	f7ff ffbd 	bl	8003514 <__sinit>
 800359a:	3648      	adds	r6, #72	; 0x48
 800359c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80035a0:	3b01      	subs	r3, #1
 80035a2:	d503      	bpl.n	80035ac <__sfp+0x28>
 80035a4:	6833      	ldr	r3, [r6, #0]
 80035a6:	b30b      	cbz	r3, 80035ec <__sfp+0x68>
 80035a8:	6836      	ldr	r6, [r6, #0]
 80035aa:	e7f7      	b.n	800359c <__sfp+0x18>
 80035ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80035b0:	b9d5      	cbnz	r5, 80035e8 <__sfp+0x64>
 80035b2:	4b16      	ldr	r3, [pc, #88]	; (800360c <__sfp+0x88>)
 80035b4:	60e3      	str	r3, [r4, #12]
 80035b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80035ba:	6665      	str	r5, [r4, #100]	; 0x64
 80035bc:	f000 f847 	bl	800364e <__retarget_lock_init_recursive>
 80035c0:	f7ff ff96 	bl	80034f0 <__sfp_lock_release>
 80035c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80035c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80035cc:	6025      	str	r5, [r4, #0]
 80035ce:	61a5      	str	r5, [r4, #24]
 80035d0:	2208      	movs	r2, #8
 80035d2:	4629      	mov	r1, r5
 80035d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80035d8:	f7ff fcdc 	bl	8002f94 <memset>
 80035dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80035e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80035e4:	4620      	mov	r0, r4
 80035e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035e8:	3468      	adds	r4, #104	; 0x68
 80035ea:	e7d9      	b.n	80035a0 <__sfp+0x1c>
 80035ec:	2104      	movs	r1, #4
 80035ee:	4638      	mov	r0, r7
 80035f0:	f7ff ff62 	bl	80034b8 <__sfmoreglue>
 80035f4:	4604      	mov	r4, r0
 80035f6:	6030      	str	r0, [r6, #0]
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d1d5      	bne.n	80035a8 <__sfp+0x24>
 80035fc:	f7ff ff78 	bl	80034f0 <__sfp_lock_release>
 8003600:	230c      	movs	r3, #12
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	e7ee      	b.n	80035e4 <__sfp+0x60>
 8003606:	bf00      	nop
 8003608:	08004060 	.word	0x08004060
 800360c:	ffff0001 	.word	0xffff0001

08003610 <_fwalk_reent>:
 8003610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003614:	4606      	mov	r6, r0
 8003616:	4688      	mov	r8, r1
 8003618:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800361c:	2700      	movs	r7, #0
 800361e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003622:	f1b9 0901 	subs.w	r9, r9, #1
 8003626:	d505      	bpl.n	8003634 <_fwalk_reent+0x24>
 8003628:	6824      	ldr	r4, [r4, #0]
 800362a:	2c00      	cmp	r4, #0
 800362c:	d1f7      	bne.n	800361e <_fwalk_reent+0xe>
 800362e:	4638      	mov	r0, r7
 8003630:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003634:	89ab      	ldrh	r3, [r5, #12]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d907      	bls.n	800364a <_fwalk_reent+0x3a>
 800363a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800363e:	3301      	adds	r3, #1
 8003640:	d003      	beq.n	800364a <_fwalk_reent+0x3a>
 8003642:	4629      	mov	r1, r5
 8003644:	4630      	mov	r0, r6
 8003646:	47c0      	blx	r8
 8003648:	4307      	orrs	r7, r0
 800364a:	3568      	adds	r5, #104	; 0x68
 800364c:	e7e9      	b.n	8003622 <_fwalk_reent+0x12>

0800364e <__retarget_lock_init_recursive>:
 800364e:	4770      	bx	lr

08003650 <__retarget_lock_acquire_recursive>:
 8003650:	4770      	bx	lr

08003652 <__retarget_lock_release_recursive>:
 8003652:	4770      	bx	lr

08003654 <__swhatbuf_r>:
 8003654:	b570      	push	{r4, r5, r6, lr}
 8003656:	460e      	mov	r6, r1
 8003658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800365c:	2900      	cmp	r1, #0
 800365e:	b096      	sub	sp, #88	; 0x58
 8003660:	4614      	mov	r4, r2
 8003662:	461d      	mov	r5, r3
 8003664:	da07      	bge.n	8003676 <__swhatbuf_r+0x22>
 8003666:	2300      	movs	r3, #0
 8003668:	602b      	str	r3, [r5, #0]
 800366a:	89b3      	ldrh	r3, [r6, #12]
 800366c:	061a      	lsls	r2, r3, #24
 800366e:	d410      	bmi.n	8003692 <__swhatbuf_r+0x3e>
 8003670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003674:	e00e      	b.n	8003694 <__swhatbuf_r+0x40>
 8003676:	466a      	mov	r2, sp
 8003678:	f000 fc66 	bl	8003f48 <_fstat_r>
 800367c:	2800      	cmp	r0, #0
 800367e:	dbf2      	blt.n	8003666 <__swhatbuf_r+0x12>
 8003680:	9a01      	ldr	r2, [sp, #4]
 8003682:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003686:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800368a:	425a      	negs	r2, r3
 800368c:	415a      	adcs	r2, r3
 800368e:	602a      	str	r2, [r5, #0]
 8003690:	e7ee      	b.n	8003670 <__swhatbuf_r+0x1c>
 8003692:	2340      	movs	r3, #64	; 0x40
 8003694:	2000      	movs	r0, #0
 8003696:	6023      	str	r3, [r4, #0]
 8003698:	b016      	add	sp, #88	; 0x58
 800369a:	bd70      	pop	{r4, r5, r6, pc}

0800369c <__smakebuf_r>:
 800369c:	898b      	ldrh	r3, [r1, #12]
 800369e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036a0:	079d      	lsls	r5, r3, #30
 80036a2:	4606      	mov	r6, r0
 80036a4:	460c      	mov	r4, r1
 80036a6:	d507      	bpl.n	80036b8 <__smakebuf_r+0x1c>
 80036a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80036ac:	6023      	str	r3, [r4, #0]
 80036ae:	6123      	str	r3, [r4, #16]
 80036b0:	2301      	movs	r3, #1
 80036b2:	6163      	str	r3, [r4, #20]
 80036b4:	b002      	add	sp, #8
 80036b6:	bd70      	pop	{r4, r5, r6, pc}
 80036b8:	ab01      	add	r3, sp, #4
 80036ba:	466a      	mov	r2, sp
 80036bc:	f7ff ffca 	bl	8003654 <__swhatbuf_r>
 80036c0:	9900      	ldr	r1, [sp, #0]
 80036c2:	4605      	mov	r5, r0
 80036c4:	4630      	mov	r0, r6
 80036c6:	f000 f881 	bl	80037cc <_malloc_r>
 80036ca:	b948      	cbnz	r0, 80036e0 <__smakebuf_r+0x44>
 80036cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036d0:	059a      	lsls	r2, r3, #22
 80036d2:	d4ef      	bmi.n	80036b4 <__smakebuf_r+0x18>
 80036d4:	f023 0303 	bic.w	r3, r3, #3
 80036d8:	f043 0302 	orr.w	r3, r3, #2
 80036dc:	81a3      	strh	r3, [r4, #12]
 80036de:	e7e3      	b.n	80036a8 <__smakebuf_r+0xc>
 80036e0:	4b0d      	ldr	r3, [pc, #52]	; (8003718 <__smakebuf_r+0x7c>)
 80036e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80036e4:	89a3      	ldrh	r3, [r4, #12]
 80036e6:	6020      	str	r0, [r4, #0]
 80036e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036ec:	81a3      	strh	r3, [r4, #12]
 80036ee:	9b00      	ldr	r3, [sp, #0]
 80036f0:	6163      	str	r3, [r4, #20]
 80036f2:	9b01      	ldr	r3, [sp, #4]
 80036f4:	6120      	str	r0, [r4, #16]
 80036f6:	b15b      	cbz	r3, 8003710 <__smakebuf_r+0x74>
 80036f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036fc:	4630      	mov	r0, r6
 80036fe:	f000 fc35 	bl	8003f6c <_isatty_r>
 8003702:	b128      	cbz	r0, 8003710 <__smakebuf_r+0x74>
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	f023 0303 	bic.w	r3, r3, #3
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	81a3      	strh	r3, [r4, #12]
 8003710:	89a0      	ldrh	r0, [r4, #12]
 8003712:	4305      	orrs	r5, r0
 8003714:	81a5      	strh	r5, [r4, #12]
 8003716:	e7cd      	b.n	80036b4 <__smakebuf_r+0x18>
 8003718:	080034ad 	.word	0x080034ad

0800371c <malloc>:
 800371c:	4b02      	ldr	r3, [pc, #8]	; (8003728 <malloc+0xc>)
 800371e:	4601      	mov	r1, r0
 8003720:	6818      	ldr	r0, [r3, #0]
 8003722:	f000 b853 	b.w	80037cc <_malloc_r>
 8003726:	bf00      	nop
 8003728:	20000034 	.word	0x20000034

0800372c <_free_r>:
 800372c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800372e:	2900      	cmp	r1, #0
 8003730:	d048      	beq.n	80037c4 <_free_r+0x98>
 8003732:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003736:	9001      	str	r0, [sp, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	f1a1 0404 	sub.w	r4, r1, #4
 800373e:	bfb8      	it	lt
 8003740:	18e4      	addlt	r4, r4, r3
 8003742:	f000 fc35 	bl	8003fb0 <__malloc_lock>
 8003746:	4a20      	ldr	r2, [pc, #128]	; (80037c8 <_free_r+0x9c>)
 8003748:	9801      	ldr	r0, [sp, #4]
 800374a:	6813      	ldr	r3, [r2, #0]
 800374c:	4615      	mov	r5, r2
 800374e:	b933      	cbnz	r3, 800375e <_free_r+0x32>
 8003750:	6063      	str	r3, [r4, #4]
 8003752:	6014      	str	r4, [r2, #0]
 8003754:	b003      	add	sp, #12
 8003756:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800375a:	f000 bc2f 	b.w	8003fbc <__malloc_unlock>
 800375e:	42a3      	cmp	r3, r4
 8003760:	d90b      	bls.n	800377a <_free_r+0x4e>
 8003762:	6821      	ldr	r1, [r4, #0]
 8003764:	1862      	adds	r2, r4, r1
 8003766:	4293      	cmp	r3, r2
 8003768:	bf04      	itt	eq
 800376a:	681a      	ldreq	r2, [r3, #0]
 800376c:	685b      	ldreq	r3, [r3, #4]
 800376e:	6063      	str	r3, [r4, #4]
 8003770:	bf04      	itt	eq
 8003772:	1852      	addeq	r2, r2, r1
 8003774:	6022      	streq	r2, [r4, #0]
 8003776:	602c      	str	r4, [r5, #0]
 8003778:	e7ec      	b.n	8003754 <_free_r+0x28>
 800377a:	461a      	mov	r2, r3
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	b10b      	cbz	r3, 8003784 <_free_r+0x58>
 8003780:	42a3      	cmp	r3, r4
 8003782:	d9fa      	bls.n	800377a <_free_r+0x4e>
 8003784:	6811      	ldr	r1, [r2, #0]
 8003786:	1855      	adds	r5, r2, r1
 8003788:	42a5      	cmp	r5, r4
 800378a:	d10b      	bne.n	80037a4 <_free_r+0x78>
 800378c:	6824      	ldr	r4, [r4, #0]
 800378e:	4421      	add	r1, r4
 8003790:	1854      	adds	r4, r2, r1
 8003792:	42a3      	cmp	r3, r4
 8003794:	6011      	str	r1, [r2, #0]
 8003796:	d1dd      	bne.n	8003754 <_free_r+0x28>
 8003798:	681c      	ldr	r4, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	6053      	str	r3, [r2, #4]
 800379e:	4421      	add	r1, r4
 80037a0:	6011      	str	r1, [r2, #0]
 80037a2:	e7d7      	b.n	8003754 <_free_r+0x28>
 80037a4:	d902      	bls.n	80037ac <_free_r+0x80>
 80037a6:	230c      	movs	r3, #12
 80037a8:	6003      	str	r3, [r0, #0]
 80037aa:	e7d3      	b.n	8003754 <_free_r+0x28>
 80037ac:	6825      	ldr	r5, [r4, #0]
 80037ae:	1961      	adds	r1, r4, r5
 80037b0:	428b      	cmp	r3, r1
 80037b2:	bf04      	itt	eq
 80037b4:	6819      	ldreq	r1, [r3, #0]
 80037b6:	685b      	ldreq	r3, [r3, #4]
 80037b8:	6063      	str	r3, [r4, #4]
 80037ba:	bf04      	itt	eq
 80037bc:	1949      	addeq	r1, r1, r5
 80037be:	6021      	streq	r1, [r4, #0]
 80037c0:	6054      	str	r4, [r2, #4]
 80037c2:	e7c7      	b.n	8003754 <_free_r+0x28>
 80037c4:	b003      	add	sp, #12
 80037c6:	bd30      	pop	{r4, r5, pc}
 80037c8:	200000b8 	.word	0x200000b8

080037cc <_malloc_r>:
 80037cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ce:	1ccd      	adds	r5, r1, #3
 80037d0:	f025 0503 	bic.w	r5, r5, #3
 80037d4:	3508      	adds	r5, #8
 80037d6:	2d0c      	cmp	r5, #12
 80037d8:	bf38      	it	cc
 80037da:	250c      	movcc	r5, #12
 80037dc:	2d00      	cmp	r5, #0
 80037de:	4606      	mov	r6, r0
 80037e0:	db01      	blt.n	80037e6 <_malloc_r+0x1a>
 80037e2:	42a9      	cmp	r1, r5
 80037e4:	d903      	bls.n	80037ee <_malloc_r+0x22>
 80037e6:	230c      	movs	r3, #12
 80037e8:	6033      	str	r3, [r6, #0]
 80037ea:	2000      	movs	r0, #0
 80037ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037ee:	f000 fbdf 	bl	8003fb0 <__malloc_lock>
 80037f2:	4921      	ldr	r1, [pc, #132]	; (8003878 <_malloc_r+0xac>)
 80037f4:	680a      	ldr	r2, [r1, #0]
 80037f6:	4614      	mov	r4, r2
 80037f8:	b99c      	cbnz	r4, 8003822 <_malloc_r+0x56>
 80037fa:	4f20      	ldr	r7, [pc, #128]	; (800387c <_malloc_r+0xb0>)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	b923      	cbnz	r3, 800380a <_malloc_r+0x3e>
 8003800:	4621      	mov	r1, r4
 8003802:	4630      	mov	r0, r6
 8003804:	f000 fb2a 	bl	8003e5c <_sbrk_r>
 8003808:	6038      	str	r0, [r7, #0]
 800380a:	4629      	mov	r1, r5
 800380c:	4630      	mov	r0, r6
 800380e:	f000 fb25 	bl	8003e5c <_sbrk_r>
 8003812:	1c43      	adds	r3, r0, #1
 8003814:	d123      	bne.n	800385e <_malloc_r+0x92>
 8003816:	230c      	movs	r3, #12
 8003818:	6033      	str	r3, [r6, #0]
 800381a:	4630      	mov	r0, r6
 800381c:	f000 fbce 	bl	8003fbc <__malloc_unlock>
 8003820:	e7e3      	b.n	80037ea <_malloc_r+0x1e>
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	1b5b      	subs	r3, r3, r5
 8003826:	d417      	bmi.n	8003858 <_malloc_r+0x8c>
 8003828:	2b0b      	cmp	r3, #11
 800382a:	d903      	bls.n	8003834 <_malloc_r+0x68>
 800382c:	6023      	str	r3, [r4, #0]
 800382e:	441c      	add	r4, r3
 8003830:	6025      	str	r5, [r4, #0]
 8003832:	e004      	b.n	800383e <_malloc_r+0x72>
 8003834:	6863      	ldr	r3, [r4, #4]
 8003836:	42a2      	cmp	r2, r4
 8003838:	bf0c      	ite	eq
 800383a:	600b      	streq	r3, [r1, #0]
 800383c:	6053      	strne	r3, [r2, #4]
 800383e:	4630      	mov	r0, r6
 8003840:	f000 fbbc 	bl	8003fbc <__malloc_unlock>
 8003844:	f104 000b 	add.w	r0, r4, #11
 8003848:	1d23      	adds	r3, r4, #4
 800384a:	f020 0007 	bic.w	r0, r0, #7
 800384e:	1ac2      	subs	r2, r0, r3
 8003850:	d0cc      	beq.n	80037ec <_malloc_r+0x20>
 8003852:	1a1b      	subs	r3, r3, r0
 8003854:	50a3      	str	r3, [r4, r2]
 8003856:	e7c9      	b.n	80037ec <_malloc_r+0x20>
 8003858:	4622      	mov	r2, r4
 800385a:	6864      	ldr	r4, [r4, #4]
 800385c:	e7cc      	b.n	80037f8 <_malloc_r+0x2c>
 800385e:	1cc4      	adds	r4, r0, #3
 8003860:	f024 0403 	bic.w	r4, r4, #3
 8003864:	42a0      	cmp	r0, r4
 8003866:	d0e3      	beq.n	8003830 <_malloc_r+0x64>
 8003868:	1a21      	subs	r1, r4, r0
 800386a:	4630      	mov	r0, r6
 800386c:	f000 faf6 	bl	8003e5c <_sbrk_r>
 8003870:	3001      	adds	r0, #1
 8003872:	d1dd      	bne.n	8003830 <_malloc_r+0x64>
 8003874:	e7cf      	b.n	8003816 <_malloc_r+0x4a>
 8003876:	bf00      	nop
 8003878:	200000b8 	.word	0x200000b8
 800387c:	200000bc 	.word	0x200000bc

08003880 <__sfputc_r>:
 8003880:	6893      	ldr	r3, [r2, #8]
 8003882:	3b01      	subs	r3, #1
 8003884:	2b00      	cmp	r3, #0
 8003886:	b410      	push	{r4}
 8003888:	6093      	str	r3, [r2, #8]
 800388a:	da08      	bge.n	800389e <__sfputc_r+0x1e>
 800388c:	6994      	ldr	r4, [r2, #24]
 800388e:	42a3      	cmp	r3, r4
 8003890:	db01      	blt.n	8003896 <__sfputc_r+0x16>
 8003892:	290a      	cmp	r1, #10
 8003894:	d103      	bne.n	800389e <__sfputc_r+0x1e>
 8003896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800389a:	f7ff bc61 	b.w	8003160 <__swbuf_r>
 800389e:	6813      	ldr	r3, [r2, #0]
 80038a0:	1c58      	adds	r0, r3, #1
 80038a2:	6010      	str	r0, [r2, #0]
 80038a4:	7019      	strb	r1, [r3, #0]
 80038a6:	4608      	mov	r0, r1
 80038a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <__sfputs_r>:
 80038ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b0:	4606      	mov	r6, r0
 80038b2:	460f      	mov	r7, r1
 80038b4:	4614      	mov	r4, r2
 80038b6:	18d5      	adds	r5, r2, r3
 80038b8:	42ac      	cmp	r4, r5
 80038ba:	d101      	bne.n	80038c0 <__sfputs_r+0x12>
 80038bc:	2000      	movs	r0, #0
 80038be:	e007      	b.n	80038d0 <__sfputs_r+0x22>
 80038c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038c4:	463a      	mov	r2, r7
 80038c6:	4630      	mov	r0, r6
 80038c8:	f7ff ffda 	bl	8003880 <__sfputc_r>
 80038cc:	1c43      	adds	r3, r0, #1
 80038ce:	d1f3      	bne.n	80038b8 <__sfputs_r+0xa>
 80038d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080038d4 <_vfiprintf_r>:
 80038d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038d8:	460d      	mov	r5, r1
 80038da:	b09d      	sub	sp, #116	; 0x74
 80038dc:	4614      	mov	r4, r2
 80038de:	4698      	mov	r8, r3
 80038e0:	4606      	mov	r6, r0
 80038e2:	b118      	cbz	r0, 80038ec <_vfiprintf_r+0x18>
 80038e4:	6983      	ldr	r3, [r0, #24]
 80038e6:	b90b      	cbnz	r3, 80038ec <_vfiprintf_r+0x18>
 80038e8:	f7ff fe14 	bl	8003514 <__sinit>
 80038ec:	4b89      	ldr	r3, [pc, #548]	; (8003b14 <_vfiprintf_r+0x240>)
 80038ee:	429d      	cmp	r5, r3
 80038f0:	d11b      	bne.n	800392a <_vfiprintf_r+0x56>
 80038f2:	6875      	ldr	r5, [r6, #4]
 80038f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80038f6:	07d9      	lsls	r1, r3, #31
 80038f8:	d405      	bmi.n	8003906 <_vfiprintf_r+0x32>
 80038fa:	89ab      	ldrh	r3, [r5, #12]
 80038fc:	059a      	lsls	r2, r3, #22
 80038fe:	d402      	bmi.n	8003906 <_vfiprintf_r+0x32>
 8003900:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003902:	f7ff fea5 	bl	8003650 <__retarget_lock_acquire_recursive>
 8003906:	89ab      	ldrh	r3, [r5, #12]
 8003908:	071b      	lsls	r3, r3, #28
 800390a:	d501      	bpl.n	8003910 <_vfiprintf_r+0x3c>
 800390c:	692b      	ldr	r3, [r5, #16]
 800390e:	b9eb      	cbnz	r3, 800394c <_vfiprintf_r+0x78>
 8003910:	4629      	mov	r1, r5
 8003912:	4630      	mov	r0, r6
 8003914:	f7ff fc76 	bl	8003204 <__swsetup_r>
 8003918:	b1c0      	cbz	r0, 800394c <_vfiprintf_r+0x78>
 800391a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800391c:	07dc      	lsls	r4, r3, #31
 800391e:	d50e      	bpl.n	800393e <_vfiprintf_r+0x6a>
 8003920:	f04f 30ff 	mov.w	r0, #4294967295
 8003924:	b01d      	add	sp, #116	; 0x74
 8003926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800392a:	4b7b      	ldr	r3, [pc, #492]	; (8003b18 <_vfiprintf_r+0x244>)
 800392c:	429d      	cmp	r5, r3
 800392e:	d101      	bne.n	8003934 <_vfiprintf_r+0x60>
 8003930:	68b5      	ldr	r5, [r6, #8]
 8003932:	e7df      	b.n	80038f4 <_vfiprintf_r+0x20>
 8003934:	4b79      	ldr	r3, [pc, #484]	; (8003b1c <_vfiprintf_r+0x248>)
 8003936:	429d      	cmp	r5, r3
 8003938:	bf08      	it	eq
 800393a:	68f5      	ldreq	r5, [r6, #12]
 800393c:	e7da      	b.n	80038f4 <_vfiprintf_r+0x20>
 800393e:	89ab      	ldrh	r3, [r5, #12]
 8003940:	0598      	lsls	r0, r3, #22
 8003942:	d4ed      	bmi.n	8003920 <_vfiprintf_r+0x4c>
 8003944:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003946:	f7ff fe84 	bl	8003652 <__retarget_lock_release_recursive>
 800394a:	e7e9      	b.n	8003920 <_vfiprintf_r+0x4c>
 800394c:	2300      	movs	r3, #0
 800394e:	9309      	str	r3, [sp, #36]	; 0x24
 8003950:	2320      	movs	r3, #32
 8003952:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003956:	f8cd 800c 	str.w	r8, [sp, #12]
 800395a:	2330      	movs	r3, #48	; 0x30
 800395c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003b20 <_vfiprintf_r+0x24c>
 8003960:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003964:	f04f 0901 	mov.w	r9, #1
 8003968:	4623      	mov	r3, r4
 800396a:	469a      	mov	sl, r3
 800396c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003970:	b10a      	cbz	r2, 8003976 <_vfiprintf_r+0xa2>
 8003972:	2a25      	cmp	r2, #37	; 0x25
 8003974:	d1f9      	bne.n	800396a <_vfiprintf_r+0x96>
 8003976:	ebba 0b04 	subs.w	fp, sl, r4
 800397a:	d00b      	beq.n	8003994 <_vfiprintf_r+0xc0>
 800397c:	465b      	mov	r3, fp
 800397e:	4622      	mov	r2, r4
 8003980:	4629      	mov	r1, r5
 8003982:	4630      	mov	r0, r6
 8003984:	f7ff ff93 	bl	80038ae <__sfputs_r>
 8003988:	3001      	adds	r0, #1
 800398a:	f000 80aa 	beq.w	8003ae2 <_vfiprintf_r+0x20e>
 800398e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003990:	445a      	add	r2, fp
 8003992:	9209      	str	r2, [sp, #36]	; 0x24
 8003994:	f89a 3000 	ldrb.w	r3, [sl]
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 80a2 	beq.w	8003ae2 <_vfiprintf_r+0x20e>
 800399e:	2300      	movs	r3, #0
 80039a0:	f04f 32ff 	mov.w	r2, #4294967295
 80039a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039a8:	f10a 0a01 	add.w	sl, sl, #1
 80039ac:	9304      	str	r3, [sp, #16]
 80039ae:	9307      	str	r3, [sp, #28]
 80039b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80039b4:	931a      	str	r3, [sp, #104]	; 0x68
 80039b6:	4654      	mov	r4, sl
 80039b8:	2205      	movs	r2, #5
 80039ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039be:	4858      	ldr	r0, [pc, #352]	; (8003b20 <_vfiprintf_r+0x24c>)
 80039c0:	f7fc fc26 	bl	8000210 <memchr>
 80039c4:	9a04      	ldr	r2, [sp, #16]
 80039c6:	b9d8      	cbnz	r0, 8003a00 <_vfiprintf_r+0x12c>
 80039c8:	06d1      	lsls	r1, r2, #27
 80039ca:	bf44      	itt	mi
 80039cc:	2320      	movmi	r3, #32
 80039ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039d2:	0713      	lsls	r3, r2, #28
 80039d4:	bf44      	itt	mi
 80039d6:	232b      	movmi	r3, #43	; 0x2b
 80039d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039dc:	f89a 3000 	ldrb.w	r3, [sl]
 80039e0:	2b2a      	cmp	r3, #42	; 0x2a
 80039e2:	d015      	beq.n	8003a10 <_vfiprintf_r+0x13c>
 80039e4:	9a07      	ldr	r2, [sp, #28]
 80039e6:	4654      	mov	r4, sl
 80039e8:	2000      	movs	r0, #0
 80039ea:	f04f 0c0a 	mov.w	ip, #10
 80039ee:	4621      	mov	r1, r4
 80039f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039f4:	3b30      	subs	r3, #48	; 0x30
 80039f6:	2b09      	cmp	r3, #9
 80039f8:	d94e      	bls.n	8003a98 <_vfiprintf_r+0x1c4>
 80039fa:	b1b0      	cbz	r0, 8003a2a <_vfiprintf_r+0x156>
 80039fc:	9207      	str	r2, [sp, #28]
 80039fe:	e014      	b.n	8003a2a <_vfiprintf_r+0x156>
 8003a00:	eba0 0308 	sub.w	r3, r0, r8
 8003a04:	fa09 f303 	lsl.w	r3, r9, r3
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	9304      	str	r3, [sp, #16]
 8003a0c:	46a2      	mov	sl, r4
 8003a0e:	e7d2      	b.n	80039b6 <_vfiprintf_r+0xe2>
 8003a10:	9b03      	ldr	r3, [sp, #12]
 8003a12:	1d19      	adds	r1, r3, #4
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	9103      	str	r1, [sp, #12]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	bfbb      	ittet	lt
 8003a1c:	425b      	neglt	r3, r3
 8003a1e:	f042 0202 	orrlt.w	r2, r2, #2
 8003a22:	9307      	strge	r3, [sp, #28]
 8003a24:	9307      	strlt	r3, [sp, #28]
 8003a26:	bfb8      	it	lt
 8003a28:	9204      	strlt	r2, [sp, #16]
 8003a2a:	7823      	ldrb	r3, [r4, #0]
 8003a2c:	2b2e      	cmp	r3, #46	; 0x2e
 8003a2e:	d10c      	bne.n	8003a4a <_vfiprintf_r+0x176>
 8003a30:	7863      	ldrb	r3, [r4, #1]
 8003a32:	2b2a      	cmp	r3, #42	; 0x2a
 8003a34:	d135      	bne.n	8003aa2 <_vfiprintf_r+0x1ce>
 8003a36:	9b03      	ldr	r3, [sp, #12]
 8003a38:	1d1a      	adds	r2, r3, #4
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	9203      	str	r2, [sp, #12]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	bfb8      	it	lt
 8003a42:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a46:	3402      	adds	r4, #2
 8003a48:	9305      	str	r3, [sp, #20]
 8003a4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003b30 <_vfiprintf_r+0x25c>
 8003a4e:	7821      	ldrb	r1, [r4, #0]
 8003a50:	2203      	movs	r2, #3
 8003a52:	4650      	mov	r0, sl
 8003a54:	f7fc fbdc 	bl	8000210 <memchr>
 8003a58:	b140      	cbz	r0, 8003a6c <_vfiprintf_r+0x198>
 8003a5a:	2340      	movs	r3, #64	; 0x40
 8003a5c:	eba0 000a 	sub.w	r0, r0, sl
 8003a60:	fa03 f000 	lsl.w	r0, r3, r0
 8003a64:	9b04      	ldr	r3, [sp, #16]
 8003a66:	4303      	orrs	r3, r0
 8003a68:	3401      	adds	r4, #1
 8003a6a:	9304      	str	r3, [sp, #16]
 8003a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a70:	482c      	ldr	r0, [pc, #176]	; (8003b24 <_vfiprintf_r+0x250>)
 8003a72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a76:	2206      	movs	r2, #6
 8003a78:	f7fc fbca 	bl	8000210 <memchr>
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d03f      	beq.n	8003b00 <_vfiprintf_r+0x22c>
 8003a80:	4b29      	ldr	r3, [pc, #164]	; (8003b28 <_vfiprintf_r+0x254>)
 8003a82:	bb1b      	cbnz	r3, 8003acc <_vfiprintf_r+0x1f8>
 8003a84:	9b03      	ldr	r3, [sp, #12]
 8003a86:	3307      	adds	r3, #7
 8003a88:	f023 0307 	bic.w	r3, r3, #7
 8003a8c:	3308      	adds	r3, #8
 8003a8e:	9303      	str	r3, [sp, #12]
 8003a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a92:	443b      	add	r3, r7
 8003a94:	9309      	str	r3, [sp, #36]	; 0x24
 8003a96:	e767      	b.n	8003968 <_vfiprintf_r+0x94>
 8003a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	2001      	movs	r0, #1
 8003aa0:	e7a5      	b.n	80039ee <_vfiprintf_r+0x11a>
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	3401      	adds	r4, #1
 8003aa6:	9305      	str	r3, [sp, #20]
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	f04f 0c0a 	mov.w	ip, #10
 8003aae:	4620      	mov	r0, r4
 8003ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ab4:	3a30      	subs	r2, #48	; 0x30
 8003ab6:	2a09      	cmp	r2, #9
 8003ab8:	d903      	bls.n	8003ac2 <_vfiprintf_r+0x1ee>
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0c5      	beq.n	8003a4a <_vfiprintf_r+0x176>
 8003abe:	9105      	str	r1, [sp, #20]
 8003ac0:	e7c3      	b.n	8003a4a <_vfiprintf_r+0x176>
 8003ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ac6:	4604      	mov	r4, r0
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e7f0      	b.n	8003aae <_vfiprintf_r+0x1da>
 8003acc:	ab03      	add	r3, sp, #12
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	462a      	mov	r2, r5
 8003ad2:	4b16      	ldr	r3, [pc, #88]	; (8003b2c <_vfiprintf_r+0x258>)
 8003ad4:	a904      	add	r1, sp, #16
 8003ad6:	4630      	mov	r0, r6
 8003ad8:	f3af 8000 	nop.w
 8003adc:	4607      	mov	r7, r0
 8003ade:	1c78      	adds	r0, r7, #1
 8003ae0:	d1d6      	bne.n	8003a90 <_vfiprintf_r+0x1bc>
 8003ae2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ae4:	07d9      	lsls	r1, r3, #31
 8003ae6:	d405      	bmi.n	8003af4 <_vfiprintf_r+0x220>
 8003ae8:	89ab      	ldrh	r3, [r5, #12]
 8003aea:	059a      	lsls	r2, r3, #22
 8003aec:	d402      	bmi.n	8003af4 <_vfiprintf_r+0x220>
 8003aee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003af0:	f7ff fdaf 	bl	8003652 <__retarget_lock_release_recursive>
 8003af4:	89ab      	ldrh	r3, [r5, #12]
 8003af6:	065b      	lsls	r3, r3, #25
 8003af8:	f53f af12 	bmi.w	8003920 <_vfiprintf_r+0x4c>
 8003afc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003afe:	e711      	b.n	8003924 <_vfiprintf_r+0x50>
 8003b00:	ab03      	add	r3, sp, #12
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	462a      	mov	r2, r5
 8003b06:	4b09      	ldr	r3, [pc, #36]	; (8003b2c <_vfiprintf_r+0x258>)
 8003b08:	a904      	add	r1, sp, #16
 8003b0a:	4630      	mov	r0, r6
 8003b0c:	f000 f880 	bl	8003c10 <_printf_i>
 8003b10:	e7e4      	b.n	8003adc <_vfiprintf_r+0x208>
 8003b12:	bf00      	nop
 8003b14:	08004084 	.word	0x08004084
 8003b18:	080040a4 	.word	0x080040a4
 8003b1c:	08004064 	.word	0x08004064
 8003b20:	080040c4 	.word	0x080040c4
 8003b24:	080040ce 	.word	0x080040ce
 8003b28:	00000000 	.word	0x00000000
 8003b2c:	080038af 	.word	0x080038af
 8003b30:	080040ca 	.word	0x080040ca

08003b34 <_printf_common>:
 8003b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b38:	4616      	mov	r6, r2
 8003b3a:	4699      	mov	r9, r3
 8003b3c:	688a      	ldr	r2, [r1, #8]
 8003b3e:	690b      	ldr	r3, [r1, #16]
 8003b40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b44:	4293      	cmp	r3, r2
 8003b46:	bfb8      	it	lt
 8003b48:	4613      	movlt	r3, r2
 8003b4a:	6033      	str	r3, [r6, #0]
 8003b4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b50:	4607      	mov	r7, r0
 8003b52:	460c      	mov	r4, r1
 8003b54:	b10a      	cbz	r2, 8003b5a <_printf_common+0x26>
 8003b56:	3301      	adds	r3, #1
 8003b58:	6033      	str	r3, [r6, #0]
 8003b5a:	6823      	ldr	r3, [r4, #0]
 8003b5c:	0699      	lsls	r1, r3, #26
 8003b5e:	bf42      	ittt	mi
 8003b60:	6833      	ldrmi	r3, [r6, #0]
 8003b62:	3302      	addmi	r3, #2
 8003b64:	6033      	strmi	r3, [r6, #0]
 8003b66:	6825      	ldr	r5, [r4, #0]
 8003b68:	f015 0506 	ands.w	r5, r5, #6
 8003b6c:	d106      	bne.n	8003b7c <_printf_common+0x48>
 8003b6e:	f104 0a19 	add.w	sl, r4, #25
 8003b72:	68e3      	ldr	r3, [r4, #12]
 8003b74:	6832      	ldr	r2, [r6, #0]
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	42ab      	cmp	r3, r5
 8003b7a:	dc26      	bgt.n	8003bca <_printf_common+0x96>
 8003b7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b80:	1e13      	subs	r3, r2, #0
 8003b82:	6822      	ldr	r2, [r4, #0]
 8003b84:	bf18      	it	ne
 8003b86:	2301      	movne	r3, #1
 8003b88:	0692      	lsls	r2, r2, #26
 8003b8a:	d42b      	bmi.n	8003be4 <_printf_common+0xb0>
 8003b8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b90:	4649      	mov	r1, r9
 8003b92:	4638      	mov	r0, r7
 8003b94:	47c0      	blx	r8
 8003b96:	3001      	adds	r0, #1
 8003b98:	d01e      	beq.n	8003bd8 <_printf_common+0xa4>
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	68e5      	ldr	r5, [r4, #12]
 8003b9e:	6832      	ldr	r2, [r6, #0]
 8003ba0:	f003 0306 	and.w	r3, r3, #6
 8003ba4:	2b04      	cmp	r3, #4
 8003ba6:	bf08      	it	eq
 8003ba8:	1aad      	subeq	r5, r5, r2
 8003baa:	68a3      	ldr	r3, [r4, #8]
 8003bac:	6922      	ldr	r2, [r4, #16]
 8003bae:	bf0c      	ite	eq
 8003bb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bb4:	2500      	movne	r5, #0
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	bfc4      	itt	gt
 8003bba:	1a9b      	subgt	r3, r3, r2
 8003bbc:	18ed      	addgt	r5, r5, r3
 8003bbe:	2600      	movs	r6, #0
 8003bc0:	341a      	adds	r4, #26
 8003bc2:	42b5      	cmp	r5, r6
 8003bc4:	d11a      	bne.n	8003bfc <_printf_common+0xc8>
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	e008      	b.n	8003bdc <_printf_common+0xa8>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	4652      	mov	r2, sl
 8003bce:	4649      	mov	r1, r9
 8003bd0:	4638      	mov	r0, r7
 8003bd2:	47c0      	blx	r8
 8003bd4:	3001      	adds	r0, #1
 8003bd6:	d103      	bne.n	8003be0 <_printf_common+0xac>
 8003bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003be0:	3501      	adds	r5, #1
 8003be2:	e7c6      	b.n	8003b72 <_printf_common+0x3e>
 8003be4:	18e1      	adds	r1, r4, r3
 8003be6:	1c5a      	adds	r2, r3, #1
 8003be8:	2030      	movs	r0, #48	; 0x30
 8003bea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bee:	4422      	add	r2, r4
 8003bf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bf8:	3302      	adds	r3, #2
 8003bfa:	e7c7      	b.n	8003b8c <_printf_common+0x58>
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	4622      	mov	r2, r4
 8003c00:	4649      	mov	r1, r9
 8003c02:	4638      	mov	r0, r7
 8003c04:	47c0      	blx	r8
 8003c06:	3001      	adds	r0, #1
 8003c08:	d0e6      	beq.n	8003bd8 <_printf_common+0xa4>
 8003c0a:	3601      	adds	r6, #1
 8003c0c:	e7d9      	b.n	8003bc2 <_printf_common+0x8e>
	...

08003c10 <_printf_i>:
 8003c10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c14:	460c      	mov	r4, r1
 8003c16:	4691      	mov	r9, r2
 8003c18:	7e27      	ldrb	r7, [r4, #24]
 8003c1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003c1c:	2f78      	cmp	r7, #120	; 0x78
 8003c1e:	4680      	mov	r8, r0
 8003c20:	469a      	mov	sl, r3
 8003c22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c26:	d807      	bhi.n	8003c38 <_printf_i+0x28>
 8003c28:	2f62      	cmp	r7, #98	; 0x62
 8003c2a:	d80a      	bhi.n	8003c42 <_printf_i+0x32>
 8003c2c:	2f00      	cmp	r7, #0
 8003c2e:	f000 80d8 	beq.w	8003de2 <_printf_i+0x1d2>
 8003c32:	2f58      	cmp	r7, #88	; 0x58
 8003c34:	f000 80a3 	beq.w	8003d7e <_printf_i+0x16e>
 8003c38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003c3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c40:	e03a      	b.n	8003cb8 <_printf_i+0xa8>
 8003c42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c46:	2b15      	cmp	r3, #21
 8003c48:	d8f6      	bhi.n	8003c38 <_printf_i+0x28>
 8003c4a:	a001      	add	r0, pc, #4	; (adr r0, 8003c50 <_printf_i+0x40>)
 8003c4c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003c50:	08003ca9 	.word	0x08003ca9
 8003c54:	08003cbd 	.word	0x08003cbd
 8003c58:	08003c39 	.word	0x08003c39
 8003c5c:	08003c39 	.word	0x08003c39
 8003c60:	08003c39 	.word	0x08003c39
 8003c64:	08003c39 	.word	0x08003c39
 8003c68:	08003cbd 	.word	0x08003cbd
 8003c6c:	08003c39 	.word	0x08003c39
 8003c70:	08003c39 	.word	0x08003c39
 8003c74:	08003c39 	.word	0x08003c39
 8003c78:	08003c39 	.word	0x08003c39
 8003c7c:	08003dc9 	.word	0x08003dc9
 8003c80:	08003ced 	.word	0x08003ced
 8003c84:	08003dab 	.word	0x08003dab
 8003c88:	08003c39 	.word	0x08003c39
 8003c8c:	08003c39 	.word	0x08003c39
 8003c90:	08003deb 	.word	0x08003deb
 8003c94:	08003c39 	.word	0x08003c39
 8003c98:	08003ced 	.word	0x08003ced
 8003c9c:	08003c39 	.word	0x08003c39
 8003ca0:	08003c39 	.word	0x08003c39
 8003ca4:	08003db3 	.word	0x08003db3
 8003ca8:	680b      	ldr	r3, [r1, #0]
 8003caa:	1d1a      	adds	r2, r3, #4
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	600a      	str	r2, [r1, #0]
 8003cb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003cb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e0a3      	b.n	8003e04 <_printf_i+0x1f4>
 8003cbc:	6825      	ldr	r5, [r4, #0]
 8003cbe:	6808      	ldr	r0, [r1, #0]
 8003cc0:	062e      	lsls	r6, r5, #24
 8003cc2:	f100 0304 	add.w	r3, r0, #4
 8003cc6:	d50a      	bpl.n	8003cde <_printf_i+0xce>
 8003cc8:	6805      	ldr	r5, [r0, #0]
 8003cca:	600b      	str	r3, [r1, #0]
 8003ccc:	2d00      	cmp	r5, #0
 8003cce:	da03      	bge.n	8003cd8 <_printf_i+0xc8>
 8003cd0:	232d      	movs	r3, #45	; 0x2d
 8003cd2:	426d      	negs	r5, r5
 8003cd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cd8:	485e      	ldr	r0, [pc, #376]	; (8003e54 <_printf_i+0x244>)
 8003cda:	230a      	movs	r3, #10
 8003cdc:	e019      	b.n	8003d12 <_printf_i+0x102>
 8003cde:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003ce2:	6805      	ldr	r5, [r0, #0]
 8003ce4:	600b      	str	r3, [r1, #0]
 8003ce6:	bf18      	it	ne
 8003ce8:	b22d      	sxthne	r5, r5
 8003cea:	e7ef      	b.n	8003ccc <_printf_i+0xbc>
 8003cec:	680b      	ldr	r3, [r1, #0]
 8003cee:	6825      	ldr	r5, [r4, #0]
 8003cf0:	1d18      	adds	r0, r3, #4
 8003cf2:	6008      	str	r0, [r1, #0]
 8003cf4:	0628      	lsls	r0, r5, #24
 8003cf6:	d501      	bpl.n	8003cfc <_printf_i+0xec>
 8003cf8:	681d      	ldr	r5, [r3, #0]
 8003cfa:	e002      	b.n	8003d02 <_printf_i+0xf2>
 8003cfc:	0669      	lsls	r1, r5, #25
 8003cfe:	d5fb      	bpl.n	8003cf8 <_printf_i+0xe8>
 8003d00:	881d      	ldrh	r5, [r3, #0]
 8003d02:	4854      	ldr	r0, [pc, #336]	; (8003e54 <_printf_i+0x244>)
 8003d04:	2f6f      	cmp	r7, #111	; 0x6f
 8003d06:	bf0c      	ite	eq
 8003d08:	2308      	moveq	r3, #8
 8003d0a:	230a      	movne	r3, #10
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d12:	6866      	ldr	r6, [r4, #4]
 8003d14:	60a6      	str	r6, [r4, #8]
 8003d16:	2e00      	cmp	r6, #0
 8003d18:	bfa2      	ittt	ge
 8003d1a:	6821      	ldrge	r1, [r4, #0]
 8003d1c:	f021 0104 	bicge.w	r1, r1, #4
 8003d20:	6021      	strge	r1, [r4, #0]
 8003d22:	b90d      	cbnz	r5, 8003d28 <_printf_i+0x118>
 8003d24:	2e00      	cmp	r6, #0
 8003d26:	d04d      	beq.n	8003dc4 <_printf_i+0x1b4>
 8003d28:	4616      	mov	r6, r2
 8003d2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d2e:	fb03 5711 	mls	r7, r3, r1, r5
 8003d32:	5dc7      	ldrb	r7, [r0, r7]
 8003d34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d38:	462f      	mov	r7, r5
 8003d3a:	42bb      	cmp	r3, r7
 8003d3c:	460d      	mov	r5, r1
 8003d3e:	d9f4      	bls.n	8003d2a <_printf_i+0x11a>
 8003d40:	2b08      	cmp	r3, #8
 8003d42:	d10b      	bne.n	8003d5c <_printf_i+0x14c>
 8003d44:	6823      	ldr	r3, [r4, #0]
 8003d46:	07df      	lsls	r7, r3, #31
 8003d48:	d508      	bpl.n	8003d5c <_printf_i+0x14c>
 8003d4a:	6923      	ldr	r3, [r4, #16]
 8003d4c:	6861      	ldr	r1, [r4, #4]
 8003d4e:	4299      	cmp	r1, r3
 8003d50:	bfde      	ittt	le
 8003d52:	2330      	movle	r3, #48	; 0x30
 8003d54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d5c:	1b92      	subs	r2, r2, r6
 8003d5e:	6122      	str	r2, [r4, #16]
 8003d60:	f8cd a000 	str.w	sl, [sp]
 8003d64:	464b      	mov	r3, r9
 8003d66:	aa03      	add	r2, sp, #12
 8003d68:	4621      	mov	r1, r4
 8003d6a:	4640      	mov	r0, r8
 8003d6c:	f7ff fee2 	bl	8003b34 <_printf_common>
 8003d70:	3001      	adds	r0, #1
 8003d72:	d14c      	bne.n	8003e0e <_printf_i+0x1fe>
 8003d74:	f04f 30ff 	mov.w	r0, #4294967295
 8003d78:	b004      	add	sp, #16
 8003d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d7e:	4835      	ldr	r0, [pc, #212]	; (8003e54 <_printf_i+0x244>)
 8003d80:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003d84:	6823      	ldr	r3, [r4, #0]
 8003d86:	680e      	ldr	r6, [r1, #0]
 8003d88:	061f      	lsls	r7, r3, #24
 8003d8a:	f856 5b04 	ldr.w	r5, [r6], #4
 8003d8e:	600e      	str	r6, [r1, #0]
 8003d90:	d514      	bpl.n	8003dbc <_printf_i+0x1ac>
 8003d92:	07d9      	lsls	r1, r3, #31
 8003d94:	bf44      	itt	mi
 8003d96:	f043 0320 	orrmi.w	r3, r3, #32
 8003d9a:	6023      	strmi	r3, [r4, #0]
 8003d9c:	b91d      	cbnz	r5, 8003da6 <_printf_i+0x196>
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	f023 0320 	bic.w	r3, r3, #32
 8003da4:	6023      	str	r3, [r4, #0]
 8003da6:	2310      	movs	r3, #16
 8003da8:	e7b0      	b.n	8003d0c <_printf_i+0xfc>
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	f043 0320 	orr.w	r3, r3, #32
 8003db0:	6023      	str	r3, [r4, #0]
 8003db2:	2378      	movs	r3, #120	; 0x78
 8003db4:	4828      	ldr	r0, [pc, #160]	; (8003e58 <_printf_i+0x248>)
 8003db6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003dba:	e7e3      	b.n	8003d84 <_printf_i+0x174>
 8003dbc:	065e      	lsls	r6, r3, #25
 8003dbe:	bf48      	it	mi
 8003dc0:	b2ad      	uxthmi	r5, r5
 8003dc2:	e7e6      	b.n	8003d92 <_printf_i+0x182>
 8003dc4:	4616      	mov	r6, r2
 8003dc6:	e7bb      	b.n	8003d40 <_printf_i+0x130>
 8003dc8:	680b      	ldr	r3, [r1, #0]
 8003dca:	6826      	ldr	r6, [r4, #0]
 8003dcc:	6960      	ldr	r0, [r4, #20]
 8003dce:	1d1d      	adds	r5, r3, #4
 8003dd0:	600d      	str	r5, [r1, #0]
 8003dd2:	0635      	lsls	r5, r6, #24
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	d501      	bpl.n	8003ddc <_printf_i+0x1cc>
 8003dd8:	6018      	str	r0, [r3, #0]
 8003dda:	e002      	b.n	8003de2 <_printf_i+0x1d2>
 8003ddc:	0671      	lsls	r1, r6, #25
 8003dde:	d5fb      	bpl.n	8003dd8 <_printf_i+0x1c8>
 8003de0:	8018      	strh	r0, [r3, #0]
 8003de2:	2300      	movs	r3, #0
 8003de4:	6123      	str	r3, [r4, #16]
 8003de6:	4616      	mov	r6, r2
 8003de8:	e7ba      	b.n	8003d60 <_printf_i+0x150>
 8003dea:	680b      	ldr	r3, [r1, #0]
 8003dec:	1d1a      	adds	r2, r3, #4
 8003dee:	600a      	str	r2, [r1, #0]
 8003df0:	681e      	ldr	r6, [r3, #0]
 8003df2:	6862      	ldr	r2, [r4, #4]
 8003df4:	2100      	movs	r1, #0
 8003df6:	4630      	mov	r0, r6
 8003df8:	f7fc fa0a 	bl	8000210 <memchr>
 8003dfc:	b108      	cbz	r0, 8003e02 <_printf_i+0x1f2>
 8003dfe:	1b80      	subs	r0, r0, r6
 8003e00:	6060      	str	r0, [r4, #4]
 8003e02:	6863      	ldr	r3, [r4, #4]
 8003e04:	6123      	str	r3, [r4, #16]
 8003e06:	2300      	movs	r3, #0
 8003e08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e0c:	e7a8      	b.n	8003d60 <_printf_i+0x150>
 8003e0e:	6923      	ldr	r3, [r4, #16]
 8003e10:	4632      	mov	r2, r6
 8003e12:	4649      	mov	r1, r9
 8003e14:	4640      	mov	r0, r8
 8003e16:	47d0      	blx	sl
 8003e18:	3001      	adds	r0, #1
 8003e1a:	d0ab      	beq.n	8003d74 <_printf_i+0x164>
 8003e1c:	6823      	ldr	r3, [r4, #0]
 8003e1e:	079b      	lsls	r3, r3, #30
 8003e20:	d413      	bmi.n	8003e4a <_printf_i+0x23a>
 8003e22:	68e0      	ldr	r0, [r4, #12]
 8003e24:	9b03      	ldr	r3, [sp, #12]
 8003e26:	4298      	cmp	r0, r3
 8003e28:	bfb8      	it	lt
 8003e2a:	4618      	movlt	r0, r3
 8003e2c:	e7a4      	b.n	8003d78 <_printf_i+0x168>
 8003e2e:	2301      	movs	r3, #1
 8003e30:	4632      	mov	r2, r6
 8003e32:	4649      	mov	r1, r9
 8003e34:	4640      	mov	r0, r8
 8003e36:	47d0      	blx	sl
 8003e38:	3001      	adds	r0, #1
 8003e3a:	d09b      	beq.n	8003d74 <_printf_i+0x164>
 8003e3c:	3501      	adds	r5, #1
 8003e3e:	68e3      	ldr	r3, [r4, #12]
 8003e40:	9903      	ldr	r1, [sp, #12]
 8003e42:	1a5b      	subs	r3, r3, r1
 8003e44:	42ab      	cmp	r3, r5
 8003e46:	dcf2      	bgt.n	8003e2e <_printf_i+0x21e>
 8003e48:	e7eb      	b.n	8003e22 <_printf_i+0x212>
 8003e4a:	2500      	movs	r5, #0
 8003e4c:	f104 0619 	add.w	r6, r4, #25
 8003e50:	e7f5      	b.n	8003e3e <_printf_i+0x22e>
 8003e52:	bf00      	nop
 8003e54:	080040d5 	.word	0x080040d5
 8003e58:	080040e6 	.word	0x080040e6

08003e5c <_sbrk_r>:
 8003e5c:	b538      	push	{r3, r4, r5, lr}
 8003e5e:	4d06      	ldr	r5, [pc, #24]	; (8003e78 <_sbrk_r+0x1c>)
 8003e60:	2300      	movs	r3, #0
 8003e62:	4604      	mov	r4, r0
 8003e64:	4608      	mov	r0, r1
 8003e66:	602b      	str	r3, [r5, #0]
 8003e68:	f7fc fe28 	bl	8000abc <_sbrk>
 8003e6c:	1c43      	adds	r3, r0, #1
 8003e6e:	d102      	bne.n	8003e76 <_sbrk_r+0x1a>
 8003e70:	682b      	ldr	r3, [r5, #0]
 8003e72:	b103      	cbz	r3, 8003e76 <_sbrk_r+0x1a>
 8003e74:	6023      	str	r3, [r4, #0]
 8003e76:	bd38      	pop	{r3, r4, r5, pc}
 8003e78:	20000154 	.word	0x20000154

08003e7c <__sread>:
 8003e7c:	b510      	push	{r4, lr}
 8003e7e:	460c      	mov	r4, r1
 8003e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e84:	f000 f8a0 	bl	8003fc8 <_read_r>
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	bfab      	itete	ge
 8003e8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003e8e:	89a3      	ldrhlt	r3, [r4, #12]
 8003e90:	181b      	addge	r3, r3, r0
 8003e92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003e96:	bfac      	ite	ge
 8003e98:	6563      	strge	r3, [r4, #84]	; 0x54
 8003e9a:	81a3      	strhlt	r3, [r4, #12]
 8003e9c:	bd10      	pop	{r4, pc}

08003e9e <__swrite>:
 8003e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea2:	461f      	mov	r7, r3
 8003ea4:	898b      	ldrh	r3, [r1, #12]
 8003ea6:	05db      	lsls	r3, r3, #23
 8003ea8:	4605      	mov	r5, r0
 8003eaa:	460c      	mov	r4, r1
 8003eac:	4616      	mov	r6, r2
 8003eae:	d505      	bpl.n	8003ebc <__swrite+0x1e>
 8003eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f000 f868 	bl	8003f8c <_lseek_r>
 8003ebc:	89a3      	ldrh	r3, [r4, #12]
 8003ebe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ec2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ec6:	81a3      	strh	r3, [r4, #12]
 8003ec8:	4632      	mov	r2, r6
 8003eca:	463b      	mov	r3, r7
 8003ecc:	4628      	mov	r0, r5
 8003ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed2:	f000 b817 	b.w	8003f04 <_write_r>

08003ed6 <__sseek>:
 8003ed6:	b510      	push	{r4, lr}
 8003ed8:	460c      	mov	r4, r1
 8003eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ede:	f000 f855 	bl	8003f8c <_lseek_r>
 8003ee2:	1c43      	adds	r3, r0, #1
 8003ee4:	89a3      	ldrh	r3, [r4, #12]
 8003ee6:	bf15      	itete	ne
 8003ee8:	6560      	strne	r0, [r4, #84]	; 0x54
 8003eea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003eee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003ef2:	81a3      	strheq	r3, [r4, #12]
 8003ef4:	bf18      	it	ne
 8003ef6:	81a3      	strhne	r3, [r4, #12]
 8003ef8:	bd10      	pop	{r4, pc}

08003efa <__sclose>:
 8003efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003efe:	f000 b813 	b.w	8003f28 <_close_r>
	...

08003f04 <_write_r>:
 8003f04:	b538      	push	{r3, r4, r5, lr}
 8003f06:	4d07      	ldr	r5, [pc, #28]	; (8003f24 <_write_r+0x20>)
 8003f08:	4604      	mov	r4, r0
 8003f0a:	4608      	mov	r0, r1
 8003f0c:	4611      	mov	r1, r2
 8003f0e:	2200      	movs	r2, #0
 8003f10:	602a      	str	r2, [r5, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	f7fc fc98 	bl	8000848 <_write>
 8003f18:	1c43      	adds	r3, r0, #1
 8003f1a:	d102      	bne.n	8003f22 <_write_r+0x1e>
 8003f1c:	682b      	ldr	r3, [r5, #0]
 8003f1e:	b103      	cbz	r3, 8003f22 <_write_r+0x1e>
 8003f20:	6023      	str	r3, [r4, #0]
 8003f22:	bd38      	pop	{r3, r4, r5, pc}
 8003f24:	20000154 	.word	0x20000154

08003f28 <_close_r>:
 8003f28:	b538      	push	{r3, r4, r5, lr}
 8003f2a:	4d06      	ldr	r5, [pc, #24]	; (8003f44 <_close_r+0x1c>)
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	4604      	mov	r4, r0
 8003f30:	4608      	mov	r0, r1
 8003f32:	602b      	str	r3, [r5, #0]
 8003f34:	f7fc fcb4 	bl	80008a0 <_close>
 8003f38:	1c43      	adds	r3, r0, #1
 8003f3a:	d102      	bne.n	8003f42 <_close_r+0x1a>
 8003f3c:	682b      	ldr	r3, [r5, #0]
 8003f3e:	b103      	cbz	r3, 8003f42 <_close_r+0x1a>
 8003f40:	6023      	str	r3, [r4, #0]
 8003f42:	bd38      	pop	{r3, r4, r5, pc}
 8003f44:	20000154 	.word	0x20000154

08003f48 <_fstat_r>:
 8003f48:	b538      	push	{r3, r4, r5, lr}
 8003f4a:	4d07      	ldr	r5, [pc, #28]	; (8003f68 <_fstat_r+0x20>)
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	4604      	mov	r4, r0
 8003f50:	4608      	mov	r0, r1
 8003f52:	4611      	mov	r1, r2
 8003f54:	602b      	str	r3, [r5, #0]
 8003f56:	f7fc fcf3 	bl	8000940 <_fstat>
 8003f5a:	1c43      	adds	r3, r0, #1
 8003f5c:	d102      	bne.n	8003f64 <_fstat_r+0x1c>
 8003f5e:	682b      	ldr	r3, [r5, #0]
 8003f60:	b103      	cbz	r3, 8003f64 <_fstat_r+0x1c>
 8003f62:	6023      	str	r3, [r4, #0]
 8003f64:	bd38      	pop	{r3, r4, r5, pc}
 8003f66:	bf00      	nop
 8003f68:	20000154 	.word	0x20000154

08003f6c <_isatty_r>:
 8003f6c:	b538      	push	{r3, r4, r5, lr}
 8003f6e:	4d06      	ldr	r5, [pc, #24]	; (8003f88 <_isatty_r+0x1c>)
 8003f70:	2300      	movs	r3, #0
 8003f72:	4604      	mov	r4, r0
 8003f74:	4608      	mov	r0, r1
 8003f76:	602b      	str	r3, [r5, #0]
 8003f78:	f7fc fc50 	bl	800081c <_isatty>
 8003f7c:	1c43      	adds	r3, r0, #1
 8003f7e:	d102      	bne.n	8003f86 <_isatty_r+0x1a>
 8003f80:	682b      	ldr	r3, [r5, #0]
 8003f82:	b103      	cbz	r3, 8003f86 <_isatty_r+0x1a>
 8003f84:	6023      	str	r3, [r4, #0]
 8003f86:	bd38      	pop	{r3, r4, r5, pc}
 8003f88:	20000154 	.word	0x20000154

08003f8c <_lseek_r>:
 8003f8c:	b538      	push	{r3, r4, r5, lr}
 8003f8e:	4d07      	ldr	r5, [pc, #28]	; (8003fac <_lseek_r+0x20>)
 8003f90:	4604      	mov	r4, r0
 8003f92:	4608      	mov	r0, r1
 8003f94:	4611      	mov	r1, r2
 8003f96:	2200      	movs	r2, #0
 8003f98:	602a      	str	r2, [r5, #0]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	f7fc fc97 	bl	80008ce <_lseek>
 8003fa0:	1c43      	adds	r3, r0, #1
 8003fa2:	d102      	bne.n	8003faa <_lseek_r+0x1e>
 8003fa4:	682b      	ldr	r3, [r5, #0]
 8003fa6:	b103      	cbz	r3, 8003faa <_lseek_r+0x1e>
 8003fa8:	6023      	str	r3, [r4, #0]
 8003faa:	bd38      	pop	{r3, r4, r5, pc}
 8003fac:	20000154 	.word	0x20000154

08003fb0 <__malloc_lock>:
 8003fb0:	4801      	ldr	r0, [pc, #4]	; (8003fb8 <__malloc_lock+0x8>)
 8003fb2:	f7ff bb4d 	b.w	8003650 <__retarget_lock_acquire_recursive>
 8003fb6:	bf00      	nop
 8003fb8:	2000014c 	.word	0x2000014c

08003fbc <__malloc_unlock>:
 8003fbc:	4801      	ldr	r0, [pc, #4]	; (8003fc4 <__malloc_unlock+0x8>)
 8003fbe:	f7ff bb48 	b.w	8003652 <__retarget_lock_release_recursive>
 8003fc2:	bf00      	nop
 8003fc4:	2000014c 	.word	0x2000014c

08003fc8 <_read_r>:
 8003fc8:	b538      	push	{r3, r4, r5, lr}
 8003fca:	4d07      	ldr	r5, [pc, #28]	; (8003fe8 <_read_r+0x20>)
 8003fcc:	4604      	mov	r4, r0
 8003fce:	4608      	mov	r0, r1
 8003fd0:	4611      	mov	r1, r2
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	602a      	str	r2, [r5, #0]
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	f7fc fc8a 	bl	80008f0 <_read>
 8003fdc:	1c43      	adds	r3, r0, #1
 8003fde:	d102      	bne.n	8003fe6 <_read_r+0x1e>
 8003fe0:	682b      	ldr	r3, [r5, #0]
 8003fe2:	b103      	cbz	r3, 8003fe6 <_read_r+0x1e>
 8003fe4:	6023      	str	r3, [r4, #0]
 8003fe6:	bd38      	pop	{r3, r4, r5, pc}
 8003fe8:	20000154 	.word	0x20000154

08003fec <_init>:
 8003fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fee:	bf00      	nop
 8003ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ff2:	bc08      	pop	{r3}
 8003ff4:	469e      	mov	lr, r3
 8003ff6:	4770      	bx	lr

08003ff8 <_fini>:
 8003ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ffa:	bf00      	nop
 8003ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffe:	bc08      	pop	{r3}
 8004000:	469e      	mov	lr, r3
 8004002:	4770      	bx	lr
