
// Function: void core_0_2()
[
  0 : core_0_2 bnd=e
  1 : _cst val=1f typ=__i1
  2 : _cst val=3f typ=__i64
  3 : _cst val=0f typ=__i64
  4 : __tmp typ=__i64
  5 : _cst val=49f typ=__i32
  6 : _cst val=-1f typ=__i32
  7 : llvm___aie2___acquire bnd=e
  8 : _cst val=0f
  9 : _cst val=50f typ=__i32
  10 : _cst val=32f
  11 : _cst val=4f
  12 : objFifo_in1_cons_buff_0 typ=__Pvoid bnd=e
  13 : __tmp typ=__i32
  14 : _cst val=2f typ=__i32
  15 : objFifo_out1_buff_0 typ=__Pvoid bnd=e
  16 : _cst val=4f typ=__i32
  17 : __tmp typ=__Pvoid
  18 : _cst val=8f typ=__i32
  19 : _cst val=12f typ=__i32
  20 : _cst val=16f typ=__i32
  21 : _cst val=20f typ=__i32
  22 : _cst val=24f typ=__i32
  23 : _cst val=28f typ=__i32
  24 : _cst val=48f typ=__i32
  25 : _cst val=1f typ=__i32
  26 : llvm___aie2___release bnd=e
  27 : _cst val=51f typ=__i32
  28 : objFifo_in1_cons_buff_1 typ=__Pvoid bnd=e
  29 : objFifo_out1_buff_1 typ=__Pvoid bnd=e
  30 : _cst val=2f typ=__i64
  31 : _cst val=6f typ=__i64
  32 : __tmp typ=__i1
]
Lcore_0_2
{
  { // BB#0
    ( vreg.1 var=1 ) const ( ) <1>;
    ( vreg.2 var=2 ) const ( ) <2>;
    ( vreg.3 var=3 ) const ( ) <3>;
  } #2
  // NOTE: GOTO FROM BB#0 TO BB#1 [HIDDEN]
  do {
    { // no associated BB
      ( vreg.138 var=4 ) entry ( vreg.133 vreg.3 ) <138>;
    } #4
    {
      sync {
        ( vreg.4 var=4 ) sync_link ( vreg.138 ) sid=1 <4>;
      } #6
      { // BB#1
        ( ) chain_tie_loop ( ) <5>;
        ( vreg.6 var=5 ) const ( ) <6>;
        ( vreg.7 var=6 ) const ( ) <7>;
        ( vreg.8 var=7 ) const ( ) <8>;
        ( vreg.9 var=8 ) const ( ) <9>;
        ( ) lcall /* llvm___aie2___acquire */ ( vreg.9 vreg.8 vreg.6 vreg.7 ) <10>;
        ( vreg.11 var=9 ) const ( ) <11>;
        ( vreg.12 var=7 ) const ( ) <12>;
        ( vreg.13 var=8 ) const ( ) <13>;
        ( ) lcall /* llvm___aie2___acquire */ ( vreg.13 vreg.12 vreg.11 vreg.7 ) <14>;
        ( vreg.15 var=10 ) const ( ) <15>;
        ( vreg.16 var=11 ) const ( ) <16>;
        ( vreg.17 var=12 ) global ( vreg.15 vreg.16 ) <17>;
        ( vreg.18 var=13 ) load___i32 ( vreg.17 ) <18>;
        ( vreg.19 var=14 ) const ( ) <19>;
        ( vreg.20 var=13 ) add___i32 ( vreg.18 vreg.19 ) <20>;
        ( vreg.21 var=10 ) const ( ) <21>;
        ( vreg.22 var=11 ) const ( ) <22>;
        ( vreg.23 var=15 ) global ( vreg.21 vreg.22 ) <23>;
        ( ) store___i32 ( vreg.20 vreg.23 ) <24>;
        ( vreg.25 var=16 ) const ( ) <25>;
        ( vreg.26 var=17 ) add___Pvoid ( vreg.17 vreg.25 ) <26>;
        ( vreg.27 var=13 ) load___i32 ( vreg.26 ) <27>;
        ( vreg.28 var=13 ) add___i32 ( vreg.27 vreg.19 ) <28>;
        ( vreg.29 var=17 ) add___Pvoid ( vreg.23 vreg.25 ) <29>;
        ( ) store___i32 ( vreg.28 vreg.29 ) <30>;
        ( vreg.31 var=18 ) const ( ) <31>;
        ( vreg.32 var=17 ) add___Pvoid ( vreg.17 vreg.31 ) <32>;
        ( vreg.33 var=13 ) load___i32 ( vreg.32 ) <33>;
        ( vreg.34 var=13 ) add___i32 ( vreg.33 vreg.19 ) <34>;
        ( vreg.35 var=17 ) add___Pvoid ( vreg.23 vreg.31 ) <35>;
        ( ) store___i32 ( vreg.34 vreg.35 ) <36>;
        ( vreg.37 var=19 ) const ( ) <37>;
        ( vreg.38 var=17 ) add___Pvoid ( vreg.17 vreg.37 ) <38>;
        ( vreg.39 var=13 ) load___i32 ( vreg.38 ) <39>;
        ( vreg.40 var=13 ) add___i32 ( vreg.39 vreg.19 ) <40>;
        ( vreg.41 var=17 ) add___Pvoid ( vreg.23 vreg.37 ) <41>;
        ( ) store___i32 ( vreg.40 vreg.41 ) <42>;
        ( vreg.43 var=20 ) const ( ) <43>;
        ( vreg.44 var=17 ) add___Pvoid ( vreg.17 vreg.43 ) <44>;
        ( vreg.45 var=13 ) load___i32 ( vreg.44 ) <45>;
        ( vreg.46 var=13 ) add___i32 ( vreg.45 vreg.19 ) <46>;
        ( vreg.47 var=17 ) add___Pvoid ( vreg.23 vreg.43 ) <47>;
        ( ) store___i32 ( vreg.46 vreg.47 ) <48>;
        ( vreg.49 var=21 ) const ( ) <49>;
        ( vreg.50 var=17 ) add___Pvoid ( vreg.17 vreg.49 ) <50>;
        ( vreg.51 var=13 ) load___i32 ( vreg.50 ) <51>;
        ( vreg.52 var=13 ) add___i32 ( vreg.51 vreg.19 ) <52>;
        ( vreg.53 var=17 ) add___Pvoid ( vreg.23 vreg.49 ) <53>;
        ( ) store___i32 ( vreg.52 vreg.53 ) <54>;
        ( vreg.55 var=22 ) const ( ) <55>;
        ( vreg.56 var=17 ) add___Pvoid ( vreg.17 vreg.55 ) <56>;
        ( vreg.57 var=13 ) load___i32 ( vreg.56 ) <57>;
        ( vreg.58 var=13 ) add___i32 ( vreg.57 vreg.19 ) <58>;
        ( vreg.59 var=17 ) add___Pvoid ( vreg.23 vreg.55 ) <59>;
        ( ) store___i32 ( vreg.58 vreg.59 ) <60>;
        ( vreg.61 var=23 ) const ( ) <61>;
        ( vreg.62 var=17 ) add___Pvoid ( vreg.17 vreg.61 ) <62>;
        ( vreg.63 var=13 ) load___i32 ( vreg.62 ) <63>;
        ( vreg.64 var=13 ) add___i32 ( vreg.63 vreg.19 ) <64>;
        ( vreg.65 var=17 ) add___Pvoid ( vreg.23 vreg.61 ) <65>;
        ( ) store___i32 ( vreg.64 vreg.65 ) <66>;
        ( vreg.67 var=24 ) const ( ) <67>;
        ( vreg.68 var=25 ) const ( ) <68>;
        ( vreg.69 var=26 ) const ( ) <69>;
        ( vreg.70 var=8 ) const ( ) <70>;
        ( ) lcall /* llvm___aie2___release */ ( vreg.70 vreg.69 vreg.67 vreg.68 ) <71>;
        ( vreg.72 var=27 ) const ( ) <72>;
        ( vreg.73 var=26 ) const ( ) <73>;
        ( vreg.74 var=8 ) const ( ) <74>;
        ( ) lcall /* llvm___aie2___release */ ( vreg.74 vreg.73 vreg.72 vreg.68 ) <75>;
        ( vreg.76 var=7 ) const ( ) <76>;
        ( vreg.77 var=8 ) const ( ) <77>;
        ( ) lcall /* llvm___aie2___acquire */ ( vreg.77 vreg.76 vreg.6 vreg.7 ) <78>;
        ( vreg.79 var=7 ) const ( ) <79>;
        ( vreg.80 var=8 ) const ( ) <80>;
        ( ) lcall /* llvm___aie2___acquire */ ( vreg.80 vreg.79 vreg.11 vreg.7 ) <81>;
        ( vreg.82 var=10 ) const ( ) <82>;
        ( vreg.83 var=11 ) const ( ) <83>;
        ( vreg.84 var=28 ) global ( vreg.82 vreg.83 ) <84>;
        ( vreg.85 var=13 ) load___i32 ( vreg.84 ) <85>;
        ( vreg.86 var=13 ) add___i32 ( vreg.85 vreg.19 ) <86>;
        ( vreg.87 var=10 ) const ( ) <87>;
        ( vreg.88 var=11 ) const ( ) <88>;
        ( vreg.89 var=29 ) global ( vreg.87 vreg.88 ) <89>;
        ( ) store___i32 ( vreg.86 vreg.89 ) <90>;
        ( vreg.91 var=17 ) add___Pvoid ( vreg.84 vreg.25 ) <91>;
        ( vreg.92 var=13 ) load___i32 ( vreg.91 ) <92>;
        ( vreg.93 var=13 ) add___i32 ( vreg.92 vreg.19 ) <93>;
        ( vreg.94 var=17 ) add___Pvoid ( vreg.89 vreg.25 ) <94>;
        ( ) store___i32 ( vreg.93 vreg.94 ) <95>;
        ( vreg.96 var=17 ) add___Pvoid ( vreg.84 vreg.31 ) <96>;
        ( vreg.97 var=13 ) load___i32 ( vreg.96 ) <97>;
        ( vreg.98 var=13 ) add___i32 ( vreg.97 vreg.19 ) <98>;
        ( vreg.99 var=17 ) add___Pvoid ( vreg.89 vreg.31 ) <99>;
        ( ) store___i32 ( vreg.98 vreg.99 ) <100>;
        ( vreg.101 var=17 ) add___Pvoid ( vreg.84 vreg.37 ) <101>;
        ( vreg.102 var=13 ) load___i32 ( vreg.101 ) <102>;
        ( vreg.103 var=13 ) add___i32 ( vreg.102 vreg.19 ) <103>;
        ( vreg.104 var=17 ) add___Pvoid ( vreg.89 vreg.37 ) <104>;
        ( ) store___i32 ( vreg.103 vreg.104 ) <105>;
        ( vreg.106 var=17 ) add___Pvoid ( vreg.84 vreg.43 ) <106>;
        ( vreg.107 var=13 ) load___i32 ( vreg.106 ) <107>;
        ( vreg.108 var=13 ) add___i32 ( vreg.107 vreg.19 ) <108>;
        ( vreg.109 var=17 ) add___Pvoid ( vreg.89 vreg.43 ) <109>;
        ( ) store___i32 ( vreg.108 vreg.109 ) <110>;
        ( vreg.111 var=17 ) add___Pvoid ( vreg.84 vreg.49 ) <111>;
        ( vreg.112 var=13 ) load___i32 ( vreg.111 ) <112>;
        ( vreg.113 var=13 ) add___i32 ( vreg.112 vreg.19 ) <113>;
        ( vreg.114 var=17 ) add___Pvoid ( vreg.89 vreg.49 ) <114>;
        ( ) store___i32 ( vreg.113 vreg.114 ) <115>;
        ( vreg.116 var=17 ) add___Pvoid ( vreg.84 vreg.55 ) <116>;
        ( vreg.117 var=13 ) load___i32 ( vreg.116 ) <117>;
        ( vreg.118 var=13 ) add___i32 ( vreg.117 vreg.19 ) <118>;
        ( vreg.119 var=17 ) add___Pvoid ( vreg.89 vreg.55 ) <119>;
        ( ) store___i32 ( vreg.118 vreg.119 ) <120>;
        ( vreg.121 var=17 ) add___Pvoid ( vreg.84 vreg.61 ) <121>;
        ( vreg.122 var=13 ) load___i32 ( vreg.121 ) <122>;
        ( vreg.123 var=13 ) add___i32 ( vreg.122 vreg.19 ) <123>;
        ( vreg.124 var=17 ) add___Pvoid ( vreg.89 vreg.61 ) <124>;
        ( ) store___i32 ( vreg.123 vreg.124 ) <125>;
        ( vreg.126 var=26 ) const ( ) <126>;
        ( vreg.127 var=8 ) const ( ) <127>;
        ( ) lcall /* llvm___aie2___release */ ( vreg.127 vreg.126 vreg.67 vreg.68 ) <128>;
        ( vreg.129 var=26 ) const ( ) <129>;
        ( vreg.130 var=8 ) const ( ) <130>;
        ( ) lcall_tail /* llvm___aie2___release */ ( vreg.130 vreg.129 vreg.72 vreg.68 ) <131>;
        ( vreg.132 var=30 ) const ( ) <132>;
        ( vreg.133 var=4 ) add___i64 ( vreg.4 vreg.132 ) <133>;
        ( vreg.134 var=31 ) const ( ) <134>;
        ( vreg.135 var=32 ) setult___i64 ( vreg.4 vreg.134 ) <135>;
        ( vreg.136 var=13 ) zext___i1___i32 ( vreg.135 ) <136>;
      } #7
      if {
        { // no associated BB
          ( ) if_expr ( vreg.135 ) <137>;
        } #9
        {
          // NOTE: GOTO FROM BB#1 TO BB#1 [HIDDEN]
        } #10
        {
          // NOTE: GOTO FROM BB#1 TO BB#2 [HIDDEN]
        } #11
        { // no associated BB
        } #12
      } #8 // if
    } #5
    { // no associated BB
      ( ) while_expr ( vreg.135 ) <139>;
      ( ) backedge_taken_count ( vreg.2 ) <140>;
    } #13
  } #3// do_while
  // NOTE: GOTO FROM BB#1 TO BB#2 [HIDDEN]
  { // BB#2
    ( ) return ( ) <141>;
  } #14 nxt=-2
} #1
0 : 'core_0_2';
----------
0 : (0,0:0,0);
----------
==========alias_info
18 : 1;
24 : 0;
27 : 1;
30 : 0;
33 : 1;
36 : 0;
39 : 1;
42 : 0;
45 : 1;
48 : 0;
51 : 1;
54 : 0;
57 : 1;
60 : 0;
63 : 1;
66 : 0;
85 : 1;
90 : 0;
92 : 1;
95 : 0;
97 : 1;
100 : 0;
102 : 1;
105 : 0;
107 : 1;
110 : 0;
112 : 1;
115 : 0;
117 : 1;
120 : 0;
122 : 1;
125 : 0;

// Function: void llvm___aie2___acquire(i32 , i32 )
[
  0 : llvm___aie2___acquire bnd=e
  1 : _cst val=1f typ=__i1
  2 : __arg0 typ=__i32
  3 : __arg1 typ=__i32
  4 : _Z25chess_separator_schedulerv bnd=e
  5 : _cst val=0f
  6 : __regcall3__chessintr_void_acquire_guarded___uint___uint bnd=e
]
Lllvm___aie2___acquire
{
  { // BB#0
    ( vreg.1 var=1 ) const ( ) <1>;
    ( vreg.2 var=2 ) inp ( ) <2>;
    ( vreg.3 var=3 ) inp ( ) <3>;
    ( ) chain_tie_volatile ( ) <4>;
    ( vreg.5 var=4 ) const ( ) <5>;
    ( vreg.6 var=5 ) const ( ) <6>;
    ( ) lcall /* _Z25chess_separator_schedulerv */ ( vreg.6 vreg.5 ) <7>;
    ( vreg.8 var=6 ) const ( ) <8>;
    ( vreg.9 var=5 ) const ( ) <9>;
    ( ) lcall /* __regcall3__chessintr_void_acquire_guarded___uint___uint */ ( vreg.9 vreg.8 vreg.2 vreg.3 ) <10>;
    ( vreg.11 var=4 ) const ( ) <11>;
    ( vreg.12 var=5 ) const ( ) <12>;
    ( ) lcall /* _Z25chess_separator_schedulerv */ ( vreg.12 vreg.11 ) <13>;
    ( ) chain_tie_volatile ( ) <14>;
    ( ) return ( ) <15>;
  } #2 nxt=-2
} #1
0 : 'llvm___aie2___acquire';
----------
0 : (0,0:0,0);
----------
==========alias_info
4 :;
14 :;

// Function: void llvm___aie2___release(i32 , i32 )
[
  0 : llvm___aie2___release bnd=e
  1 : _cst val=1f typ=__i1
  2 : __arg0 typ=__i32
  3 : __arg1 typ=__i32
  4 : _Z25chess_separator_schedulerv bnd=e
  5 : _cst val=0f
  6 : __regcall3__chessintr_void_release_guarded___uint___sint bnd=e
]
Lllvm___aie2___release
{
  { // BB#0
    ( vreg.1 var=1 ) const ( ) <1>;
    ( vreg.2 var=2 ) inp ( ) <2>;
    ( vreg.3 var=3 ) inp ( ) <3>;
    ( ) chain_tie_volatile ( ) <4>;
    ( vreg.5 var=4 ) const ( ) <5>;
    ( vreg.6 var=5 ) const ( ) <6>;
    ( ) lcall /* _Z25chess_separator_schedulerv */ ( vreg.6 vreg.5 ) <7>;
    ( vreg.8 var=6 ) const ( ) <8>;
    ( vreg.9 var=5 ) const ( ) <9>;
    ( ) lcall /* __regcall3__chessintr_void_release_guarded___uint___sint */ ( vreg.9 vreg.8 vreg.2 vreg.3 ) <10>;
    ( vreg.11 var=4 ) const ( ) <11>;
    ( vreg.12 var=5 ) const ( ) <12>;
    ( ) lcall /* _Z25chess_separator_schedulerv */ ( vreg.12 vreg.11 ) <13>;
    ( ) chain_tie_volatile ( ) <14>;
    ( ) return ( ) <15>;
  } #2 nxt=-2
} #1
0 : 'llvm___aie2___release';
----------
0 : (0,0:0,0);
----------
==========alias_info
4 :;
14 :;

// Function: void llvm___aie___event0()
[
  0 : llvm___aie___event0 bnd=e
  1 : _cst val=1f typ=__i1
  2 : _cst val=0f typ=uint2_t
  3 : __regcall3__chessintr_void_event_uint2_t bnd=e
  4 : _cst val=0f
]
Lllvm___aie___event0
{
  { // BB#0
    ( vreg.1 var=1 ) const ( ) <1>;
    ( vreg.2 var=2 ) const ( ) <2>;
    ( vreg.3 var=3 ) const ( ) <3>;
    ( vreg.4 var=4 ) const ( ) <4>;
    ( ) lcall_tail /* __regcall3__chessintr_void_event_uint2_t */ ( vreg.4 vreg.3 vreg.2 ) <5>;
    ( ) return ( ) <6>;
  } #2 nxt=-2
} #1
0 : 'llvm___aie___event0';
----------
0 : (0,0:0,0);
----------

// Function: void llvm___aie___event1()
[
  0 : llvm___aie___event1 bnd=e
  1 : _cst val=1f typ=__i1
  2 : _cst val=1f typ=uint2_t
  3 : __regcall3__chessintr_void_event_uint2_t bnd=e
  4 : _cst val=0f
]
Lllvm___aie___event1
{
  { // BB#0
    ( vreg.1 var=1 ) const ( ) <1>;
    ( vreg.2 var=2 ) const ( ) <2>;
    ( vreg.3 var=3 ) const ( ) <3>;
    ( vreg.4 var=4 ) const ( ) <4>;
    ( ) lcall_tail /* __regcall3__chessintr_void_event_uint2_t */ ( vreg.4 vreg.3 vreg.2 ) <5>;
    ( ) return ( ) <6>;
  } #2 nxt=-2
} #1
0 : 'llvm___aie___event1';
----------
0 : (0,0:0,0);
----------

[
1 : _cst val=32f
2 : _cst val=4f
3 : objFifo_in1_cons_buff_1 typ=__Pvoid bnd=e
4 : objFifo_in1_cons_buff_0 typ=__Pvoid bnd=e
5 : objFifo_out1_buff_1 typ=__Pvoid bnd=e
6 : objFifo_out1_buff_0 typ=__Pvoid bnd=e
]
llvmgvt
{ // no associated BB
( vreg.1 var=1 ) const ( ) <1>;
( vreg.2 var=2 ) const ( ) <2>;
( vreg.3 var=3 ) global ( vreg.1 vreg.2 ) <3>;
( ) out ( vreg.3 ) <4>;
( vreg.5 var=1 ) const ( ) <5>;
( vreg.6 var=2 ) const ( ) <6>;
( vreg.7 var=4 ) global ( vreg.5 vreg.6 ) <7>;
( ) out ( vreg.7 ) <8>;
( vreg.9 var=1 ) const ( ) <9>;
( vreg.10 var=2 ) const ( ) <10>;
( vreg.11 var=5 ) global ( vreg.9 vreg.10 ) <11>;
( ) out ( vreg.11 ) <12>;
( vreg.13 var=1 ) const ( ) <13>;
( vreg.14 var=2 ) const ( ) <14>;
( vreg.15 var=6 ) global ( vreg.13 vreg.14 ) <15>;
( ) out ( vreg.15 ) <16>;
} #0
0 : './dummy_file';
----------
0 : (0,0:0,0);
----------
==========debug_type_info
==========data_init
	.section	".linker-options","e",@llvm_linker_options
