
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=otbn><h1 id="entity-otbn">Entity: otbn</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 781.6666666666667 410"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="205,0 220,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="366.66666666666674" height="150" fill="black" x="220" y="0"></rect><rect id="SvgjsRect1007" width="362.66666666666674" height="145" fill="#bdecb6" x="222" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="200" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   bit </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="235" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   Stub </tspan></text><line id="SvgjsLine1012" x1="205" y1="15" x2="220" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="200" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   regfile_e </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="235" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   RegFile </tspan></text><line id="SvgjsLine1017" x1="205" y1="35" x2="220" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="200" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   logic [NumAlerts-1:0] </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="235" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   NumAlerts </tspan></text><line id="SvgjsLine1022" x1="205" y1="55" x2="220" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="200" y="54.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   urnd_lfsr_seed_t </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="235" y="54.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   RndCnstUrndLfsrSeed </tspan></text><line id="SvgjsLine1027" x1="205" y1="75" x2="220" y2="75" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="200" y="74.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   urnd_chunk_lfsr_perm_t </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="235" y="74.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   RndCnstUrndChunkLfsrPerm </tspan></text><line id="SvgjsLine1032" x1="205" y1="95" x2="220" y2="95" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="200" y="94.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   otp_ctrl_pkg::otbn_key_t </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="235" y="94.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   RndCnstOtbnKey </tspan></text><line id="SvgjsLine1037" x1="205" y1="115" x2="220" y2="115" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="200" y="114.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   otp_ctrl_pkg::otbn_nonce_t </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="235" y="114.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   RndCnstOtbnNonce </tspan></text><line id="SvgjsLine1042" x1="205" y1="135" x2="220" y2="135" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1043" width="366.66666666666674" height="250" fill="black" x="220" y="155"></rect><rect id="SvgjsRect1044" width="362.66666666666674" height="245" fill="#fdfd96" x="222" y="157"></rect><text id="SvgjsText1045" font-family="Helvetica" x="200" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="235" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1049" x1="205" y1="170" x2="220" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="200" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="235" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1054" x1="205" y1="190" x2="220" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="200" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="235" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1059" x1="205" y1="210" x2="220" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="200" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">   [NumAlerts-1:0] </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="235" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   alert_rx_i </tspan></text><line id="SvgjsLine1064" x1="205" y1="230" x2="220" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="200" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="235" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   ram_cfg_i </tspan></text><line id="SvgjsLine1069" x1="205" y1="250" x2="220" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="200" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="235" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   clk_edn_i </tspan></text><line id="SvgjsLine1074" x1="205" y1="270" x2="220" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="200" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="235" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   rst_edn_ni </tspan></text><line id="SvgjsLine1079" x1="205" y1="290" x2="220" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1080" font-family="Helvetica" x="200" y="289.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1082" font-family="Helvetica" x="235" y="289.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1083" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   edn_rnd_i </tspan></text><line id="SvgjsLine1084" x1="205" y1="310" x2="220" y2="310" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1085" font-family="Helvetica" x="200" y="309.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1087" font-family="Helvetica" x="235" y="309.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1088" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   edn_urnd_i </tspan></text><line id="SvgjsLine1089" x1="205" y1="330" x2="220" y2="330" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1090" font-family="Helvetica" x="200" y="329.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1092" font-family="Helvetica" x="235" y="329.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1093" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   clk_otp_i </tspan></text><line id="SvgjsLine1094" x1="205" y1="350" x2="220" y2="350" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1095" font-family="Helvetica" x="200" y="349.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1097" font-family="Helvetica" x="235" y="349.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1098" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   rst_otp_ni </tspan></text><line id="SvgjsLine1099" x1="205" y1="370" x2="220" y2="370" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1100" font-family="Helvetica" x="200" y="369.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1101" dy="26" x="200" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1102" font-family="Helvetica" x="235" y="369.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1103" dy="26" x="235" svgjs:data="{&quot;newLined&quot;:true}">   otbn_otp_key_i </tspan></text><line id="SvgjsLine1104" x1="205" y1="390" x2="220" y2="390" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1105" font-family="Helvetica" x="606.6666666666667" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1106" dy="26" x="606.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1107" font-family="Helvetica" x="571.6666666666667" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1108" dy="26" x="571.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1109" x1="586.6666666666667" y1="170" x2="601.6666666666667" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1110" font-family="Helvetica" x="606.6666666666667" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1111" dy="26" x="606.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1112" font-family="Helvetica" x="571.6666666666667" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1113" dy="26" x="571.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   idle_o </tspan></text><line id="SvgjsLine1114" x1="586.6666666666667" y1="190" x2="601.6666666666667" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1115" font-family="Helvetica" x="606.6666666666667" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1116" dy="26" x="606.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1117" font-family="Helvetica" x="571.6666666666667" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1118" dy="26" x="571.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   intr_done_o </tspan></text><line id="SvgjsLine1119" x1="586.6666666666667" y1="210" x2="601.6666666666667" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1120" font-family="Helvetica" x="606.6666666666667" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1121" dy="26" x="606.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   [NumAlerts-1:0] </tspan></text><text id="SvgjsText1122" font-family="Helvetica" x="571.6666666666667" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1123" dy="26" x="571.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   alert_tx_o </tspan></text><line id="SvgjsLine1124" x1="586.6666666666667" y1="230" x2="601.6666666666667" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1125" font-family="Helvetica" x="606.6666666666667" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1126" dy="26" x="606.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1127" font-family="Helvetica" x="571.6666666666667" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1128" dy="26" x="571.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   edn_rnd_o </tspan></text><line id="SvgjsLine1129" x1="586.6666666666667" y1="250" x2="601.6666666666667" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1130" font-family="Helvetica" x="606.6666666666667" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1131" dy="26" x="606.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1132" font-family="Helvetica" x="571.6666666666667" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1133" dy="26" x="571.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   edn_urnd_o </tspan></text><line id="SvgjsLine1134" x1="586.6666666666667" y1="270" x2="601.6666666666667" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1135" font-family="Helvetica" x="606.6666666666667" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1136" dy="26" x="606.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1137" font-family="Helvetica" x="571.6666666666667" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1138" dy="26" x="571.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   otbn_otp_key_o </tspan></text><line id="SvgjsLine1139" x1="586.6666666666667" y1="290" x2="601.6666666666667" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stub</td>
<td>bit</td>
<td>1'b0</td>
<td></td>
</tr>
<tr>
<td>RegFile</td>
<td>regfile_e</td>
<td>RegFileFF</td>
<td></td>
</tr>
<tr>
<td>NumAlerts</td>
<td>logic [NumAlerts-1:0]</td>
<td>undefined</td>
<td></td>
</tr>
<tr>
<td>RndCnstUrndLfsrSeed</td>
<td>urnd_lfsr_seed_t</td>
<td>RndCnstUrndLfsrSeedDefault</td>
<td>Default seed and permutation for URND LFSR</td>
</tr>
<tr>
<td>RndCnstUrndChunkLfsrPerm</td>
<td>urnd_chunk_lfsr_perm_t</td>
<td>RndCnstUrndChunkLfsrPermDefault</td>
<td></td>
</tr>
<tr>
<td>RndCnstOtbnKey</td>
<td>otp_ctrl_pkg::otbn_key_t</td>
<td>RndCnstOtbnKeyDefault</td>
<td>Default seed and nonce for scrambling</td>
</tr>
<tr>
<td>RndCnstOtbnNonce</td>
<td>otp_ctrl_pkg::otbn_nonce_t</td>
<td>RndCnstOtbnNonceDefault</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>idle_o</td>
<td>output</td>
<td></td>
<td>Inter-module signals</td>
</tr>
<tr>
<td>intr_done_o</td>
<td>output</td>
<td></td>
<td>Interrupts</td>
</tr>
<tr>
<td>alert_rx_i</td>
<td>input</td>
<td>[NumAlerts-1:0]</td>
<td>Alerts</td>
</tr>
<tr>
<td>alert_tx_o</td>
<td>output</td>
<td>[NumAlerts-1:0]</td>
<td></td>
</tr>
<tr>
<td>ram_cfg_i</td>
<td>input</td>
<td></td>
<td>Memory configuration</td>
</tr>
<tr>
<td>clk_edn_i</td>
<td>input</td>
<td></td>
<td>EDN clock and interface</td>
</tr>
<tr>
<td>rst_edn_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>edn_rnd_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>edn_rnd_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>edn_urnd_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>edn_urnd_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>clk_otp_i</td>
<td>input</td>
<td></td>
<td>Key request to OTP (running on clk_fixed)</td>
</tr>
<tr>
<td>rst_otp_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>otbn_otp_key_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>otbn_otp_key_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rst_n</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>start_d</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>start_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>busy_d</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>busy_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>done</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_bits</td>
<td>err_bits_t</td>
<td></td>
</tr>
<tr>
<td>start_addr</td>
<td>logic [ImemAddrWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>otbn_reg2hw_t</td>
<td></td>
</tr>
<tr>
<td>hw2reg</td>
<td>otbn_hw2reg_t</td>
<td></td>
</tr>
<tr>
<td>tl_win_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_win_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>imem_access_core</td>
<td>logic</td>
<td>Access select to IMEM: core (1), or bus (0)</td>
</tr>
<tr>
<td>imem_req</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_write</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_index</td>
<td>logic [ImemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>imem_wdata</td>
<td>logic [38:0]</td>
<td></td>
</tr>
<tr>
<td>imem_wmask</td>
<td>logic [38:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rdata</td>
<td>logic [38:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rvalid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_rerror_vec</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rerror</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_req_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_write_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_index_core</td>
<td>logic [ImemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>imem_wdata_core</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rdata_core</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rvalid_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_rerror_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_req_bus</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_write_bus</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_index_bus</td>
<td>logic [ImemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>imem_wdata_bus</td>
<td>logic [38:0]</td>
<td></td>
</tr>
<tr>
<td>imem_wmask_bus</td>
<td>logic [38:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rdata_bus</td>
<td>logic [38:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rvalid_bus</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_rerror_bus</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>imem_bus_integrity_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_addr_core</td>
<td>logic [ImemAddrWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>unused_imem_addr_core_wordbits</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>otbn_imem_scramble_key</td>
<td>otp_ctrl_pkg::otbn_key_t</td>
<td></td>
</tr>
<tr>
<td>otbn_imem_scramble_nonce</td>
<td>otbn_imem_nonce_t</td>
<td></td>
</tr>
<tr>
<td>otbn_imem_scramble_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>unused_otbn_imem_scramble_key_seed_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otbn_dmem_scramble_key</td>
<td>otp_ctrl_pkg::otbn_key_t</td>
<td></td>
</tr>
<tr>
<td>otbn_dmem_scramble_nonce</td>
<td>otbn_dmem_nonce_t</td>
<td></td>
</tr>
<tr>
<td>otbn_dmem_scramble_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>unused_otbn_dmem_scramble_key_seed_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_gnt_bus</td>
<td>logic</td>
<td>IMEM access from main TL-UL bus</td>
</tr>
<tr>
<td>dmem_access_core</td>
<td>logic</td>
<td>Access select to DMEM: core (1), or bus (0)</td>
</tr>
<tr>
<td>dmem_req</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_write</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_index</td>
<td>logic [DmemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wdata</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wmask</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rdata</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rvalid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_rerror_vec</td>
<td>logic [BaseWordsPerWLEN*2-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rerror</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_req_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_write_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_index_core</td>
<td>logic [DmemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wdata_core</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wmask_core</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rmask_core_q</td>
<td>logic [BaseWordsPerWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rmask_core_d</td>
<td>logic [BaseWordsPerWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rdata_core</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rvalid_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_rerror_core</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_req_bus</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_write_bus</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_index_bus</td>
<td>logic [DmemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wdata_bus</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wmask_bus</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rdata_bus</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rvalid_bus</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_rerror_bus</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_bus_integrity_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_addr_core</td>
<td>logic [DmemAddrWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>unused_dmem_addr_core_wordbits</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_gnt_bus</td>
<td>logic</td>
<td>DMEM access from main TL-UL bus</td>
</tr>
<tr>
<td>unused_dmem_top_rdata</td>
<td>logic</td>
<td>The top bits of DMEM rdata aren't currently used (they will eventually be used for integrity checks within the core)</td>
</tr>
<tr>
<td>reg_bus_integrity_error</td>
<td>logic</td>
<td>Registers =================================================================</td>
</tr>
<tr>
<td>bus_integrity_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td></td>
<td>[ImemAddrWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>unused_start_addr_bits</td>
<td>logic [top_pkg::TL_DW-ImemAddrWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>[top_pkg::TL_DW-1:ImemAddrWidth]</td>
<td></td>
</tr>
<tr>
<td>insn_cnt</td>
<td>logic [31:0]</td>
<td>INSN_CNT register</td>
</tr>
<tr>
<td>alert_test</td>
<td>logic [NumAlerts-1:0]</td>
<td>Alerts ====================================================================</td>
</tr>
<tr>
<td>alerts</td>
<td>logic [NumAlerts-1:0]</td>
<td></td>
</tr>
<tr>
<td>edn_rnd_req</td>
<td>logic</td>
<td>EDN Connections ============================================================</td>
</tr>
<tr>
<td>edn_rnd_ack</td>
<td>logic</td>
<td>EDN Connections ============================================================</td>
</tr>
<tr>
<td>edn_rnd_data</td>
<td>logic [EdnDataWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>edn_urnd_req</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_urnd_ack</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_urnd_data</td>
<td>logic [EdnDataWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>otbn_use_model</td>
<td>bit</td>
<td>Build both model and RTL implementation into the design, and switch at runtime through a plusarg. Set the plusarg +OTBN_USE_MODEL=1 to use the model (ISS) instead of the RTL implementation.</td>
</tr>
<tr>
<td>done_model</td>
<td>logic</td>
<td>Mux between model and RTL implementation at runtime.</td>
</tr>
<tr>
<td>done_rtl</td>
<td>logic</td>
<td>Mux between model and RTL implementation at runtime.</td>
</tr>
<tr>
<td>start_model</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>start_rtl</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_bits_model</td>
<td>err_bits_t</td>
<td></td>
</tr>
<tr>
<td>err_bits_rtl</td>
<td>err_bits_t</td>
<td></td>
</tr>
<tr>
<td>insn_cnt_model</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>insn_cnt_rtl</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>edn_rnd_data_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_urnd_data_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_rnd_data_model</td>
<td>logic [255:0]</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ImemSizeByte</td>
<td>int</td>
<td>undefined</td>
<td>The OTBN_*_SIZE parameters are auto-generated by regtool and come from the bus window sizes; they are given in bytes and must be powers of two.</td>
</tr>
<tr>
<td>DmemSizeByte</td>
<td>int</td>
<td>undefined</td>
<td></td>
</tr>
<tr>
<td>ImemAddrWidth</td>
<td>int</td>
<td>vbits(ImemSizeByte)</td>
<td></td>
</tr>
<tr>
<td>DmemAddrWidth</td>
<td>int</td>
<td>vbits(DmemSizeByte)</td>
<td></td>
</tr>
<tr>
<td>ImemSizeWords</td>
<td>int</td>
<td>ImemSizeByte / 4</td>
<td>Instruction Memory (IMEM) =================================================</td>
</tr>
<tr>
<td>ImemIndexWidth</td>
<td>int</td>
<td>vbits(ImemSizeWords)</td>
<td></td>
</tr>
<tr>
<td>DmemSizeWords</td>
<td>int</td>
<td>DmemSizeByte</td>
<td>Data Memory (DMEM) ========================================================</td>
</tr>
<tr>
<td>DmemIndexWidth</td>
<td>int</td>
<td>vbits(DmemSizeWords)</td>
<td></td>
</tr>
<tr>
<td>ModelOnlyEdnVal</td>
<td>logic [WLEN-1:0]</td>
<td>undefined</td>
<td>Model (Instruction Set Simulator) In model only runs, leave valid signals high and supply constant RND data for EDN which will allow the model to continue without RND/URND related stalls. TODO: Implement proper EDN requests in model only runs</td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tl_win_e</td>
<td>enum logic {     TlWinImem = 1'b0,     TlWinDmem = 1'b1   }</td>
<td>Bus device windows, as specified in otbn.hjson</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>unnamed: ( @(posedge clk_i or negedge rst_ni) )</li>
</ul><ul>
<li>unnamed: ( @(posedge clk_i or negedge rst_ni) )</li>
</ul><ul>
<li>unnamed: ( @(posedge clk_i or negedge rst_n) )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
OTBN Core =================================================================</p></div><h2 id="instantiations">Instantiations</h2><ul>
<li>u_intr_hw_done: prim_intr_hw</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Interrupts ================================================================</p></div><ul>
<li>u_otbn_scramble_ctrl: otbn_scramble_ctrl</li>
</ul><ul>
<li>u_imem: prim_ram_1p_scr</li>
</ul><ul>
<li>u_imem_intg_check: prim_secded_39_32_dec</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Separate check for imem read data integrity outside of <code>u_imem</code> as <code>prim_ram_1p_adv</code> doesn't<br />
have functionality for only integrity checking, just fully integrated ECC.</p></div><ul>
<li>u_tlul_adapter_sram_imem: tlul_adapter_sram</li>
</ul><ul>
<li>u_dmem: prim_ram_1p_scr</li>
</ul><ul>
<li>u_tlul_adapter_sram_dmem: tlul_adapter_sram</li>
</ul><ul>
<li>u_reg: otbn_reg_top</li>
</ul><ul>
<li>u_prim_edn_rnd_req: prim_edn_req</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
These synchronize the data coming from EDN and stack the 32 bit EDN words to achieve an<br />
internal entropy width of 256 bit.</p></div><ul>
<li>u_prim_edn_urnd_req: prim_edn_req</li>
</ul><ul>
<li>u_otbn_core_model: otbn_core_model</li>
</ul><ul>
<li>u_otbn_core: otbn_core</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
RTL implementation</p></div><ul>
<li>u_otbn_core: otbn_core</li>
</ul><br><br><br><br><br><br>