
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.074968                       # Number of seconds simulated
sim_ticks                                1074968075500                       # Number of ticks simulated
final_tick                               1074968075500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 465697                       # Simulator instruction rate (inst/s)
host_op_rate                                   680337                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1001219168                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656364                       # Number of bytes of host memory used
host_seconds                                  1073.66                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           63808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48034304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48098112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        63808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24882560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24882560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           750536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              751533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        388790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             388790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           44684400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44743759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23147255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23147255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23147255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          44684400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67891013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      751533                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     388790                       # Number of write requests accepted
system.mem_ctrls.readBursts                    751533                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   388790                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               47997824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24878720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48098112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24882560                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1567                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26305                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1074935327500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                751533                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               388790                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  741386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       579887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.673698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.247585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.322782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       400720     69.10%     69.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117178     20.21%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26482      4.57%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9871      1.70%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12106      2.09%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2070      0.36%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1808      0.31%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1361      0.23%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8291      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       579887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.063471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.491123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.589731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22425     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           34      0.15%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.302266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.274779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7722     34.37%     34.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              604      2.69%     37.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13771     61.29%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              368      1.64%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22467                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  23870979250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             37932841750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3749830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31829.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50579.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   355556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  203253                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     942658.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2037448980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1082929815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2637037620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1007731440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         41998351200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          21610157490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1709933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    130971738030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     50192170560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     149992599300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           403252451655                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            375.129697                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1023080039750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2673050750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17822644000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 605169493000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 130707990250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   31375110000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 287219787500                       # Time in different power states
system.mem_ctrls_1.actEnergy               2102944200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1117741350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2717719620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1021439160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42732846000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22090042770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1746199680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    133430011230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     50799975360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     148134225015                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           405906458175                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            377.598614                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1021912442250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2728255500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18134364000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 597046715000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 132291730250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   32155875750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 292611135000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2149936151                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2149936151                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2042585                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2041.895232                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293940836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2044633                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.762150                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3757486500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2041.895232                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594015571                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594015571                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    224491104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224491104                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69449732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69449732                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293940836                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293940836                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293940836                       # number of overall hits
system.cpu.dcache.overall_hits::total       293940836                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1439270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1439270                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       588979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       588979                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2028249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2044633                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044633                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  58350801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58350801000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  35026533000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35026533000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  93377334000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  93377334000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  93377334000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  93377334000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40541.942096                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40541.942096                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59469.918282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59469.918282                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46038.397652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46038.397652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45669.483961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45669.483961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       295080                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.285964                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       948191                       # number of writebacks
system.cpu.dcache.writebacks::total            948191                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1439270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1439270                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       588979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       588979                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2028249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2028249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2044633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2044633                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56911531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56911531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  34437554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34437554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1400069487                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1400069487                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  91349085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91349085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  92749154487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92749154487                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 39541.942096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39541.942096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58469.918282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58469.918282                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85453.459900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85453.459900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45038.397652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45038.397652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45362.250578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45362.250578                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               215                       # number of replacements
system.cpu.icache.tags.tagsinuse           611.017222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396856                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1006                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          683297.073559                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   611.017222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.596697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.596697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          759                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796730                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396856                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396856                       # number of overall hits
system.cpu.icache.overall_hits::total       687396856                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1006                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1006                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1006                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1006                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1006                       # number of overall misses
system.cpu.icache.overall_misses::total          1006                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     96750500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96750500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     96750500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96750500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     96750500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96750500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 96173.459245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96173.459245                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 96173.459245                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96173.459245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 96173.459245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96173.459245                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1006                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1006                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1006                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1006                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     95744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     95744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     95744500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95744500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 95173.459245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95173.459245                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 95173.459245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95173.459245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 95173.459245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95173.459245                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    801588                       # number of replacements
system.l2.tags.tagsinuse                 16327.892564                       # Cycle average of tags in use
system.l2.tags.total_refs                     3202362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    817972                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.915002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4863335000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      566.850645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.006874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15757.035045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.961733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996575                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16106                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4906410                       # Number of tag accesses
system.l2.tags.data_accesses                  4906410                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       948191                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           948191                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              215                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             280558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280558                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1013539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1013539                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1294097                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1294106                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    9                       # number of overall hits
system.l2.overall_hits::cpu.data              1294097                       # number of overall hits
system.l2.overall_hits::total                 1294106                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           308421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              308421                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           997                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              997                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       442115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          442115                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 997                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              750536                       # number of demand (read+write) misses
system.l2.demand_misses::total                 751533                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                997                       # number of overall misses
system.l2.overall_misses::cpu.data             750536                       # number of overall misses
system.l2.overall_misses::total                751533                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  30608225500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30608225500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     94139500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94139500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  45485900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45485900000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      94139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   76094125500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76188265000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     94139500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  76094125500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76188265000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       948191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       948191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          215                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         588979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            588979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1455654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1455654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1006                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2044633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2045639                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1006                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2044633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2045639                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.523654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.523654                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991054                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.303723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303723                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.367076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367383                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.367076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367383                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99241.703710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99241.703710                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94422.768305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94422.768305                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 102882.507945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102882.507945                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94422.768305                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101386.376536                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101377.138462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94422.768305                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101386.376536                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101377.138462                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               388790                       # number of writebacks
system.l2.writebacks::total                    388790                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        68104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         68104                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       308421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         308421                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          997                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          997                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       442115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       442115                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         750536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            751533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        750536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           751533                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  27524015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27524015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     84169500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84169500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  41064750000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41064750000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     84169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  68588765500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68672935000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     84169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  68588765500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68672935000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.523654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.303723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.303723                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.367076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367383                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.367076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367383                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89241.703710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89241.703710                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84422.768305                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84422.768305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92882.507945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92882.507945                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84422.768305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91386.376536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91377.138462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84422.768305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91386.376536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91377.138462                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1485929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       734396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             443112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       388790                       # Transaction distribution
system.membus.trans_dist::CleanEvict           345606                       # Transaction distribution
system.membus.trans_dist::ReadExReq            308421                       # Transaction distribution
system.membus.trans_dist::ReadExResp           308421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        443112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2237462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2237462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2237462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72980672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72980672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72980672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            751533                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  751533    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              751533                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3049113000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4065537250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4088439                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2042800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         135296                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       135296                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1074968075500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1456660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1336981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1507192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           588979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          588979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1006                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1455654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6131851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6134078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191540736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191618880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          801588                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24882560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2847227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.212746                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2711930     95.25%     95.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 135297      4.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2847227                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2992625500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1509000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3066949500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
