#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c555c3e880 .scope module, "rca_tb" "rca_tb" 2 28;
 .timescale -9 -12;
P_000001c556059e50 .param/l "SIZE" 0 2 29, +C4<00000000000000000000000000001000>;
v000001c5560b23e0_0 .net *"_ivl_1", 0 0, L_000001c5560b9000;  1 drivers
v000001c5560b11c0_0 .var "a", 7 0;
v000001c5560b2480_0 .net "add", 8 0, L_000001c5560b8ce0;  1 drivers
v000001c5560b2520_0 .var "b", 7 0;
v000001c5560b2c00_0 .var "cin", 0 0;
v000001c5560b1a80_0 .net "cout", 7 0, L_000001c5560b9500;  1 drivers
v000001c5560b2ca0_0 .net "s", 7 0, L_000001c5560b8c40;  1 drivers
L_000001c5560b9000 .part L_000001c5560b9500, 7, 1;
L_000001c5560b8ce0 .concat [ 8 1 0 0], L_000001c5560b8c40, L_000001c5560b9000;
S_000001c555c3ea10 .scope module, "rca" "rca" 2 36, 2 11 0, S_000001c555c3e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 8 "cout";
P_000001c556059cd0 .param/l "SIZE" 0 2 12, +C4<00000000000000000000000000001000>;
v000001c5560b2340_0 .net "a", 7 0, v000001c5560b11c0_0;  1 drivers
v000001c5560b2b60_0 .net "b", 7 0, v000001c5560b2520_0;  1 drivers
v000001c5560b1940_0 .net "cin", 0 0, v000001c5560b2c00_0;  1 drivers
v000001c5560b2840_0 .net "cout", 7 0, L_000001c5560b9500;  alias, 1 drivers
v000001c5560b1b20_0 .net "s", 7 0, L_000001c5560b8c40;  alias, 1 drivers
L_000001c5560b1620 .part v000001c5560b11c0_0, 1, 1;
L_000001c5560b1300 .part v000001c5560b2520_0, 1, 1;
L_000001c5560b1f80 .part L_000001c5560b9500, 0, 1;
L_000001c5560b2ac0 .part v000001c5560b11c0_0, 2, 1;
L_000001c5560b1760 .part v000001c5560b2520_0, 2, 1;
L_000001c5560b1260 .part L_000001c5560b9500, 1, 1;
L_000001c5560b13a0 .part v000001c5560b11c0_0, 3, 1;
L_000001c5560b25c0 .part v000001c5560b2520_0, 3, 1;
L_000001c5560b27a0 .part L_000001c5560b9500, 2, 1;
L_000001c5560b7f20 .part v000001c5560b11c0_0, 4, 1;
L_000001c5560b7fc0 .part v000001c5560b2520_0, 4, 1;
L_000001c5560b86a0 .part L_000001c5560b9500, 3, 1;
L_000001c5560b8740 .part v000001c5560b11c0_0, 5, 1;
L_000001c5560b7de0 .part v000001c5560b2520_0, 5, 1;
L_000001c5560b7e80 .part L_000001c5560b9500, 4, 1;
L_000001c5560b90a0 .part v000001c5560b11c0_0, 6, 1;
L_000001c5560b8420 .part v000001c5560b2520_0, 6, 1;
L_000001c5560b9140 .part L_000001c5560b9500, 5, 1;
L_000001c5560b81a0 .part v000001c5560b11c0_0, 7, 1;
L_000001c5560b8600 .part v000001c5560b2520_0, 7, 1;
L_000001c5560b8920 .part L_000001c5560b9500, 6, 1;
L_000001c5560b8060 .part v000001c5560b11c0_0, 0, 1;
L_000001c5560b7980 .part v000001c5560b2520_0, 0, 1;
LS_000001c5560b8c40_0_0 .concat8 [ 1 1 1 1], L_000001c5560b9820, L_000001c55604ee90, L_000001c5560b4f60, L_000001c5560b4c50;
LS_000001c5560b8c40_0_4 .concat8 [ 1 1 1 1], L_000001c5560b5350, L_000001c5560b5580, L_000001c5560b50b0, L_000001c5560b5120;
L_000001c5560b8c40 .concat8 [ 4 4 0 0], LS_000001c5560b8c40_0_0, LS_000001c5560b8c40_0_4;
LS_000001c5560b9500_0_0 .concat8 [ 1 1 1 1], L_000001c5560b9f20, L_000001c5560b4e10, L_000001c5560b5430, L_000001c5560b4940;
LS_000001c5560b9500_0_4 .concat8 [ 1 1 1 1], L_000001c5560b4be0, L_000001c5560b52e0, L_000001c5560b4a90, L_000001c5560b9900;
L_000001c5560b9500 .concat8 [ 4 4 0 0], LS_000001c5560b9500_0_0, LS_000001c5560b9500_0_4;
S_000001c556045ff0 .scope module, "fa0" "fa" 2 20, 2 3 0, S_000001c555c3ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c5560b9b30 .functor XOR 1, L_000001c5560b8060, L_000001c5560b7980, C4<0>, C4<0>;
L_000001c5560b9820 .functor XOR 1, L_000001c5560b9b30, v000001c5560b2c00_0, C4<0>, C4<0>;
L_000001c5560b9970 .functor AND 1, L_000001c5560b8060, L_000001c5560b7980, C4<1>, C4<1>;
L_000001c5560b99e0 .functor XOR 1, L_000001c5560b8060, L_000001c5560b7980, C4<0>, C4<0>;
L_000001c5560ba460 .functor AND 1, v000001c5560b2c00_0, L_000001c5560b99e0, C4<1>, C4<1>;
L_000001c5560b9f20 .functor OR 1, L_000001c5560b9970, L_000001c5560ba460, C4<0>, C4<0>;
v000001c556056980_0 .net *"_ivl_0", 0 0, L_000001c5560b9b30;  1 drivers
v000001c556055a80_0 .net *"_ivl_4", 0 0, L_000001c5560b9970;  1 drivers
v000001c556056a20_0 .net *"_ivl_6", 0 0, L_000001c5560b99e0;  1 drivers
v000001c556056ca0_0 .net *"_ivl_8", 0 0, L_000001c5560ba460;  1 drivers
v000001c556056ac0_0 .net "a", 0 0, L_000001c5560b8060;  1 drivers
v000001c556057060_0 .net "b", 0 0, L_000001c5560b7980;  1 drivers
v000001c556056c00_0 .net "cin", 0 0, v000001c5560b2c00_0;  alias, 1 drivers
v000001c556055e40_0 .net "cout", 0 0, L_000001c5560b9f20;  1 drivers
v000001c556055b20_0 .net "sum", 0 0, L_000001c5560b9820;  1 drivers
S_000001c556046180 .scope generate, "genblk1[1]" "genblk1[1]" 2 22, 2 22 0, S_000001c555c3ea10;
 .timescale -9 -12;
P_000001c556059a90 .param/l "g" 0 2 22, +C4<01>;
S_000001c55605a990 .scope module, "fag" "fa" 2 23, 2 3 0, S_000001c556046180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c55604ee20 .functor XOR 1, L_000001c5560b1620, L_000001c5560b1300, C4<0>, C4<0>;
L_000001c55604ee90 .functor XOR 1, L_000001c55604ee20, L_000001c5560b1f80, C4<0>, C4<0>;
L_000001c55604ef00 .functor AND 1, L_000001c5560b1620, L_000001c5560b1300, C4<1>, C4<1>;
L_000001c55604e020 .functor XOR 1, L_000001c5560b1620, L_000001c5560b1300, C4<0>, C4<0>;
L_000001c55604e090 .functor AND 1, L_000001c5560b1f80, L_000001c55604e020, C4<1>, C4<1>;
L_000001c5560b4e10 .functor OR 1, L_000001c55604ef00, L_000001c55604e090, C4<0>, C4<0>;
v000001c556056020_0 .net *"_ivl_0", 0 0, L_000001c55604ee20;  1 drivers
v000001c556057240_0 .net *"_ivl_4", 0 0, L_000001c55604ef00;  1 drivers
v000001c556056160_0 .net *"_ivl_6", 0 0, L_000001c55604e020;  1 drivers
v000001c556056de0_0 .net *"_ivl_8", 0 0, L_000001c55604e090;  1 drivers
v000001c5560558a0_0 .net "a", 0 0, L_000001c5560b1620;  1 drivers
v000001c556056d40_0 .net "b", 0 0, L_000001c5560b1300;  1 drivers
v000001c5560572e0_0 .net "cin", 0 0, L_000001c5560b1f80;  1 drivers
v000001c5560574c0_0 .net "cout", 0 0, L_000001c5560b4e10;  1 drivers
v000001c556055bc0_0 .net "sum", 0 0, L_000001c55604ee90;  1 drivers
S_000001c55605ab20 .scope generate, "genblk1[2]" "genblk1[2]" 2 22, 2 22 0, S_000001c555c3ea10;
 .timescale -9 -12;
P_000001c556059d10 .param/l "g" 0 2 22, +C4<010>;
S_000001c55605acb0 .scope module, "fag" "fa" 2 23, 2 3 0, S_000001c55605ab20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c5560b4cc0 .functor XOR 1, L_000001c5560b2ac0, L_000001c5560b1760, C4<0>, C4<0>;
L_000001c5560b4f60 .functor XOR 1, L_000001c5560b4cc0, L_000001c5560b1260, C4<0>, C4<0>;
L_000001c5560b53c0 .functor AND 1, L_000001c5560b2ac0, L_000001c5560b1760, C4<1>, C4<1>;
L_000001c5560b4ef0 .functor XOR 1, L_000001c5560b2ac0, L_000001c5560b1760, C4<0>, C4<0>;
L_000001c5560b5270 .functor AND 1, L_000001c5560b1260, L_000001c5560b4ef0, C4<1>, C4<1>;
L_000001c5560b5430 .functor OR 1, L_000001c5560b53c0, L_000001c5560b5270, C4<0>, C4<0>;
v000001c556056e80_0 .net *"_ivl_0", 0 0, L_000001c5560b4cc0;  1 drivers
v000001c556057100_0 .net *"_ivl_4", 0 0, L_000001c5560b53c0;  1 drivers
v000001c556056340_0 .net *"_ivl_6", 0 0, L_000001c5560b4ef0;  1 drivers
v000001c556055c60_0 .net *"_ivl_8", 0 0, L_000001c5560b5270;  1 drivers
v000001c556056f20_0 .net "a", 0 0, L_000001c5560b2ac0;  1 drivers
v000001c5560560c0_0 .net "b", 0 0, L_000001c5560b1760;  1 drivers
v000001c5560576a0_0 .net "cin", 0 0, L_000001c5560b1260;  1 drivers
v000001c556057740_0 .net "cout", 0 0, L_000001c5560b5430;  1 drivers
v000001c556055940_0 .net "sum", 0 0, L_000001c5560b4f60;  1 drivers
S_000001c55605ae40 .scope generate, "genblk1[3]" "genblk1[3]" 2 22, 2 22 0, S_000001c555c3ea10;
 .timescale -9 -12;
P_000001c556059910 .param/l "g" 0 2 22, +C4<011>;
S_000001c55605afd0 .scope module, "fag" "fa" 2 23, 2 3 0, S_000001c55605ae40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c5560b48d0 .functor XOR 1, L_000001c5560b13a0, L_000001c5560b25c0, C4<0>, C4<0>;
L_000001c5560b4c50 .functor XOR 1, L_000001c5560b48d0, L_000001c5560b27a0, C4<0>, C4<0>;
L_000001c5560b5660 .functor AND 1, L_000001c5560b13a0, L_000001c5560b25c0, C4<1>, C4<1>;
L_000001c5560b4d30 .functor XOR 1, L_000001c5560b13a0, L_000001c5560b25c0, C4<0>, C4<0>;
L_000001c5560b4860 .functor AND 1, L_000001c5560b27a0, L_000001c5560b4d30, C4<1>, C4<1>;
L_000001c5560b4940 .functor OR 1, L_000001c5560b5660, L_000001c5560b4860, C4<0>, C4<0>;
v000001c5560565c0_0 .net *"_ivl_0", 0 0, L_000001c5560b48d0;  1 drivers
v000001c5560559e0_0 .net *"_ivl_4", 0 0, L_000001c5560b5660;  1 drivers
v000001c556056200_0 .net *"_ivl_6", 0 0, L_000001c5560b4d30;  1 drivers
v000001c5560563e0_0 .net *"_ivl_8", 0 0, L_000001c5560b4860;  1 drivers
v000001c556056480_0 .net "a", 0 0, L_000001c5560b13a0;  1 drivers
v000001c556056660_0 .net "b", 0 0, L_000001c5560b25c0;  1 drivers
v000001c55604fee0_0 .net "cin", 0 0, L_000001c5560b27a0;  1 drivers
v000001c5560500c0_0 .net "cout", 0 0, L_000001c5560b4940;  1 drivers
v000001c5560502a0_0 .net "sum", 0 0, L_000001c5560b4c50;  1 drivers
S_000001c5560b0a90 .scope generate, "genblk1[4]" "genblk1[4]" 2 22, 2 22 0, S_000001c555c3ea10;
 .timescale -9 -12;
P_000001c556059b50 .param/l "g" 0 2 22, +C4<0100>;
S_000001c5560b0c20 .scope module, "fag" "fa" 2 23, 2 3 0, S_000001c5560b0a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c5560b49b0 .functor XOR 1, L_000001c5560b7f20, L_000001c5560b7fc0, C4<0>, C4<0>;
L_000001c5560b5350 .functor XOR 1, L_000001c5560b49b0, L_000001c5560b86a0, C4<0>, C4<0>;
L_000001c5560b5200 .functor AND 1, L_000001c5560b7f20, L_000001c5560b7fc0, C4<1>, C4<1>;
L_000001c5560b4a20 .functor XOR 1, L_000001c5560b7f20, L_000001c5560b7fc0, C4<0>, C4<0>;
L_000001c5560b4da0 .functor AND 1, L_000001c5560b86a0, L_000001c5560b4a20, C4<1>, C4<1>;
L_000001c5560b4be0 .functor OR 1, L_000001c5560b5200, L_000001c5560b4da0, C4<0>, C4<0>;
v000001c55604f440_0 .net *"_ivl_0", 0 0, L_000001c5560b49b0;  1 drivers
v000001c55604f580_0 .net *"_ivl_4", 0 0, L_000001c5560b5200;  1 drivers
v000001c55604f620_0 .net *"_ivl_6", 0 0, L_000001c5560b4a20;  1 drivers
v000001c556043af0_0 .net *"_ivl_8", 0 0, L_000001c5560b4da0;  1 drivers
v000001c556043b90_0 .net "a", 0 0, L_000001c5560b7f20;  1 drivers
v000001c556042f10_0 .net "b", 0 0, L_000001c5560b7fc0;  1 drivers
v000001c556043050_0 .net "cin", 0 0, L_000001c5560b86a0;  1 drivers
v000001c5560b1c60_0 .net "cout", 0 0, L_000001c5560b4be0;  1 drivers
v000001c5560b1d00_0 .net "sum", 0 0, L_000001c5560b5350;  1 drivers
S_000001c5560b2dc0 .scope generate, "genblk1[5]" "genblk1[5]" 2 22, 2 22 0, S_000001c555c3ea10;
 .timescale -9 -12;
P_000001c556059790 .param/l "g" 0 2 22, +C4<0101>;
S_000001c5560b2f50 .scope module, "fag" "fa" 2 23, 2 3 0, S_000001c5560b2dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c5560b5510 .functor XOR 1, L_000001c5560b8740, L_000001c5560b7de0, C4<0>, C4<0>;
L_000001c5560b5580 .functor XOR 1, L_000001c5560b5510, L_000001c5560b7e80, C4<0>, C4<0>;
L_000001c5560b55f0 .functor AND 1, L_000001c5560b8740, L_000001c5560b7de0, C4<1>, C4<1>;
L_000001c5560b4e80 .functor XOR 1, L_000001c5560b8740, L_000001c5560b7de0, C4<0>, C4<0>;
L_000001c5560b4fd0 .functor AND 1, L_000001c5560b7e80, L_000001c5560b4e80, C4<1>, C4<1>;
L_000001c5560b52e0 .functor OR 1, L_000001c5560b55f0, L_000001c5560b4fd0, C4<0>, C4<0>;
v000001c5560b1800_0 .net *"_ivl_0", 0 0, L_000001c5560b5510;  1 drivers
v000001c5560b0ea0_0 .net *"_ivl_4", 0 0, L_000001c5560b55f0;  1 drivers
v000001c5560b1580_0 .net *"_ivl_6", 0 0, L_000001c5560b4e80;  1 drivers
v000001c5560b1bc0_0 .net *"_ivl_8", 0 0, L_000001c5560b4fd0;  1 drivers
v000001c5560b1da0_0 .net "a", 0 0, L_000001c5560b8740;  1 drivers
v000001c5560b2700_0 .net "b", 0 0, L_000001c5560b7de0;  1 drivers
v000001c5560b0e00_0 .net "cin", 0 0, L_000001c5560b7e80;  1 drivers
v000001c5560b0f40_0 .net "cout", 0 0, L_000001c5560b52e0;  1 drivers
v000001c5560b28e0_0 .net "sum", 0 0, L_000001c5560b5580;  1 drivers
S_000001c5560b30e0 .scope generate, "genblk1[6]" "genblk1[6]" 2 22, 2 22 0, S_000001c555c3ea10;
 .timescale -9 -12;
P_000001c556059fd0 .param/l "g" 0 2 22, +C4<0110>;
S_000001c5560b3270 .scope module, "fag" "fa" 2 23, 2 3 0, S_000001c5560b30e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c5560b5040 .functor XOR 1, L_000001c5560b90a0, L_000001c5560b8420, C4<0>, C4<0>;
L_000001c5560b50b0 .functor XOR 1, L_000001c5560b5040, L_000001c5560b9140, C4<0>, C4<0>;
L_000001c5560b47f0 .functor AND 1, L_000001c5560b90a0, L_000001c5560b8420, C4<1>, C4<1>;
L_000001c5560b54a0 .functor XOR 1, L_000001c5560b90a0, L_000001c5560b8420, C4<0>, C4<0>;
L_000001c5560b4780 .functor AND 1, L_000001c5560b9140, L_000001c5560b54a0, C4<1>, C4<1>;
L_000001c5560b4a90 .functor OR 1, L_000001c5560b47f0, L_000001c5560b4780, C4<0>, C4<0>;
v000001c5560b0fe0_0 .net *"_ivl_0", 0 0, L_000001c5560b5040;  1 drivers
v000001c5560b2020_0 .net *"_ivl_4", 0 0, L_000001c5560b47f0;  1 drivers
v000001c5560b20c0_0 .net *"_ivl_6", 0 0, L_000001c5560b54a0;  1 drivers
v000001c5560b18a0_0 .net *"_ivl_8", 0 0, L_000001c5560b4780;  1 drivers
v000001c5560b16c0_0 .net "a", 0 0, L_000001c5560b90a0;  1 drivers
v000001c5560b19e0_0 .net "b", 0 0, L_000001c5560b8420;  1 drivers
v000001c5560b1080_0 .net "cin", 0 0, L_000001c5560b9140;  1 drivers
v000001c5560b2980_0 .net "cout", 0 0, L_000001c5560b4a90;  1 drivers
v000001c5560b1440_0 .net "sum", 0 0, L_000001c5560b50b0;  1 drivers
S_000001c5560b3400 .scope generate, "genblk1[7]" "genblk1[7]" 2 22, 2 22 0, S_000001c555c3ea10;
 .timescale -9 -12;
P_000001c5560597d0 .param/l "g" 0 2 22, +C4<0111>;
S_000001c5560b3590 .scope module, "fag" "fa" 2 23, 2 3 0, S_000001c5560b3400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c5560b4b00 .functor XOR 1, L_000001c5560b81a0, L_000001c5560b8600, C4<0>, C4<0>;
L_000001c5560b5120 .functor XOR 1, L_000001c5560b4b00, L_000001c5560b8920, C4<0>, C4<0>;
L_000001c5560b4b70 .functor AND 1, L_000001c5560b81a0, L_000001c5560b8600, C4<1>, C4<1>;
L_000001c5560b5190 .functor XOR 1, L_000001c5560b81a0, L_000001c5560b8600, C4<0>, C4<0>;
L_000001c5560b9890 .functor AND 1, L_000001c5560b8920, L_000001c5560b5190, C4<1>, C4<1>;
L_000001c5560b9900 .functor OR 1, L_000001c5560b4b70, L_000001c5560b9890, C4<0>, C4<0>;
v000001c5560b2160_0 .net *"_ivl_0", 0 0, L_000001c5560b4b00;  1 drivers
v000001c5560b2200_0 .net *"_ivl_4", 0 0, L_000001c5560b4b70;  1 drivers
v000001c5560b14e0_0 .net *"_ivl_6", 0 0, L_000001c5560b5190;  1 drivers
v000001c5560b2a20_0 .net *"_ivl_8", 0 0, L_000001c5560b9890;  1 drivers
v000001c5560b22a0_0 .net "a", 0 0, L_000001c5560b81a0;  1 drivers
v000001c5560b1e40_0 .net "b", 0 0, L_000001c5560b8600;  1 drivers
v000001c5560b1ee0_0 .net "cin", 0 0, L_000001c5560b8920;  1 drivers
v000001c5560b2660_0 .net "cout", 0 0, L_000001c5560b9900;  1 drivers
v000001c5560b1120_0 .net "sum", 0 0, L_000001c5560b5120;  1 drivers
    .scope S_000001c555c3e880;
T_0 ;
    %vpi_call 2 40 "$dumpfile", "rca.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c555c3e880 {0 0 0};
    %vpi_call 2 42 "$monitor", "a = %b: b = %b, cin = %b ---> s = %b, cout[%0d] = %b, add = %b", v000001c5560b11c0_0, v000001c5560b2520_0, v000001c5560b2c00_0, v000001c5560b2ca0_0, 32'sb00000000000000000000000000000111, &PV<v000001c5560b1a80_0, 7, 1>, v000001c5560b2480_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 46 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v000001c5560b11c0_0, 0, 8;
    %vpi_func 2 47 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v000001c5560b2520_0, 0, 8;
    %vpi_func 2 48 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v000001c5560b2c00_0, 0, 1;
    %delay 5000, 0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "rca.v";
