
# ğŸ‘‹ Hi, I'm Uchchhash Sarkar

**Design Verification Engineer** | **SoC & Memory Systems Enthusiast** | **PhD Aspirant**

ğŸ“ Based in Dhaka, Bangladesh  
ğŸ“§ uchchhash.sarkar@gmail.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/uchchhash) | [GitHub](https://github.com/uchchhash)

---

## ğŸ’¡ About Me

I'm a passionate engineer with over **3.5 years of experience** in RTL design verification, currently working as a contingent engineer for **Synopsys Inc.** through **Ulkasemi**. My work spans advanced **memory interface protocols**, **mixed-signal modeling**, and **SystemVerilog/UVM-based verification**.

---

## ğŸ”¬ Research Interests

- System-on-Chip (SoC), Computer Architecture
- Memory Systems
- Hardware Accelerators and AI Engines
- Digital Design, Verification
- Hardware Security

---

## ğŸ§  Technical Skills

- **Languages:** Verilog, SystemVerilog, Verilog-AMS, UVM, C++, Python, Bash
- **EDA Tools:** Cadence (Xcelium, Virtuoso, IMC), Synopsys (VCS, Verdi), Vivado, Vitis-HLS
- **Verification:** ABV, Coverage-Driven Verification, RNM, Co-Simulation
- **Protocols:** AMBA (APB, AHB, AXI), DDR, HBM, I2C, SPI, UART
- **Modeling:** Behavioral, Real-Number (RNM), Mixed-Signal
- **ML/DS:** Scikit-learn, YOLO, Pandas, Matplotlib, Seaborn
- **Version Control:** Git, Perforce | **Collab Tools:** JIRA, Confluence

---

## ğŸš€ Projects

### ğŸ§© Functional Verification Projects
- âœ… HBM4 PHY Layer (Synopsys)
- âœ… LPDDR54x Functional Coverage Checker (Synopsys)
- âœ… OTP + Clock/Reset Verification (Texas Instruments)
- âœ… Standard Protocol IPs: APB, AHB, AXI, SPI, I2C, UART ([GitHub Repo](https://github.com/uchchhash/bus-protocol))
- âœ… Foundational RTL Modules (Binary Counter, Shift Register, Traffic Light) ([GitHub Repo](https://github.com/uchchhash/rtl-verification-digital-modules))

### ğŸ”§ Mixed-Signal / AMS Projects
- ğŸ”„ RNM & AMS Verification (SigmaSense, ETA Wireless)
- ğŸ§  SoC Co-Simulation with DMS Models (DVCon Paper, Designerâ€™s Guide)

### ğŸ“Š AI & ML Projects
- ğŸ¤– COVID Social Distancing Monitor using YOLO
- ğŸ“ˆ Predictive Modeling with Regression & Classification (Quantum.AI)

---

## ğŸ“„ Certifications

- **High-Level Synthesis for FPGA** â€“ Udemy (Vitis-HLS)
- **Neural Networks & Deep Learning** â€“ DeepLearning.AI
- **Data Science with Python** â€“ Quantum.ai

---

## ğŸ“ Academic Background

**B.Sc. in Electrical and Electronic Engineering**  
Ahsanullah University of Science and Technology (AUST), 2021  
CGPA: 3.584 / 4.00 (Last 4 Semesters: 3.854)

---

## ğŸ§‘â€ğŸ« Mentoring & Training

- **Instructor** â€“ VLSI Training Academy, United International University
- **Technical Recruiter & Trainer** â€“ Ulkasemi Pvt Ltd

---

## ğŸ“ˆ Goals

Actively seeking **PhD opportunities** in:
- Computer Architecture
- VLSI Design
- Hardware Security
- Memory Systems and AI Accelerators

---
