<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000')">rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.57</td>
<td class="s10 cl rt"><a href="mod412.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod412.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod412.html#Toggle" > 98.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod412.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_30147"  onclick="showContent('inst_tag_30147')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap</a></td>
<td class="s4 cl rt"> 48.54</td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30147_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30147_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod412.html#inst_tag_30147_Toggle" >  5.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod412.html#inst_tag_30147_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_30148"  onclick="showContent('inst_tag_30148')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></td>
<td class="s4 cl rt"> 48.54</td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30148_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30148_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod412.html#inst_tag_30148_Toggle" >  5.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod412.html#inst_tag_30148_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_30149"  onclick="showContent('inst_tag_30149')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></td>
<td class="s6 cl rt"> 64.78</td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30149_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30149_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30149_Toggle" > 70.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod412.html#inst_tag_30149_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_30150"  onclick="showContent('inst_tag_30150')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></td>
<td class="s8 cl rt"> 81.88</td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30150_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30150_Cond" > 50.00</a></td>
<td class="s9 cl rt"><a href="mod412.html#inst_tag_30150_Toggle" > 96.58</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod412.html#inst_tag_30150_Branch" > 80.95</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_30145"  onclick="showContent('inst_tag_30145')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></td>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30145_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30145_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod412.html#inst_tag_30145_Toggle" > 96.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30145_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_30146"  onclick="showContent('inst_tag_30146')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></td>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30146_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30146_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod412.html#inst_tag_30146_Toggle" > 96.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30146_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_30147'>
<hr>
<a name="inst_tag_30147"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_30147" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.54</td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30147_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30147_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod412.html#inst_tag_30147_Toggle" >  5.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod412.html#inst_tag_30147_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.54</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.54</td>
<td class="s6 cl rt"> 61.29</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.81</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.06</td>
<td class="wht cl rt"></td>
<td><a href="mod86.html#inst_tag_9851" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30148'>
<hr>
<a name="inst_tag_30148"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_30148" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.54</td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30148_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30148_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod412.html#inst_tag_30148_Toggle" >  5.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod412.html#inst_tag_30148_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.54</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.54</td>
<td class="s6 cl rt"> 61.29</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.81</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.06</td>
<td class="wht cl rt"></td>
<td><a href="mod86.html#inst_tag_9851" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30149'>
<hr>
<a name="inst_tag_30149"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_30149" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.78</td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30149_Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30149_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod412.html#inst_tag_30149_Toggle" > 70.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod412.html#inst_tag_30149_Branch" > 61.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.78</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 70.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 74.97</td>
<td class="s9 cl rt"> 91.67</td>
<td class="s5 cl rt"> 55.00</td>
<td class="s8 cl rt"> 81.42</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.79</td>
<td class="wht cl rt"></td>
<td><a href="mod1954.html#inst_tag_188491" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30150'>
<hr>
<a name="inst_tag_30150"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_30150" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.88</td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30150_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod412.html#inst_tag_30150_Cond" > 50.00</a></td>
<td class="s9 cl rt"><a href="mod412.html#inst_tag_30150_Toggle" > 96.58</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod412.html#inst_tag_30150_Branch" > 80.95</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.88</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.58</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 74.97</td>
<td class="s9 cl rt"> 91.67</td>
<td class="s5 cl rt"> 55.00</td>
<td class="s8 cl rt"> 81.42</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.79</td>
<td class="wht cl rt"></td>
<td><a href="mod1954.html#inst_tag_188491" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30145'>
<hr>
<a name="inst_tag_30145"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_30145" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30145_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30145_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod412.html#inst_tag_30145_Toggle" > 96.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30145_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.58</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.53</td>
<td class="s8 cl rt"> 87.10</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s9 cl rt"> 96.68</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.02</td>
<td class="wht cl rt"></td>
<td><a href="mod86.html#inst_tag_9850" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30146'>
<hr>
<a name="inst_tag_30146"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_30146" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30146_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30146_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod412.html#inst_tag_30146_Toggle" > 96.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod412.html#inst_tag_30146_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.58</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.53</td>
<td class="s8 cl rt"> 87.10</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s9 cl rt"> 96.68</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.02</td>
<td class="wht cl rt"></td>
<td><a href="mod86.html#inst_tag_9850" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod412.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125469</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125477</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125484</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125498</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125505</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125512</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125519</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125526</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>125533</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
125468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125469     1/1          		if ( ! Sys_Clk_RstN )
125470     1/1          			Full &lt;= #1.0 ( 1'b0 );
125471     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
125472                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
125473                  	assign Sys_Pwr_WakeUp = 1'b0;
125474                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
125475                  	assign Tx_0 = RxInt_0;
125476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125477     1/1          		if ( ! Sys_Clk_RstN )
125478     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
125479     1/1          		else if ( RxVld &amp; RxRdy )
125480     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
125481                  	assign RxInt_1 = Full ? Reg_1 : Rx_1;
125482                  	assign Tx_1 = RxInt_1;
125483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125484     1/1          		if ( ! Sys_Clk_RstN )
125485     1/1          			Reg_1 &lt;= #1.0 ( 2'b0 );
125486     1/1          		else if ( RxVld &amp; RxRdy )
125487     1/1          			Reg_1 &lt;= #1.0 ( Rx_1 );
                        MISSING_ELSE
125488                  	assign RxInt_10 = Full ? Reg_10 : Rx_10;
125489                  	assign Tx_10 = RxInt_10;
125490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125491     1/1          		if ( ! Sys_Clk_RstN )
125492     1/1          			Reg_10 &lt;= #1.0 ( 3'b0 );
125493     1/1          		else if ( RxVld &amp; RxRdy )
125494     1/1          			Reg_10 &lt;= #1.0 ( Rx_10 );
                        MISSING_ELSE
125495                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
125496                  	assign Tx_2 = RxInt_2;
125497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125498     1/1          		if ( ! Sys_Clk_RstN )
125499     1/1          			Reg_2 &lt;= #1.0 ( 4'b0 );
125500     1/1          		else if ( RxVld &amp; RxRdy )
125501     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
125502                  	assign RxInt_3 = Full ? Reg_3 : Rx_3;
125503                  	assign Tx_3 = RxInt_3;
125504                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125505     1/1          		if ( ! Sys_Clk_RstN )
125506     1/1          			Reg_3 &lt;= #1.0 ( 4'b0 );
125507     1/1          		else if ( RxVld &amp; RxRdy )
125508     1/1          			Reg_3 &lt;= #1.0 ( Rx_3 );
                        MISSING_ELSE
125509                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
125510                  	assign Tx_4 = RxInt_4;
125511                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125512     1/1          		if ( ! Sys_Clk_RstN )
125513     1/1          			Reg_4 &lt;= #1.0 ( 3'b0 );
125514     1/1          		else if ( RxVld &amp; RxRdy )
125515     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
125516                  	assign RxInt_5 = Full ? Reg_5 : Rx_5;
125517                  	assign Tx_5 = RxInt_5;
125518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125519     1/1          		if ( ! Sys_Clk_RstN )
125520     1/1          			Reg_5 &lt;= #1.0 ( 1'b0 );
125521     1/1          		else if ( RxVld &amp; RxRdy )
125522     1/1          			Reg_5 &lt;= #1.0 ( Rx_5 );
                        MISSING_ELSE
125523                  	assign RxInt_6 = Full ? Reg_6 : Rx_6;
125524                  	assign Tx_6 = RxInt_6;
125525                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125526     1/1          		if ( ! Sys_Clk_RstN )
125527     1/1          			Reg_6 &lt;= #1.0 ( 3'b0 );
125528     1/1          		else if ( RxVld &amp; RxRdy )
125529     1/1          			Reg_6 &lt;= #1.0 ( Rx_6 );
                        MISSING_ELSE
125530                  	// synopsys translate_off
125531                  	// synthesis translate_off
125532                  	always @( posedge Sys_Clk )
125533     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
125534     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
125535     <font color = "grey">unreachable  </font>				dontStop = 0;
125536     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
125537     <font color = "grey">unreachable  </font>				if (!dontStop) begin
125538     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
125539     <font color = "grey">unreachable  </font>					$stop;
125540                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
125541                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod412.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125474
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125481
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125488
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125495
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125502
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125509
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125516
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125523
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod412.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">27</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">234</td>
<td class="rt">230</td>
<td class="rt">98.29 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">115</td>
<td class="rt">98.29 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">115</td>
<td class="rt">98.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">27</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">230</td>
<td class="rt">98.29 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">115</td>
<td class="rt">98.29 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">115</td>
<td class="rt">98.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod412.html" >rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125474</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125502</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125509</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125523</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125477</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125491</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125498</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125505</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125512</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125519</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125526</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125474     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125481     	assign RxInt_1 = Full ? Reg_1 : Rx_1;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125488     	assign RxInt_10 = Full ? Reg_10 : Rx_10;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125495     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125502     	assign RxInt_3 = Full ? Reg_3 : Rx_3;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125509     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125516     	assign RxInt_5 = Full ? Reg_5 : Rx_5;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125523     	assign RxInt_6 = Full ? Reg_6 : Rx_6;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125470     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125471     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125478     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
125479     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125480     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125485     			Reg_1 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
125486     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125487     			Reg_1 <= #1.0 ( Rx_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125492     			Reg_10 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125493     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125494     			Reg_10 <= #1.0 ( Rx_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125498     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125499     			Reg_2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125500     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125501     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125505     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125506     			Reg_3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125507     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125508     			Reg_3 <= #1.0 ( Rx_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125512     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125513     			Reg_4 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125514     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125515     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125520     			Reg_5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125521     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125522     			Reg_5 <= #1.0 ( Rx_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125526     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125527     			Reg_6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125528     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125529     			Reg_6 <= #1.0 ( Rx_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30147'>
<a name="inst_tag_30147_Line"></a>
<b>Line Coverage for Instance : <a href="mod412.html#inst_tag_30147" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125469</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125484</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125491</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125498</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125505</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125512</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125519</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125526</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>125533</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
125468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125469     1/1          		if ( ! Sys_Clk_RstN )
125470     1/1          			Full &lt;= #1.0 ( 1'b0 );
125471     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
125472                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
125473                  	assign Sys_Pwr_WakeUp = 1'b0;
125474                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
125475                  	assign Tx_0 = RxInt_0;
125476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125477     1/1          		if ( ! Sys_Clk_RstN )
125478     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
125479     1/1          		else if ( RxVld &amp; RxRdy )
125480     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
125481                  	assign RxInt_1 = Full ? Reg_1 : Rx_1;
125482                  	assign Tx_1 = RxInt_1;
125483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125484     1/1          		if ( ! Sys_Clk_RstN )
125485     1/1          			Reg_1 &lt;= #1.0 ( 2'b0 );
125486     1/1          		else if ( RxVld &amp; RxRdy )
125487     <font color = "red">0/1     ==>  			Reg_1 &lt;= #1.0 ( Rx_1 );</font>
                        MISSING_ELSE
125488                  	assign RxInt_10 = Full ? Reg_10 : Rx_10;
125489                  	assign Tx_10 = RxInt_10;
125490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125491     1/1          		if ( ! Sys_Clk_RstN )
125492     1/1          			Reg_10 &lt;= #1.0 ( 3'b0 );
125493     1/1          		else if ( RxVld &amp; RxRdy )
125494     <font color = "red">0/1     ==>  			Reg_10 &lt;= #1.0 ( Rx_10 );</font>
                        MISSING_ELSE
125495                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
125496                  	assign Tx_2 = RxInt_2;
125497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125498     1/1          		if ( ! Sys_Clk_RstN )
125499     1/1          			Reg_2 &lt;= #1.0 ( 4'b0 );
125500     1/1          		else if ( RxVld &amp; RxRdy )
125501     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
125502                  	assign RxInt_3 = Full ? Reg_3 : Rx_3;
125503                  	assign Tx_3 = RxInt_3;
125504                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125505     1/1          		if ( ! Sys_Clk_RstN )
125506     1/1          			Reg_3 &lt;= #1.0 ( 4'b0 );
125507     1/1          		else if ( RxVld &amp; RxRdy )
125508     <font color = "red">0/1     ==>  			Reg_3 &lt;= #1.0 ( Rx_3 );</font>
                        MISSING_ELSE
125509                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
125510                  	assign Tx_4 = RxInt_4;
125511                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125512     1/1          		if ( ! Sys_Clk_RstN )
125513     1/1          			Reg_4 &lt;= #1.0 ( 3'b0 );
125514     1/1          		else if ( RxVld &amp; RxRdy )
125515     <font color = "red">0/1     ==>  			Reg_4 &lt;= #1.0 ( Rx_4 );</font>
                        MISSING_ELSE
125516                  	assign RxInt_5 = Full ? Reg_5 : Rx_5;
125517                  	assign Tx_5 = RxInt_5;
125518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125519     1/1          		if ( ! Sys_Clk_RstN )
125520     1/1          			Reg_5 &lt;= #1.0 ( 1'b0 );
125521     1/1          		else if ( RxVld &amp; RxRdy )
125522     <font color = "red">0/1     ==>  			Reg_5 &lt;= #1.0 ( Rx_5 );</font>
                        MISSING_ELSE
125523                  	assign RxInt_6 = Full ? Reg_6 : Rx_6;
125524                  	assign Tx_6 = RxInt_6;
125525                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125526     1/1          		if ( ! Sys_Clk_RstN )
125527     1/1          			Reg_6 &lt;= #1.0 ( 3'b0 );
125528     1/1          		else if ( RxVld &amp; RxRdy )
125529     <font color = "red">0/1     ==>  			Reg_6 &lt;= #1.0 ( Rx_6 );</font>
                        MISSING_ELSE
125530                  	// synopsys translate_off
125531                  	// synthesis translate_off
125532                  	always @( posedge Sys_Clk )
125533     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
125534     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
125535     <font color = "grey">unreachable  </font>				dontStop = 0;
125536     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
125537     <font color = "grey">unreachable  </font>				if (!dontStop) begin
125538     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
125539     <font color = "grey">unreachable  </font>					$stop;
125540                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
125541                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30147_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod412.html#inst_tag_30147" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125474
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125481
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125488
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125495
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125502
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125509
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125516
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125523
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30147_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod412.html#inst_tag_30147" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">234</td>
<td class="rt">12</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">12</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30147_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod412.html#inst_tag_30147" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125474</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125481</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125495</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125502</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125509</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125516</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125477</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125484</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125491</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125498</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125505</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125512</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125519</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125526</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125474     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125481     	assign RxInt_1 = Full ? Reg_1 : Rx_1;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125488     	assign RxInt_10 = Full ? Reg_10 : Rx_10;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125495     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125502     	assign RxInt_3 = Full ? Reg_3 : Rx_3;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125509     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125516     	assign RxInt_5 = Full ? Reg_5 : Rx_5;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125523     	assign RxInt_6 = Full ? Reg_6 : Rx_6;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125470     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125471     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125478     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
125479     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125480     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125485     			Reg_1 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
125486     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125487     			Reg_1 <= #1.0 ( Rx_1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125492     			Reg_10 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125493     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125494     			Reg_10 <= #1.0 ( Rx_10 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125498     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125499     			Reg_2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125500     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125501     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125505     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125506     			Reg_3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125507     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125508     			Reg_3 <= #1.0 ( Rx_3 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125512     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125513     			Reg_4 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125514     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125515     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125520     			Reg_5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125521     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125522     			Reg_5 <= #1.0 ( Rx_5 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125526     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125527     			Reg_6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125528     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125529     			Reg_6 <= #1.0 ( Rx_6 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30148'>
<a name="inst_tag_30148_Line"></a>
<b>Line Coverage for Instance : <a href="mod412.html#inst_tag_30148" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125469</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125484</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125491</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125498</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125505</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125512</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125519</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125526</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>125533</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
125468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125469     1/1          		if ( ! Sys_Clk_RstN )
125470     1/1          			Full &lt;= #1.0 ( 1'b0 );
125471     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
125472                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
125473                  	assign Sys_Pwr_WakeUp = 1'b0;
125474                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
125475                  	assign Tx_0 = RxInt_0;
125476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125477     1/1          		if ( ! Sys_Clk_RstN )
125478     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
125479     1/1          		else if ( RxVld &amp; RxRdy )
125480     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
125481                  	assign RxInt_1 = Full ? Reg_1 : Rx_1;
125482                  	assign Tx_1 = RxInt_1;
125483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125484     1/1          		if ( ! Sys_Clk_RstN )
125485     1/1          			Reg_1 &lt;= #1.0 ( 2'b0 );
125486     1/1          		else if ( RxVld &amp; RxRdy )
125487     <font color = "red">0/1     ==>  			Reg_1 &lt;= #1.0 ( Rx_1 );</font>
                        MISSING_ELSE
125488                  	assign RxInt_10 = Full ? Reg_10 : Rx_10;
125489                  	assign Tx_10 = RxInt_10;
125490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125491     1/1          		if ( ! Sys_Clk_RstN )
125492     1/1          			Reg_10 &lt;= #1.0 ( 3'b0 );
125493     1/1          		else if ( RxVld &amp; RxRdy )
125494     <font color = "red">0/1     ==>  			Reg_10 &lt;= #1.0 ( Rx_10 );</font>
                        MISSING_ELSE
125495                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
125496                  	assign Tx_2 = RxInt_2;
125497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125498     1/1          		if ( ! Sys_Clk_RstN )
125499     1/1          			Reg_2 &lt;= #1.0 ( 4'b0 );
125500     1/1          		else if ( RxVld &amp; RxRdy )
125501     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
125502                  	assign RxInt_3 = Full ? Reg_3 : Rx_3;
125503                  	assign Tx_3 = RxInt_3;
125504                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125505     1/1          		if ( ! Sys_Clk_RstN )
125506     1/1          			Reg_3 &lt;= #1.0 ( 4'b0 );
125507     1/1          		else if ( RxVld &amp; RxRdy )
125508     <font color = "red">0/1     ==>  			Reg_3 &lt;= #1.0 ( Rx_3 );</font>
                        MISSING_ELSE
125509                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
125510                  	assign Tx_4 = RxInt_4;
125511                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125512     1/1          		if ( ! Sys_Clk_RstN )
125513     1/1          			Reg_4 &lt;= #1.0 ( 3'b0 );
125514     1/1          		else if ( RxVld &amp; RxRdy )
125515     <font color = "red">0/1     ==>  			Reg_4 &lt;= #1.0 ( Rx_4 );</font>
                        MISSING_ELSE
125516                  	assign RxInt_5 = Full ? Reg_5 : Rx_5;
125517                  	assign Tx_5 = RxInt_5;
125518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125519     1/1          		if ( ! Sys_Clk_RstN )
125520     1/1          			Reg_5 &lt;= #1.0 ( 1'b0 );
125521     1/1          		else if ( RxVld &amp; RxRdy )
125522     <font color = "red">0/1     ==>  			Reg_5 &lt;= #1.0 ( Rx_5 );</font>
                        MISSING_ELSE
125523                  	assign RxInt_6 = Full ? Reg_6 : Rx_6;
125524                  	assign Tx_6 = RxInt_6;
125525                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125526     1/1          		if ( ! Sys_Clk_RstN )
125527     1/1          			Reg_6 &lt;= #1.0 ( 3'b0 );
125528     1/1          		else if ( RxVld &amp; RxRdy )
125529     <font color = "red">0/1     ==>  			Reg_6 &lt;= #1.0 ( Rx_6 );</font>
                        MISSING_ELSE
125530                  	// synopsys translate_off
125531                  	// synthesis translate_off
125532                  	always @( posedge Sys_Clk )
125533     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
125534     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
125535     <font color = "grey">unreachable  </font>				dontStop = 0;
125536     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
125537     <font color = "grey">unreachable  </font>				if (!dontStop) begin
125538     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
125539     <font color = "grey">unreachable  </font>					$stop;
125540                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
125541                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30148_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod412.html#inst_tag_30148" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125474
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125481
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125488
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125495
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125502
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125509
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125516
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125523
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30148_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod412.html#inst_tag_30148" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">234</td>
<td class="rt">12</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">12</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">6</td>
<td class="rt">5.13  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30148_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod412.html#inst_tag_30148" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125474</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125481</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125495</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125502</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125509</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125516</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125477</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125484</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125491</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125498</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125505</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125512</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125519</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125526</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125474     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125481     	assign RxInt_1 = Full ? Reg_1 : Rx_1;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125488     	assign RxInt_10 = Full ? Reg_10 : Rx_10;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125495     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125502     	assign RxInt_3 = Full ? Reg_3 : Rx_3;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125509     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125516     	assign RxInt_5 = Full ? Reg_5 : Rx_5;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125523     	assign RxInt_6 = Full ? Reg_6 : Rx_6;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125470     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125471     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125478     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
125479     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125480     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125485     			Reg_1 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
125486     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125487     			Reg_1 <= #1.0 ( Rx_1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125492     			Reg_10 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125493     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125494     			Reg_10 <= #1.0 ( Rx_10 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125498     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125499     			Reg_2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125500     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125501     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125505     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125506     			Reg_3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125507     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125508     			Reg_3 <= #1.0 ( Rx_3 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125512     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125513     			Reg_4 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125514     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125515     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125520     			Reg_5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125521     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125522     			Reg_5 <= #1.0 ( Rx_5 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125526     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125527     			Reg_6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125528     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125529     			Reg_6 <= #1.0 ( Rx_6 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30149'>
<a name="inst_tag_30149_Line"></a>
<b>Line Coverage for Instance : <a href="mod412.html#inst_tag_30149" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>35</td><td>27</td><td>77.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125469</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125484</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125491</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125498</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125505</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125512</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125519</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>125526</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>125533</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
125468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125469     1/1          		if ( ! Sys_Clk_RstN )
125470     1/1          			Full &lt;= #1.0 ( 1'b0 );
125471     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
125472                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
125473                  	assign Sys_Pwr_WakeUp = 1'b0;
125474                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
125475                  	assign Tx_0 = RxInt_0;
125476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125477     1/1          		if ( ! Sys_Clk_RstN )
125478     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
125479     1/1          		else if ( RxVld &amp; RxRdy )
125480     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
125481                  	assign RxInt_1 = Full ? Reg_1 : Rx_1;
125482                  	assign Tx_1 = RxInt_1;
125483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125484     1/1          		if ( ! Sys_Clk_RstN )
125485     1/1          			Reg_1 &lt;= #1.0 ( 2'b0 );
125486     1/1          		else if ( RxVld &amp; RxRdy )
125487     <font color = "red">0/1     ==>  			Reg_1 &lt;= #1.0 ( Rx_1 );</font>
                        MISSING_ELSE
125488                  	assign RxInt_10 = Full ? Reg_10 : Rx_10;
125489                  	assign Tx_10 = RxInt_10;
125490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125491     1/1          		if ( ! Sys_Clk_RstN )
125492     1/1          			Reg_10 &lt;= #1.0 ( 3'b0 );
125493     1/1          		else if ( RxVld &amp; RxRdy )
125494     <font color = "red">0/1     ==>  			Reg_10 &lt;= #1.0 ( Rx_10 );</font>
                        MISSING_ELSE
125495                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
125496                  	assign Tx_2 = RxInt_2;
125497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125498     1/1          		if ( ! Sys_Clk_RstN )
125499     1/1          			Reg_2 &lt;= #1.0 ( 4'b0 );
125500     1/1          		else if ( RxVld &amp; RxRdy )
125501     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
125502                  	assign RxInt_3 = Full ? Reg_3 : Rx_3;
125503                  	assign Tx_3 = RxInt_3;
125504                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125505     1/1          		if ( ! Sys_Clk_RstN )
125506     1/1          			Reg_3 &lt;= #1.0 ( 4'b0 );
125507     1/1          		else if ( RxVld &amp; RxRdy )
125508     <font color = "red">0/1     ==>  			Reg_3 &lt;= #1.0 ( Rx_3 );</font>
                        MISSING_ELSE
125509                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
125510                  	assign Tx_4 = RxInt_4;
125511                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125512     1/1          		if ( ! Sys_Clk_RstN )
125513     1/1          			Reg_4 &lt;= #1.0 ( 3'b0 );
125514     1/1          		else if ( RxVld &amp; RxRdy )
125515     <font color = "red">0/1     ==>  			Reg_4 &lt;= #1.0 ( Rx_4 );</font>
                        MISSING_ELSE
125516                  	assign RxInt_5 = Full ? Reg_5 : Rx_5;
125517                  	assign Tx_5 = RxInt_5;
125518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125519     1/1          		if ( ! Sys_Clk_RstN )
125520     1/1          			Reg_5 &lt;= #1.0 ( 1'b0 );
125521     1/1          		else if ( RxVld &amp; RxRdy )
125522     <font color = "red">0/1     ==>  			Reg_5 &lt;= #1.0 ( Rx_5 );</font>
                        MISSING_ELSE
125523                  	assign RxInt_6 = Full ? Reg_6 : Rx_6;
125524                  	assign Tx_6 = RxInt_6;
125525                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125526     1/1          		if ( ! Sys_Clk_RstN )
125527     1/1          			Reg_6 &lt;= #1.0 ( 3'b0 );
125528     1/1          		else if ( RxVld &amp; RxRdy )
125529     <font color = "red">0/1     ==>  			Reg_6 &lt;= #1.0 ( Rx_6 );</font>
                        MISSING_ELSE
125530                  	// synopsys translate_off
125531                  	// synthesis translate_off
125532                  	always @( posedge Sys_Clk )
125533     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
125534     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
125535     <font color = "grey">unreachable  </font>				dontStop = 0;
125536     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
125537     <font color = "grey">unreachable  </font>				if (!dontStop) begin
125538     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
125539     <font color = "grey">unreachable  </font>					$stop;
125540                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
125541                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30149_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod412.html#inst_tag_30149" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125474
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125481
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125488
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125495
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125502
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125509
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125516
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125523
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30149_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod412.html#inst_tag_30149" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">234</td>
<td class="rt">164</td>
<td class="rt">70.09 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">110</td>
<td class="rt">94.02 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">54</td>
<td class="rt">46.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">164</td>
<td class="rt">70.09 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">110</td>
<td class="rt">94.02 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">54</td>
<td class="rt">46.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[19:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[24:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[19:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[24:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30149_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod412.html#inst_tag_30149" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">26</td>
<td class="rt">61.90 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125474</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125481</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125495</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125502</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125509</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125516</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125477</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125484</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125491</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125498</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125505</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125512</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125519</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">125526</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125474     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125481     	assign RxInt_1 = Full ? Reg_1 : Rx_1;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125488     	assign RxInt_10 = Full ? Reg_10 : Rx_10;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125495     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125502     	assign RxInt_3 = Full ? Reg_3 : Rx_3;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125509     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125516     	assign RxInt_5 = Full ? Reg_5 : Rx_5;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125523     	assign RxInt_6 = Full ? Reg_6 : Rx_6;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125470     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125471     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125478     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
125479     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125480     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125485     			Reg_1 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
125486     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125487     			Reg_1 <= #1.0 ( Rx_1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125492     			Reg_10 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125493     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125494     			Reg_10 <= #1.0 ( Rx_10 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125498     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125499     			Reg_2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125500     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125501     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125505     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125506     			Reg_3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125507     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125508     			Reg_3 <= #1.0 ( Rx_3 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125512     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125513     			Reg_4 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125514     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125515     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125520     			Reg_5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125521     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125522     			Reg_5 <= #1.0 ( Rx_5 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125526     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125527     			Reg_6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125528     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
125529     			Reg_6 <= #1.0 ( Rx_6 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30150'>
<a name="inst_tag_30150_Line"></a>
<b>Line Coverage for Instance : <a href="mod412.html#inst_tag_30150" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125469</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125477</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125484</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125498</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125505</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125512</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125519</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125526</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>125533</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
125468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125469     1/1          		if ( ! Sys_Clk_RstN )
125470     1/1          			Full &lt;= #1.0 ( 1'b0 );
125471     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
125472                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
125473                  	assign Sys_Pwr_WakeUp = 1'b0;
125474                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
125475                  	assign Tx_0 = RxInt_0;
125476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125477     1/1          		if ( ! Sys_Clk_RstN )
125478     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
125479     1/1          		else if ( RxVld &amp; RxRdy )
125480     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
125481                  	assign RxInt_1 = Full ? Reg_1 : Rx_1;
125482                  	assign Tx_1 = RxInt_1;
125483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125484     1/1          		if ( ! Sys_Clk_RstN )
125485     1/1          			Reg_1 &lt;= #1.0 ( 2'b0 );
125486     1/1          		else if ( RxVld &amp; RxRdy )
125487     1/1          			Reg_1 &lt;= #1.0 ( Rx_1 );
                        MISSING_ELSE
125488                  	assign RxInt_10 = Full ? Reg_10 : Rx_10;
125489                  	assign Tx_10 = RxInt_10;
125490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125491     1/1          		if ( ! Sys_Clk_RstN )
125492     1/1          			Reg_10 &lt;= #1.0 ( 3'b0 );
125493     1/1          		else if ( RxVld &amp; RxRdy )
125494     1/1          			Reg_10 &lt;= #1.0 ( Rx_10 );
                        MISSING_ELSE
125495                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
125496                  	assign Tx_2 = RxInt_2;
125497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125498     1/1          		if ( ! Sys_Clk_RstN )
125499     1/1          			Reg_2 &lt;= #1.0 ( 4'b0 );
125500     1/1          		else if ( RxVld &amp; RxRdy )
125501     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
125502                  	assign RxInt_3 = Full ? Reg_3 : Rx_3;
125503                  	assign Tx_3 = RxInt_3;
125504                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125505     1/1          		if ( ! Sys_Clk_RstN )
125506     1/1          			Reg_3 &lt;= #1.0 ( 4'b0 );
125507     1/1          		else if ( RxVld &amp; RxRdy )
125508     1/1          			Reg_3 &lt;= #1.0 ( Rx_3 );
                        MISSING_ELSE
125509                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
125510                  	assign Tx_4 = RxInt_4;
125511                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125512     1/1          		if ( ! Sys_Clk_RstN )
125513     1/1          			Reg_4 &lt;= #1.0 ( 3'b0 );
125514     1/1          		else if ( RxVld &amp; RxRdy )
125515     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
125516                  	assign RxInt_5 = Full ? Reg_5 : Rx_5;
125517                  	assign Tx_5 = RxInt_5;
125518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125519     1/1          		if ( ! Sys_Clk_RstN )
125520     1/1          			Reg_5 &lt;= #1.0 ( 1'b0 );
125521     1/1          		else if ( RxVld &amp; RxRdy )
125522     1/1          			Reg_5 &lt;= #1.0 ( Rx_5 );
                        MISSING_ELSE
125523                  	assign RxInt_6 = Full ? Reg_6 : Rx_6;
125524                  	assign Tx_6 = RxInt_6;
125525                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125526     1/1          		if ( ! Sys_Clk_RstN )
125527     1/1          			Reg_6 &lt;= #1.0 ( 3'b0 );
125528     1/1          		else if ( RxVld &amp; RxRdy )
125529     1/1          			Reg_6 &lt;= #1.0 ( Rx_6 );
                        MISSING_ELSE
125530                  	// synopsys translate_off
125531                  	// synthesis translate_off
125532                  	always @( posedge Sys_Clk )
125533     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
125534     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
125535     <font color = "grey">unreachable  </font>				dontStop = 0;
125536     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
125537     <font color = "grey">unreachable  </font>				if (!dontStop) begin
125538     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
125539     <font color = "grey">unreachable  </font>					$stop;
125540                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
125541                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30150_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod412.html#inst_tag_30150" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125474
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125481
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125488
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125495
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125502
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125509
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125516
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125523
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30150_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod412.html#inst_tag_30150" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">234</td>
<td class="rt">226</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">226</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30150_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod412.html#inst_tag_30150" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">34</td>
<td class="rt">80.95 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125474</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125481</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125495</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125502</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125509</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125516</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">125523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125477</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125491</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125498</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125505</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125512</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125519</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125526</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125474     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125481     	assign RxInt_1 = Full ? Reg_1 : Rx_1;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125488     	assign RxInt_10 = Full ? Reg_10 : Rx_10;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125495     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125502     	assign RxInt_3 = Full ? Reg_3 : Rx_3;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125509     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125516     	assign RxInt_5 = Full ? Reg_5 : Rx_5;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125523     	assign RxInt_6 = Full ? Reg_6 : Rx_6;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125470     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125471     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125478     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
125479     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125480     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125485     			Reg_1 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
125486     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125487     			Reg_1 <= #1.0 ( Rx_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125492     			Reg_10 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125493     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125494     			Reg_10 <= #1.0 ( Rx_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125498     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125499     			Reg_2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125500     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125501     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125505     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125506     			Reg_3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125507     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125508     			Reg_3 <= #1.0 ( Rx_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125512     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125513     			Reg_4 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125514     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125515     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125520     			Reg_5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125521     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125522     			Reg_5 <= #1.0 ( Rx_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125526     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125527     			Reg_6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125528     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125529     			Reg_6 <= #1.0 ( Rx_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30145'>
<a name="inst_tag_30145_Line"></a>
<b>Line Coverage for Instance : <a href="mod412.html#inst_tag_30145" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125469</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125477</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125484</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125498</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125505</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125512</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125519</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125526</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>125533</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
125468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125469     1/1          		if ( ! Sys_Clk_RstN )
125470     1/1          			Full &lt;= #1.0 ( 1'b0 );
125471     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
125472                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
125473                  	assign Sys_Pwr_WakeUp = 1'b0;
125474                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
125475                  	assign Tx_0 = RxInt_0;
125476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125477     1/1          		if ( ! Sys_Clk_RstN )
125478     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
125479     1/1          		else if ( RxVld &amp; RxRdy )
125480     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
125481                  	assign RxInt_1 = Full ? Reg_1 : Rx_1;
125482                  	assign Tx_1 = RxInt_1;
125483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125484     1/1          		if ( ! Sys_Clk_RstN )
125485     1/1          			Reg_1 &lt;= #1.0 ( 2'b0 );
125486     1/1          		else if ( RxVld &amp; RxRdy )
125487     1/1          			Reg_1 &lt;= #1.0 ( Rx_1 );
                        MISSING_ELSE
125488                  	assign RxInt_10 = Full ? Reg_10 : Rx_10;
125489                  	assign Tx_10 = RxInt_10;
125490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125491     1/1          		if ( ! Sys_Clk_RstN )
125492     1/1          			Reg_10 &lt;= #1.0 ( 3'b0 );
125493     1/1          		else if ( RxVld &amp; RxRdy )
125494     1/1          			Reg_10 &lt;= #1.0 ( Rx_10 );
                        MISSING_ELSE
125495                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
125496                  	assign Tx_2 = RxInt_2;
125497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125498     1/1          		if ( ! Sys_Clk_RstN )
125499     1/1          			Reg_2 &lt;= #1.0 ( 4'b0 );
125500     1/1          		else if ( RxVld &amp; RxRdy )
125501     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
125502                  	assign RxInt_3 = Full ? Reg_3 : Rx_3;
125503                  	assign Tx_3 = RxInt_3;
125504                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125505     1/1          		if ( ! Sys_Clk_RstN )
125506     1/1          			Reg_3 &lt;= #1.0 ( 4'b0 );
125507     1/1          		else if ( RxVld &amp; RxRdy )
125508     1/1          			Reg_3 &lt;= #1.0 ( Rx_3 );
                        MISSING_ELSE
125509                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
125510                  	assign Tx_4 = RxInt_4;
125511                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125512     1/1          		if ( ! Sys_Clk_RstN )
125513     1/1          			Reg_4 &lt;= #1.0 ( 3'b0 );
125514     1/1          		else if ( RxVld &amp; RxRdy )
125515     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
125516                  	assign RxInt_5 = Full ? Reg_5 : Rx_5;
125517                  	assign Tx_5 = RxInt_5;
125518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125519     1/1          		if ( ! Sys_Clk_RstN )
125520     1/1          			Reg_5 &lt;= #1.0 ( 1'b0 );
125521     1/1          		else if ( RxVld &amp; RxRdy )
125522     1/1          			Reg_5 &lt;= #1.0 ( Rx_5 );
                        MISSING_ELSE
125523                  	assign RxInt_6 = Full ? Reg_6 : Rx_6;
125524                  	assign Tx_6 = RxInt_6;
125525                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125526     1/1          		if ( ! Sys_Clk_RstN )
125527     1/1          			Reg_6 &lt;= #1.0 ( 3'b0 );
125528     1/1          		else if ( RxVld &amp; RxRdy )
125529     1/1          			Reg_6 &lt;= #1.0 ( Rx_6 );
                        MISSING_ELSE
125530                  	// synopsys translate_off
125531                  	// synthesis translate_off
125532                  	always @( posedge Sys_Clk )
125533     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
125534     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
125535     <font color = "grey">unreachable  </font>				dontStop = 0;
125536     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
125537     <font color = "grey">unreachable  </font>				if (!dontStop) begin
125538     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
125539     <font color = "grey">unreachable  </font>					$stop;
125540                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
125541                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30145_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod412.html#inst_tag_30145" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125474
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125481
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125488
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125495
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125502
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125509
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125516
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125523
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30145_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod412.html#inst_tag_30145" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">234</td>
<td class="rt">226</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">226</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30145_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod412.html#inst_tag_30145" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125474</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125502</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125509</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125523</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125477</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125491</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125498</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125505</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125512</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125519</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125526</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125474     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125481     	assign RxInt_1 = Full ? Reg_1 : Rx_1;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125488     	assign RxInt_10 = Full ? Reg_10 : Rx_10;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125495     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125502     	assign RxInt_3 = Full ? Reg_3 : Rx_3;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125509     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125516     	assign RxInt_5 = Full ? Reg_5 : Rx_5;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125523     	assign RxInt_6 = Full ? Reg_6 : Rx_6;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125470     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125471     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125478     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
125479     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125480     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125485     			Reg_1 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
125486     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125487     			Reg_1 <= #1.0 ( Rx_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125492     			Reg_10 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125493     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125494     			Reg_10 <= #1.0 ( Rx_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125498     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125499     			Reg_2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125500     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125501     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125505     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125506     			Reg_3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125507     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125508     			Reg_3 <= #1.0 ( Rx_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125512     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125513     			Reg_4 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125514     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125515     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125520     			Reg_5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125521     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125522     			Reg_5 <= #1.0 ( Rx_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125526     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125527     			Reg_6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125528     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125529     			Reg_6 <= #1.0 ( Rx_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30146'>
<a name="inst_tag_30146_Line"></a>
<b>Line Coverage for Instance : <a href="mod412.html#inst_tag_30146" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125469</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125477</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125484</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125498</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125505</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125512</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125519</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125526</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>125533</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
125468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125469     1/1          		if ( ! Sys_Clk_RstN )
125470     1/1          			Full &lt;= #1.0 ( 1'b0 );
125471     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
125472                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
125473                  	assign Sys_Pwr_WakeUp = 1'b0;
125474                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
125475                  	assign Tx_0 = RxInt_0;
125476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125477     1/1          		if ( ! Sys_Clk_RstN )
125478     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
125479     1/1          		else if ( RxVld &amp; RxRdy )
125480     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
125481                  	assign RxInt_1 = Full ? Reg_1 : Rx_1;
125482                  	assign Tx_1 = RxInt_1;
125483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125484     1/1          		if ( ! Sys_Clk_RstN )
125485     1/1          			Reg_1 &lt;= #1.0 ( 2'b0 );
125486     1/1          		else if ( RxVld &amp; RxRdy )
125487     1/1          			Reg_1 &lt;= #1.0 ( Rx_1 );
                        MISSING_ELSE
125488                  	assign RxInt_10 = Full ? Reg_10 : Rx_10;
125489                  	assign Tx_10 = RxInt_10;
125490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125491     1/1          		if ( ! Sys_Clk_RstN )
125492     1/1          			Reg_10 &lt;= #1.0 ( 3'b0 );
125493     1/1          		else if ( RxVld &amp; RxRdy )
125494     1/1          			Reg_10 &lt;= #1.0 ( Rx_10 );
                        MISSING_ELSE
125495                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
125496                  	assign Tx_2 = RxInt_2;
125497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125498     1/1          		if ( ! Sys_Clk_RstN )
125499     1/1          			Reg_2 &lt;= #1.0 ( 4'b0 );
125500     1/1          		else if ( RxVld &amp; RxRdy )
125501     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
125502                  	assign RxInt_3 = Full ? Reg_3 : Rx_3;
125503                  	assign Tx_3 = RxInt_3;
125504                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125505     1/1          		if ( ! Sys_Clk_RstN )
125506     1/1          			Reg_3 &lt;= #1.0 ( 4'b0 );
125507     1/1          		else if ( RxVld &amp; RxRdy )
125508     1/1          			Reg_3 &lt;= #1.0 ( Rx_3 );
                        MISSING_ELSE
125509                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
125510                  	assign Tx_4 = RxInt_4;
125511                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125512     1/1          		if ( ! Sys_Clk_RstN )
125513     1/1          			Reg_4 &lt;= #1.0 ( 3'b0 );
125514     1/1          		else if ( RxVld &amp; RxRdy )
125515     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
125516                  	assign RxInt_5 = Full ? Reg_5 : Rx_5;
125517                  	assign Tx_5 = RxInt_5;
125518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125519     1/1          		if ( ! Sys_Clk_RstN )
125520     1/1          			Reg_5 &lt;= #1.0 ( 1'b0 );
125521     1/1          		else if ( RxVld &amp; RxRdy )
125522     1/1          			Reg_5 &lt;= #1.0 ( Rx_5 );
                        MISSING_ELSE
125523                  	assign RxInt_6 = Full ? Reg_6 : Rx_6;
125524                  	assign Tx_6 = RxInt_6;
125525                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
125526     1/1          		if ( ! Sys_Clk_RstN )
125527     1/1          			Reg_6 &lt;= #1.0 ( 3'b0 );
125528     1/1          		else if ( RxVld &amp; RxRdy )
125529     1/1          			Reg_6 &lt;= #1.0 ( Rx_6 );
                        MISSING_ELSE
125530                  	// synopsys translate_off
125531                  	// synthesis translate_off
125532                  	always @( posedge Sys_Clk )
125533     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
125534     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
125535     <font color = "grey">unreachable  </font>				dontStop = 0;
125536     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
125537     <font color = "grey">unreachable  </font>				if (!dontStop) begin
125538     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
125539     <font color = "grey">unreachable  </font>					$stop;
125540                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
125541                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30146_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod412.html#inst_tag_30146" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125474
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125481
 EXPRESSION (Full ? Reg_1 : Rx_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125488
 EXPRESSION (Full ? Reg_10 : Rx_10)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125495
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125502
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125509
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125516
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       125523
 EXPRESSION (Full ? Reg_6 : Rx_6)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30146_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod412.html#inst_tag_30146" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">234</td>
<td class="rt">226</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">226</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">113</td>
<td class="rt">96.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30146_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod412.html#inst_tag_30146" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Ap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125474</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125502</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125509</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">125523</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125477</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125491</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125498</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125505</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125512</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125519</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125526</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125474     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125481     	assign RxInt_1 = Full ? Reg_1 : Rx_1;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125488     	assign RxInt_10 = Full ? Reg_10 : Rx_10;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125495     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125502     	assign RxInt_3 = Full ? Reg_3 : Rx_3;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125509     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125516     	assign RxInt_5 = Full ? Reg_5 : Rx_5;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125523     	assign RxInt_6 = Full ? Reg_6 : Rx_6;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125470     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125471     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125478     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
125479     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125480     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125485     			Reg_1 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
125486     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125487     			Reg_1 <= #1.0 ( Rx_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125492     			Reg_10 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125493     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125494     			Reg_10 <= #1.0 ( Rx_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125498     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125499     			Reg_2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125500     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125501     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125505     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125506     			Reg_3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
125507     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125508     			Reg_3 <= #1.0 ( Rx_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125512     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125513     			Reg_4 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125514     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125515     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125520     			Reg_5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
125521     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125522     			Reg_5 <= #1.0 ( Rx_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125526     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
125527     			Reg_6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
125528     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
125529     			Reg_6 <= #1.0 ( Rx_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30145">
    <li>
      <a href="#inst_tag_30145_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30145_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30145_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30145_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30146">
    <li>
      <a href="#inst_tag_30146_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30146_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30146_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30146_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30147">
    <li>
      <a href="#inst_tag_30147_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30147_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30147_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30147_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30148">
    <li>
      <a href="#inst_tag_30148_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30148_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30148_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30148_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30149">
    <li>
      <a href="#inst_tag_30149_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30149_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30149_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30149_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30150">
    <li>
      <a href="#inst_tag_30150_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30150_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30150_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30150_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
