#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ef73e8e9a0 .scope module, "top_testbench" "top_testbench" 2 1;
 .timescale 0 0;
v000001ef73ef35c0_0 .var "clk", 0 0;
v000001ef73ef3e80_0 .var "reset", 0 0;
S_000001ef73e89c90 .scope module, "dut" "top" 2 6, 3 1 0, S_000001ef73e8e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001ef73ef3660_0 .net "clk", 0 0, v000001ef73ef35c0_0;  1 drivers
v000001ef73ef3480_0 .net "reset", 0 0, v000001ef73ef3e80_0;  1 drivers
S_000001ef73d2d460 .scope module, "rvmulti" "riscv_multi" 3 16, 4 1 0, S_000001ef73e89c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001ef73ef2d00_0 .net "ALUControl", 2 0, v000001ef73e7f7f0_0;  1 drivers
v000001ef73ef3020_0 .net "ALUSrcA", 1 0, v000001ef73e7fb10_0;  1 drivers
v000001ef73ef3a20_0 .net "ALUSrcB", 1 0, v000001ef73e7f930_0;  1 drivers
v000001ef73ef3b60_0 .net "AdrSrc", 0 0, v000001ef73e7e670_0;  1 drivers
v000001ef73ef2760_0 .net "IRWrite", 0 0, v000001ef73e7f9d0_0;  1 drivers
v000001ef73ef30c0_0 .net "ImmSrc", 1 0, v000001ef73e7f390_0;  1 drivers
v000001ef73ef3c00_0 .net "MemWrite", 0 0, v000001ef73e7ec10_0;  1 drivers
v000001ef73ef4420_0 .net "PC", 31 0, v000001ef73eeb390_0;  1 drivers
v000001ef73ef3ca0_0 .net "PCWrite", 0 0, v000001ef73e7fc50_0;  1 drivers
v000001ef73ef2800_0 .net "ReadData", 31 0, v000001ef73eebed0_0;  1 drivers
v000001ef73ef2940_0 .net "RegWrite", 0 0, v000001ef73e7fed0_0;  1 drivers
v000001ef73ef41a0_0 .net "ResultSrc", 1 0, v000001ef73e7f1b0_0;  1 drivers
v000001ef73ef3160_0 .net "Zero", 0 0, v000001ef73eeacb0_0;  1 drivers
v000001ef73ef3520_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73ef3d40_0 .net "funct3", 2 0, L_000001ef73f3cdc0;  1 drivers
v000001ef73ef2c60_0 .net "funct7", 6 0, L_000001ef73f3d0e0;  1 drivers
v000001ef73ef2da0_0 .net "funct7b5", 30 0, L_000001ef73f3e260;  1 drivers
v000001ef73ef3200_0 .net "oldOp", 6 0, L_000001ef73f3da40;  1 drivers
v000001ef73ef32a0_0 .net "op", 6 0, L_000001ef73f3dcc0;  1 drivers
v000001ef73ef3340_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73e8e300 .scope module, "ctr" "controller" 4 27, 5 7 0, S_000001ef73d2d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 7 "oldOp";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 31 "funct7b5";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /INPUT 1 "Zero";
    .port_info 8 /INPUT 32 "PC";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /OUTPUT 1 "PCWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 2 "ResultSrc";
    .port_info 15 /OUTPUT 3 "ALUControl";
    .port_info 16 /OUTPUT 2 "ALUSrcB";
    .port_info 17 /OUTPUT 2 "ALUSrcA";
    .port_info 18 /OUTPUT 2 "ImmSrc";
    .port_info 19 /OUTPUT 1 "RegWrite";
P_000001ef73d36a80 .param/l "ALUWriteBackState" 0 5 459, C4<1001>;
P_000001ef73d36ab8 .param/l "BEQState" 0 5 462, C4<1100>;
P_000001ef73d36af0 .param/l "BRANCH_TAKEN_CHECK" 0 5 463, C4<1101>;
P_000001ef73d36b28 .param/l "DecodeState" 0 5 453, C4<0011>;
P_000001ef73d36b60 .param/l "ErrorState" 0 5 465, C4<1111>;
P_000001ef73d36b98 .param/l "ExecuteIState" 0 5 460, C4<1010>;
P_000001ef73d36bd0 .param/l "ExecuteRState" 0 5 458, C4<1000>;
P_000001ef73d36c08 .param/l "FetchState_1" 0 5 451, C4<0001>;
P_000001ef73d36c40 .param/l "FetchState_2" 0 5 452, C4<0010>;
P_000001ef73d36c78 .param/l "JALState" 0 5 461, C4<1011>;
P_000001ef73d36cb0 .param/l "MemAddrState" 0 5 454, C4<0100>;
P_000001ef73d36ce8 .param/l "MemReadState" 0 5 455, C4<0101>;
P_000001ef73d36d20 .param/l "MemWBState" 0 5 456, C4<0110>;
P_000001ef73d36d58 .param/l "MemWriteState" 0 5 457, C4<0111>;
P_000001ef73d36d90 .param/l "ResetState" 0 5 450, C4<0000>;
v000001ef73e7f7f0_0 .var "ALUControl", 2 0;
v000001ef73e7fb10_0 .var "ALUSrcA", 1 0;
v000001ef73e7f930_0 .var "ALUSrcB", 1 0;
v000001ef73e7e670_0 .var "AdrSrc", 0 0;
v000001ef73e7f9d0_0 .var "IRWrite", 0 0;
v000001ef73e7f390_0 .var "ImmSrc", 1 0;
v000001ef73e7ec10_0 .var "MemWrite", 0 0;
v000001ef73e7efd0_0 .net "PC", 31 0, v000001ef73eeb390_0;  alias, 1 drivers
v000001ef73e7fc50_0 .var "PCWrite", 0 0;
v000001ef73e7fd90_0 .net "ReadData", 31 0, v000001ef73eebed0_0;  alias, 1 drivers
v000001ef73e7fed0_0 .var "RegWrite", 0 0;
v000001ef73e7f1b0_0 .var "ResultSrc", 1 0;
v000001ef73e80470_0 .net "Zero", 0 0, v000001ef73eeacb0_0;  alias, 1 drivers
v000001ef73e7e5d0_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73e7ff70_0 .var "current_state", 3 0;
v000001ef73e7e710_0 .net "funct3", 2 0, L_000001ef73f3cdc0;  alias, 1 drivers
v000001ef73e7e7b0_0 .net "funct7", 6 0, L_000001ef73f3d0e0;  alias, 1 drivers
v000001ef73e7f250_0 .net "funct7b5", 30 0, L_000001ef73f3e260;  alias, 1 drivers
v000001ef73e7e850_0 .var "next_state", 3 0;
v000001ef73e7e990_0 .net "oldOp", 6 0, L_000001ef73f3da40;  alias, 1 drivers
v000001ef73e7ea30_0 .net "op", 6 0, L_000001ef73f3dcc0;  alias, 1 drivers
v000001ef73e7ecb0_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
E_000001ef73e55090 .event anyedge, v000001ef73e7ecb0_0, v000001ef73e7ff70_0;
E_000001ef73e54c50 .event anyedge, v000001ef73e7ff70_0;
E_000001ef73e54310 .event posedge, v000001ef73e7ecb0_0, v000001ef73e7e5d0_0;
S_000001ef73d377e0 .scope function.vec4.s3, "decodeAluOp" "decodeAluOp" 5 37, 5 37 0, S_000001ef73e8e300;
 .timescale 0 0;
; Variable decodeAluOp is vec4 return value of scope S_000001ef73d377e0
v000001ef73e7f070_0 .var "funct3", 2 0;
v000001ef73e7ef30_0 .var "funct7", 6 0;
v000001ef73e7ed50_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeAluOp ;
    %vpi_call 5 39 "$display", "decode() op: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7f070_0, v000001ef73e7ef30_0 {0 0 0};
    %load/vec4 v000001ef73e7ed50_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %vpi_call 5 210 "$display", "[ALU_DEC] default" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001ef73e7f070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.6 ;
    %vpi_call 5 50 "$display", "[ALU_DEC] addi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.14;
T_0.7 ;
    %vpi_call 5 57 "$display", "[ALU_DEC] slti" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.14;
T_0.8 ;
    %jmp T_0.14;
T_0.9 ;
    %jmp T_0.14;
T_0.10 ;
    %vpi_call 5 74 "$display", "[ALU_DEC] ori" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.14;
T_0.11 ;
    %vpi_call 5 81 "$display", "[ALU_DEC] andi" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.14;
T_0.12 ;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000001ef73e7ef30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.15 ;
    %jmp T_0.17;
T_0.16 ;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001ef73e7f070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %jmp T_0.26;
T_0.18 ;
    %load/vec4 v000001ef73e7ef30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %jmp T_0.29;
T_0.27 ;
    %vpi_call 5 123 "$display", "[ALU_DEC] add" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.29;
T_0.28 ;
    %vpi_call 5 130 "$display", "[ALU_DEC] sub" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
    %jmp T_0.26;
T_0.19 ;
    %jmp T_0.26;
T_0.20 ;
    %vpi_call 5 146 "$display", "[ALU_DEC] slt" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.26;
T_0.21 ;
    %jmp T_0.26;
T_0.22 ;
    %jmp T_0.26;
T_0.23 ;
    %load/vec4 v000001ef73e7ef30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %jmp T_0.32;
T_0.30 ;
    %jmp T_0.32;
T_0.31 ;
    %jmp T_0.32;
T_0.32 ;
    %pop/vec4 1;
    %jmp T_0.26;
T_0.24 ;
    %vpi_call 5 182 "$display", "[ALU_DEC] or" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.26;
T_0.25 ;
    %vpi_call 5 189 "$display", "[ALU_DEC] and" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.26;
T_0.26 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.2 ;
    %vpi_call 5 198 "$display", "[ALU_DEC] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.5;
T_0.3 ;
    %vpi_call 5 204 "$display", "[ALU_DEC] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_000001ef73d37970 .scope function.vec4.s3, "decodeImmSrc" "decodeImmSrc" 5 218, 5 218 0, S_000001ef73e8e300;
 .timescale 0 0;
; Variable decodeImmSrc is vec4 return value of scope S_000001ef73d37970
v000001ef73e7ead0_0 .var "funct3", 2 0;
v000001ef73e7f110_0 .var "funct7", 6 0;
v000001ef73e7fe30_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc ;
    %vpi_call 5 220 "$display", "decodeImmSrc() op: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7ead0_0, v000001ef73e7f110_0 {0 0 0};
    %load/vec4 v000001ef73e7fe30_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %vpi_call 5 401 "$display", "[ALU_DEC] default" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.38;
T_1.33 ;
    %load/vec4 v000001ef73e7ead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %jmp T_1.47;
T_1.39 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.47;
T_1.40 ;
    %vpi_call 5 238 "$display", "[ALU_DEC] slti" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.47;
T_1.41 ;
    %vpi_call 5 245 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %jmp T_1.47;
T_1.42 ;
    %vpi_call 5 251 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
    %jmp T_1.47;
T_1.43 ;
    %vpi_call 5 257 "$display", "[ALU_DEC] ori" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.47;
T_1.44 ;
    %vpi_call 5 264 "$display", "[ALU_DEC] andi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.47;
T_1.45 ;
    %vpi_call 5 271 "$finish", 32'sb00000000000000000000000000000011 {0 0 0};
    %jmp T_1.47;
T_1.46 ;
    %load/vec4 v000001ef73e7f110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %jmp T_1.50;
T_1.48 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.50;
T_1.49 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.50;
T_1.50 ;
    %pop/vec4 1;
    %jmp T_1.47;
T_1.47 ;
    %pop/vec4 1;
    %jmp T_1.38;
T_1.34 ;
    %load/vec4 v000001ef73e7ead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %jmp T_1.59;
T_1.51 ;
    %load/vec4 v000001ef73e7f110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %jmp T_1.62;
T_1.60 ;
    %vpi_call 5 309 "$display", "[ALU_DEC] add" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.62;
T_1.61 ;
    %vpi_call 5 316 "$display", "[ALU_DEC] sub" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.62;
T_1.62 ;
    %pop/vec4 1;
    %jmp T_1.59;
T_1.52 ;
    %vpi_call 5 327 "$finish", 32'sb00000000000000000000000000000100 {0 0 0};
    %jmp T_1.59;
T_1.53 ;
    %vpi_call 5 333 "$display", "[ALU_DEC] slt" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.59;
T_1.54 ;
    %vpi_call 5 340 "$finish", 32'sb00000000000000000000000000000101 {0 0 0};
    %jmp T_1.59;
T_1.55 ;
    %vpi_call 5 346 "$finish", 32'sb00000000000000000000000000000110 {0 0 0};
    %jmp T_1.59;
T_1.56 ;
    %load/vec4 v000001ef73e7f110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.64, 6;
    %jmp T_1.65;
T_1.63 ;
    %vpi_call 5 357 "$finish", 32'sb00000000000000000000000000000111 {0 0 0};
    %jmp T_1.65;
T_1.64 ;
    %vpi_call 5 363 "$finish", 32'sb00000000000000000000000000001000 {0 0 0};
    %jmp T_1.65;
T_1.65 ;
    %pop/vec4 1;
    %jmp T_1.59;
T_1.57 ;
    %vpi_call 5 373 "$display", "[ALU_DEC] or" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.59;
T_1.58 ;
    %vpi_call 5 380 "$display", "[ALU_DEC] and" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.59;
T_1.59 ;
    %pop/vec4 1;
    %jmp T_1.38;
T_1.35 ;
    %vpi_call 5 389 "$display", "[ALU_DEC] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.38;
T_1.36 ;
    %vpi_call 5 395 "$display", "[ALU_DEC] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %end;
S_000001ef73d5a920 .scope function.vec4.s8, "sum" "sum" 5 409, 5 409 0, S_000001ef73e8e300;
 .timescale 0 0;
v000001ef73e7edf0_0 .var "a", 7 0;
v000001ef73e80330_0 .var "b", 7 0;
; Variable sum is vec4 return value of scope S_000001ef73d5a920
TD_top_testbench.dut.rvmulti.ctr.sum ;
    %load/vec4 v000001ef73e7edf0_0;
    %load/vec4 v000001ef73e80330_0;
    %add;
    %ret/vec4 0, 0, 8;  Assign to sum (store_vec4_to_lval)
    %end;
S_000001ef73d5aab0 .scope module, "dp" "datapath" 4 58, 6 1 0, S_000001ef73d2d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "op";
    .port_info 3 /OUTPUT 7 "oldOp";
    .port_info 4 /OUTPUT 3 "funct3";
    .port_info 5 /OUTPUT 31 "funct7b5";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "Zero";
    .port_info 8 /OUTPUT 32 "PC";
    .port_info 9 /OUTPUT 32 "ReadData";
    .port_info 10 /INPUT 1 "PCWrite";
    .port_info 11 /INPUT 1 "AdrSrc";
    .port_info 12 /INPUT 1 "MemWrite";
    .port_info 13 /INPUT 1 "IRWrite";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 3 "ALUControl";
    .port_info 16 /INPUT 2 "ALUSrcB";
    .port_info 17 /INPUT 2 "ALUSrcA";
    .port_info 18 /INPUT 2 "ImmSrc";
    .port_info 19 /INPUT 1 "RegWrite";
v000001ef73eed550_0 .net "A", 31 0, v000001ef73eeb250_0;  1 drivers
v000001ef73eed690_0 .net "ALUControl", 2 0, v000001ef73e7f7f0_0;  alias, 1 drivers
v000001ef73eedd70_0 .net "ALUOut", 31 0, v000001ef73eea5d0_0;  1 drivers
v000001ef73eed7d0_0 .net "ALUResult", 31 0, v000001ef73eea530_0;  1 drivers
v000001ef73eeda50_0 .net "ALUSrcA", 1 0, v000001ef73e7fb10_0;  alias, 1 drivers
v000001ef73eee1d0_0 .net "ALUSrcB", 1 0, v000001ef73e7f930_0;  alias, 1 drivers
v000001ef73eee270_0 .net "AdrSrc", 0 0, v000001ef73e7e670_0;  alias, 1 drivers
v000001ef73eee310_0 .net "IRWrite", 0 0, v000001ef73e7f9d0_0;  alias, 1 drivers
v000001ef73ef2ee0_0 .net "ImmExt", 31 0, v000001ef73eebd90_0;  1 drivers
v000001ef73ef2a80_0 .net "ImmSrc", 1 0, v000001ef73e7f390_0;  alias, 1 drivers
v000001ef73ef2620_0 .net "Instr", 31 0, v000001ef73eeba70_0;  1 drivers
v000001ef73ef2e40_0 .net "MemWrite", 0 0, v000001ef73e7ec10_0;  alias, 1 drivers
v000001ef73ef3de0_0 .net "OldPC", 31 0, v000001ef73eec150_0;  1 drivers
v000001ef73ef4060_0 .net "PC", 31 0, v000001ef73eeb390_0;  alias, 1 drivers
v000001ef73ef26c0_0 .net "PCWrite", 0 0, v000001ef73e7fc50_0;  alias, 1 drivers
v000001ef73ef3700_0 .net "RD1", 31 0, L_000001ef73f3ce60;  1 drivers
v000001ef73ef2b20_0 .net "RD2", 31 0, L_000001ef73f3e3a0;  1 drivers
v000001ef73ef4240_0 .net "ReadData", 31 0, v000001ef73eebed0_0;  alias, 1 drivers
v000001ef73ef33e0_0 .net "RegWrite", 0 0, v000001ef73e7fed0_0;  alias, 1 drivers
v000001ef73ef4100_0 .net "Result", 31 0, v000001ef73eeedb0_0;  1 drivers
v000001ef73ef3f20_0 .net "ResultSrc", 1 0, v000001ef73e7f1b0_0;  alias, 1 drivers
v000001ef73ef3980_0 .net "SrcA", 31 0, v000001ef73eeed10_0;  1 drivers
v000001ef73ef28a0_0 .net "SrcB", 31 0, v000001ef73eef3f0_0;  1 drivers
v000001ef73ef2bc0_0 .net "WriteData", 31 0, v000001ef73eea7b0_0;  1 drivers
v000001ef73ef29e0_0 .net "Zero", 0 0, v000001ef73eeacb0_0;  alias, 1 drivers
v000001ef73ef4380_0 .net "adr", 31 0, L_000001ef73f3d680;  1 drivers
v000001ef73ef3fc0_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73ef37a0_0 .net "data", 31 0, v000001ef73e749c0_0;  1 drivers
v000001ef73ef3ac0_0 .net "funct3", 2 0, L_000001ef73f3cdc0;  alias, 1 drivers
v000001ef73ef3840_0 .net "funct7", 6 0, L_000001ef73f3d0e0;  alias, 1 drivers
v000001ef73ef38e0_0 .net "funct7b5", 30 0, L_000001ef73f3e260;  alias, 1 drivers
v000001ef73ef2f80_0 .net "oldOp", 6 0, L_000001ef73f3da40;  alias, 1 drivers
v000001ef73ef42e0_0 .net "op", 6 0, L_000001ef73f3dcc0;  alias, 1 drivers
v000001ef73ef2580_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
E_000001ef73e54350 .event posedge, v000001ef73e7ec10_0;
L_000001ef73f3dcc0 .part v000001ef73eebed0_0, 0, 7;
L_000001ef73f3cdc0 .part v000001ef73eebed0_0, 12, 3;
L_000001ef73f3e260 .part v000001ef73eebed0_0, 0, 31;
L_000001ef73f3d0e0 .part v000001ef73eebed0_0, 25, 7;
L_000001ef73f3da40 .part v000001ef73eeba70_0, 0, 7;
L_000001ef73f3de00 .part v000001ef73eeba70_0, 15, 5;
L_000001ef73f3e1c0 .part v000001ef73eeba70_0, 20, 5;
L_000001ef73f3c6e0 .part v000001ef73eeba70_0, 7, 5;
L_000001ef73f3cb40 .part v000001ef73eeba70_0, 7, 25;
S_000001ef73dbf620 .scope module, "DataFF" "flopr" 6 94, 7 4 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001ef73e54390 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001ef73e7f4d0_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73e75000_0 .net "d", 31 0, v000001ef73eebed0_0;  alias, 1 drivers
L_000001ef73ef4620 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ef73e75820_0 .net "id", 2 0, L_000001ef73ef4620;  1 drivers
v000001ef73e749c0_0 .var "q", 31 0;
v000001ef73eeab70_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73dbf7b0 .scope module, "Data_RD1" "flopr" 6 132, 7 4 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001ef73e54d90 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001ef73eeb930_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eeaad0_0 .net "d", 31 0, L_000001ef73f3ce60;  alias, 1 drivers
L_000001ef73ef48a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ef73eebf70_0 .net "id", 2 0, L_000001ef73ef48a8;  1 drivers
v000001ef73eeb250_0 .var "q", 31 0;
v000001ef73eea710_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73dae990 .scope module, "Data_RD2" "flopr" 6 133, 7 4 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001ef73e54450 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001ef73eeaf30_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eec330_0 .net "d", 31 0, L_000001ef73f3e3a0;  alias, 1 drivers
L_000001ef73ef48f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ef73eeac10_0 .net "id", 2 0, L_000001ef73ef48f0;  1 drivers
v000001ef73eea7b0_0 .var "q", 31 0;
v000001ef73eec010_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73daeb20 .scope module, "InstrFF" "flopenr" 6 91, 8 2 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001ef73e54750 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001ef73eeb890_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eeb9d0_0 .net "d", 31 0, v000001ef73eebed0_0;  alias, 1 drivers
v000001ef73eec3d0_0 .net "en", 0 0, v000001ef73e7f9d0_0;  alias, 1 drivers
L_000001ef73ef45d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ef73eebb10_0 .net "id", 2 0, L_000001ef73ef45d8;  1 drivers
v000001ef73eeba70_0 .var "q", 31 0;
v000001ef73eec0b0_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73d548b0 .scope module, "OldPCFF" "flopenr" 6 76, 8 2 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001ef73e54a50 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001ef73eec1f0_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eeb1b0_0 .net "d", 31 0, v000001ef73eeb390_0;  alias, 1 drivers
v000001ef73eebbb0_0 .net "en", 0 0, v000001ef73e7f9d0_0;  alias, 1 drivers
L_000001ef73ef4548 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ef73eea850_0 .net "id", 2 0, L_000001ef73ef4548;  1 drivers
v000001ef73eec150_0 .var "q", 31 0;
v000001ef73eec290_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73d54a40 .scope module, "addrmux" "mux2" 6 84, 9 1 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ef73e56190 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000001ef73eead50_0 .net "d0", 31 0, v000001ef73eeb390_0;  alias, 1 drivers
v000001ef73eeb4d0_0 .net "d1", 31 0, v000001ef73eeedb0_0;  alias, 1 drivers
v000001ef73eeafd0_0 .net "s", 0 0, v000001ef73e7e670_0;  alias, 1 drivers
v000001ef73eeb6b0_0 .net "y", 31 0, L_000001ef73f3d680;  alias, 1 drivers
L_000001ef73f3d680 .functor MUXZ 32, v000001ef73eeb390_0, v000001ef73eeedb0_0, v000001ef73e7e670_0, C4<>;
S_000001ef73eecd10 .scope module, "alu" "alu" 6 148, 10 3 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Z";
P_000001ef73e56590 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v000001ef73eeb750_0 .net "ALUControl", 2 0, v000001ef73e7f7f0_0;  alias, 1 drivers
v000001ef73eea530_0 .var "ALUResult", 31 0;
v000001ef73eeacb0_0 .var "Z", 0 0;
v000001ef73eebc50_0 .net "a_in", 31 0, v000001ef73eeed10_0;  alias, 1 drivers
v000001ef73eea670_0 .net "b_in", 31 0, v000001ef73eef3f0_0;  alias, 1 drivers
E_000001ef73e56710 .event anyedge, v000001ef73e7f7f0_0, v000001ef73eea670_0, v000001ef73eebc50_0;
S_000001ef73eed1c0 .scope module, "aluResult" "flopr" 6 150, 7 4 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001ef73e57590 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001ef73eebcf0_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eeb070_0 .net "d", 31 0, v000001ef73eea530_0;  alias, 1 drivers
L_000001ef73ef4980 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ef73eeb110_0 .net "id", 2 0, L_000001ef73ef4980;  1 drivers
v000001ef73eea5d0_0 .var "q", 31 0;
v000001ef73eea990_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73eec860 .scope module, "ext" "extend" 6 139, 11 1 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001ef73eebd90_0 .var "immext", 31 0;
v000001ef73eeadf0_0 .net "immsrc", 1 0, v000001ef73e7f390_0;  alias, 1 drivers
v000001ef73eea8f0_0 .net "instr", 31 7, L_000001ef73f3cb40;  1 drivers
E_000001ef73e57890 .event anyedge, v000001ef73eebd90_0, v000001ef73e7f390_0, v000001ef73eea8f0_0;
S_000001ef73eec540 .scope module, "pcreg" "flopenr" 6 81, 8 2 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001ef73e57950 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001ef73eeae90_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eeaa30_0 .net "d", 31 0, v000001ef73eeedb0_0;  alias, 1 drivers
v000001ef73eebe30_0 .net "en", 0 0, v000001ef73e7fc50_0;  alias, 1 drivers
L_000001ef73ef4590 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ef73eeb2f0_0 .net "id", 2 0, L_000001ef73ef4590;  1 drivers
v000001ef73eeb390_0 .var "q", 31 0;
v000001ef73eeb430_0 .net "reset", 0 0, v000001ef73ef3e80_0;  alias, 1 drivers
S_000001ef73eecb80 .scope module, "ram" "ram" 6 70, 12 1 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
v000001ef73eeb570 .array "RAM", 0 127, 31 0;
v000001ef73eeb610_0 .net "a", 31 0, L_000001ef73f3d680;  alias, 1 drivers
v000001ef73eeb7f0_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eebed0_0 .var "rd", 31 0;
v000001ef73eee590_0 .net "wd", 31 0, v000001ef73eea7b0_0;  alias, 1 drivers
v000001ef73eee630_0 .net "we", 0 0, v000001ef73e7ec10_0;  alias, 1 drivers
E_000001ef73e50490 .event posedge, v000001ef73e7e5d0_0;
S_000001ef73eec6d0 .scope module, "resultmux" "mux3" 6 154, 13 1 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001ef73e53650 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001ef73eef0d0_0 .net "d0", 31 0, v000001ef73eea5d0_0;  alias, 1 drivers
v000001ef73eee4f0_0 .net "d1", 31 0, v000001ef73e749c0_0;  alias, 1 drivers
v000001ef73eee3b0_0 .net "d2", 31 0, v000001ef73eea530_0;  alias, 1 drivers
v000001ef73eedff0_0 .net "s", 1 0, v000001ef73e7f1b0_0;  alias, 1 drivers
v000001ef73eeedb0_0 .var "y", 31 0;
E_000001ef73d7f920 .event anyedge, v000001ef73e7f1b0_0, v000001ef73eea5d0_0, v000001ef73e749c0_0, v000001ef73eea530_0;
S_000001ef73eec9f0 .scope module, "rf" "regfile" 6 114, 14 3 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001ef73eee6d0_0 .net *"_ivl_0", 31 0, L_000001ef73f3c640;  1 drivers
v000001ef73eed9b0_0 .net *"_ivl_10", 6 0, L_000001ef73f3db80;  1 drivers
L_000001ef73ef46f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ef73eee770_0 .net *"_ivl_13", 1 0, L_000001ef73ef46f8;  1 drivers
L_000001ef73ef4740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef73eee810_0 .net/2u *"_ivl_14", 31 0, L_000001ef73ef4740;  1 drivers
v000001ef73eed910_0 .net *"_ivl_18", 31 0, L_000001ef73f3dfe0;  1 drivers
L_000001ef73ef4788 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef73eeee50_0 .net *"_ivl_21", 26 0, L_000001ef73ef4788;  1 drivers
L_000001ef73ef47d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef73eef170_0 .net/2u *"_ivl_22", 31 0, L_000001ef73ef47d0;  1 drivers
v000001ef73eedb90_0 .net *"_ivl_24", 0 0, L_000001ef73f3cfa0;  1 drivers
v000001ef73eeeef0_0 .net *"_ivl_26", 31 0, L_000001ef73f3caa0;  1 drivers
v000001ef73eef210_0 .net *"_ivl_28", 6 0, L_000001ef73f3d720;  1 drivers
L_000001ef73ef4668 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef73eee8b0_0 .net *"_ivl_3", 26 0, L_000001ef73ef4668;  1 drivers
L_000001ef73ef4818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ef73eee950_0 .net *"_ivl_31", 1 0, L_000001ef73ef4818;  1 drivers
L_000001ef73ef4860 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef73eee090_0 .net/2u *"_ivl_32", 31 0, L_000001ef73ef4860;  1 drivers
L_000001ef73ef46b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef73eee130_0 .net/2u *"_ivl_4", 31 0, L_000001ef73ef46b0;  1 drivers
v000001ef73eee450_0 .net *"_ivl_6", 0 0, L_000001ef73f3dd60;  1 drivers
v000001ef73eedaf0_0 .net *"_ivl_8", 31 0, L_000001ef73f3d900;  1 drivers
v000001ef73eef350_0 .net "a1", 4 0, L_000001ef73f3de00;  1 drivers
v000001ef73eed730_0 .net "a2", 4 0, L_000001ef73f3e1c0;  1 drivers
v000001ef73eedc30_0 .net "a3", 4 0, L_000001ef73f3c6e0;  1 drivers
v000001ef73eef2b0_0 .net "clk", 0 0, v000001ef73ef35c0_0;  alias, 1 drivers
v000001ef73eee9f0_0 .net "rd1", 31 0, L_000001ef73f3ce60;  alias, 1 drivers
v000001ef73eed5f0_0 .net "rd2", 31 0, L_000001ef73f3e3a0;  alias, 1 drivers
v000001ef73eeea90 .array "rf", 0 31, 31 0;
v000001ef73eede10_0 .net "wd3", 31 0, v000001ef73eeedb0_0;  alias, 1 drivers
v000001ef73eedf50_0 .net "we3", 0 0, v000001ef73e7fed0_0;  alias, 1 drivers
E_000001ef73d7faa0 .event anyedge, v000001ef73eed730_0, v000001ef73eef350_0;
L_000001ef73f3c640 .concat [ 5 27 0 0], L_000001ef73f3de00, L_000001ef73ef4668;
L_000001ef73f3dd60 .cmp/ne 32, L_000001ef73f3c640, L_000001ef73ef46b0;
L_000001ef73f3d900 .array/port v000001ef73eeea90, L_000001ef73f3db80;
L_000001ef73f3db80 .concat [ 5 2 0 0], L_000001ef73f3de00, L_000001ef73ef46f8;
L_000001ef73f3ce60 .functor MUXZ 32, L_000001ef73ef4740, L_000001ef73f3d900, L_000001ef73f3dd60, C4<>;
L_000001ef73f3dfe0 .concat [ 5 27 0 0], L_000001ef73f3e1c0, L_000001ef73ef4788;
L_000001ef73f3cfa0 .cmp/ne 32, L_000001ef73f3dfe0, L_000001ef73ef47d0;
L_000001ef73f3caa0 .array/port v000001ef73eeea90, L_000001ef73f3d720;
L_000001ef73f3d720 .concat [ 5 2 0 0], L_000001ef73f3e1c0, L_000001ef73ef4818;
L_000001ef73f3e3a0 .functor MUXZ 32, L_000001ef73ef4860, L_000001ef73f3caa0, L_000001ef73f3cfa0, C4<>;
S_000001ef73eecea0 .scope module, "srcamux" "mux3" 6 143, 13 1 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001ef73d7fbe0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001ef73eed870_0 .net "d0", 31 0, v000001ef73eeb390_0;  alias, 1 drivers
v000001ef73eeeb30_0 .net "d1", 31 0, v000001ef73eec150_0;  alias, 1 drivers
v000001ef73eeebd0_0 .net "d2", 31 0, v000001ef73eeb250_0;  alias, 1 drivers
v000001ef73eeec70_0 .net "s", 1 0, v000001ef73e7fb10_0;  alias, 1 drivers
v000001ef73eeed10_0 .var "y", 31 0;
E_000001ef73d7ed60 .event anyedge, v000001ef73e7fb10_0, v000001ef73e7efd0_0, v000001ef73eec150_0, v000001ef73eeb250_0;
S_000001ef73eed350 .scope module, "srcbmux" "mux3" 6 144, 13 1 0, S_000001ef73d5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001ef73d7f260 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001ef73eedeb0_0 .net "d0", 31 0, v000001ef73eea7b0_0;  alias, 1 drivers
v000001ef73eedcd0_0 .net "d1", 31 0, v000001ef73eebd90_0;  alias, 1 drivers
L_000001ef73ef4938 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ef73eeef90_0 .net "d2", 31 0, L_000001ef73ef4938;  1 drivers
v000001ef73eef030_0 .net "s", 1 0, v000001ef73e7f930_0;  alias, 1 drivers
v000001ef73eef3f0_0 .var "y", 31 0;
E_000001ef73d7f120 .event anyedge, v000001ef73e7f930_0, v000001ef73eea7b0_0, v000001ef73eebd90_0, v000001ef73eeef90_0;
    .scope S_000001ef73e8e300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001ef73e8e300;
T_4 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73e7ecb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 5 477 "$display", "[controller] reset" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ef73e7ff70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 5 519 "$display", "[controller] next state" {0 0 0};
    %load/vec4 v000001ef73e7e850_0;
    %store/vec4 v000001ef73e7ff70_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ef73e8e300;
T_5 ;
    %wait E_000001ef73e54c50;
    %load/vec4 v000001ef73e7ff70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %vpi_call 5 829 "$display", "[CTRL.OUTPUT.?] No case in always @(current_state) current_state = %d", v000001ef73e7ff70_0 {0 0 0};
    %jmp T_5.13;
T_5.0 ;
    %vpi_call 5 540 "$display", "\000" {0 0 0};
    %vpi_call 5 541 "$display", "\000" {0 0 0};
    %vpi_call 5 542 "$display", "[CTRL.OUTPUT.FETCH_STATE_1] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7e990_0, v000001ef73e7e710_0, v000001ef73e7e7b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %jmp T_5.13;
T_5.1 ;
    %vpi_call 5 583 "$display", "\000" {0 0 0};
    %vpi_call 5 584 "$display", "\000" {0 0 0};
    %vpi_call 5 585 "$display", "[CTRL.OUTPUT.DECODE_STATE] op: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7e710_0, v000001ef73e7e7b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %load/vec4 v000001ef73e7ea30_0;
    %load/vec4 v000001ef73e7e710_0;
    %load/vec4 v000001ef73e7e7b0_0;
    %store/vec4 v000001ef73e7ef30_0, 0, 7;
    %store/vec4 v000001ef73e7f070_0, 0, 3;
    %store/vec4 v000001ef73e7ed50_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeAluOp, S_000001ef73d377e0;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %load/vec4 v000001ef73e7ea30_0;
    %load/vec4 v000001ef73e7e710_0;
    %load/vec4 v000001ef73e7e7b0_0;
    %store/vec4 v000001ef73e7f110_0, 0, 7;
    %store/vec4 v000001ef73e7ead0_0, 0, 3;
    %store/vec4 v000001ef73e7fe30_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc, S_000001ef73d37970;
    %pad/u 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.2 ;
    %vpi_call 5 607 "$display", "\000" {0 0 0};
    %vpi_call 5 608 "$display", "\000" {0 0 0};
    %vpi_call 5 609 "$display", "[CTRL.OUTPUT.MemAddrState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7e990_0, v000001ef73e7e710_0, v000001ef73e7e7b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.3 ;
    %vpi_call 5 628 "$display", "\000" {0 0 0};
    %vpi_call 5 629 "$display", "\000" {0 0 0};
    %vpi_call 5 630 "$display", "[CTRL.OUTPUT.MemReadState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7e990_0, v000001ef73e7e710_0, v000001ef73e7e7b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.4 ;
    %vpi_call 5 647 "$display", "\000" {0 0 0};
    %vpi_call 5 648 "$display", "\000" {0 0 0};
    %vpi_call 5 649 "$display", "[CTRL.OUTPUT.MemWBState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7e990_0, v000001ef73e7e710_0, v000001ef73e7e7b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.5 ;
    %vpi_call 5 668 "$display", "\000" {0 0 0};
    %vpi_call 5 669 "$display", "\000" {0 0 0};
    %vpi_call 5 670 "$display", "[CTRL.OUTPUT.MemWriteState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7e990_0, v000001ef73e7e710_0, v000001ef73e7e7b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.6 ;
    %vpi_call 5 688 "$display", "\000" {0 0 0};
    %vpi_call 5 689 "$display", "\000" {0 0 0};
    %vpi_call 5 690 "$display", "[CTRL.OUTPUT.ExecuteRState] op: %b, funct3: %b, funct7: %b", v000001ef73e7ea30_0, v000001ef73e7e710_0, v000001ef73e7e7b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.7 ;
    %vpi_call 5 711 "$display", "\000" {0 0 0};
    %vpi_call 5 712 "$display", "\000" {0 0 0};
    %vpi_call 5 713 "$display", "[CTRL.OUTPUT.ALUWB_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.8 ;
    %vpi_call 5 730 "$display", "\000" {0 0 0};
    %vpi_call 5 731 "$display", "\000" {0 0 0};
    %vpi_call 5 732 "$display", "[CTRL.OUTPUT.EXECUTEI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.9 ;
    %vpi_call 5 754 "$display", "\000" {0 0 0};
    %vpi_call 5 755 "$display", "\000" {0 0 0};
    %vpi_call 5 756 "$display", "[CTRL.OUTPUT.JALState]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %jmp T_5.13;
T_5.10 ;
    %vpi_call 5 776 "$display", "\000" {0 0 0};
    %vpi_call 5 777 "$display", "\000" {0 0 0};
    %vpi_call 5 778 "$display", "[CTRL.OUTPUT.BEQ_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.13;
T_5.11 ;
    %vpi_call 5 800 "$display", "\000" {0 0 0};
    %vpi_call 5 801 "$display", "\000" {0 0 0};
    %vpi_call 5 802 "$display", "[CTRL.OUTPUT.BRANCH_TAKEN_CHECK]" {0 0 0};
    %load/vec4 v000001ef73e80470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %vpi_call 5 806 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch taken. Zero: %d", v000001ef73e80470_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73e7fc50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7fb10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ef73e7f930_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ef73e7f7f0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7ec10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef73e7f390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73e7f9d0_0, 0, 1;
    %jmp T_5.15;
T_5.14 ;
    %vpi_call 5 823 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch NOT taken" {0 0 0};
T_5.15 ;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ef73e8e300;
T_6 ;
    %wait E_000001ef73e55090;
    %load/vec4 v000001ef73e7ff70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %vpi_call 5 1048 "$display", "[controller] default goto default -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.0 ;
    %vpi_call 5 849 "$display", "reset: %d", v000001ef73e7ecb0_0 {0 0 0};
    %load/vec4 v000001ef73e7ecb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.15, 4;
    %vpi_call 5 852 "$display", "[controller] goto ResetState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
T_6.15 ;
    %jmp T_6.14;
T_6.1 ;
    %vpi_call 5 860 "$display", "[controller] goto FetchState_1 -> DecodeState" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.2 ;
    %vpi_call 5 881 "$display", "[controller DecodeState] op: %b", v000001ef73e7ea30_0 {0 0 0};
    %load/vec4 v000001ef73e7ea30_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_6.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ef73e7ea30_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_6.19;
    %jmp/0xz  T_6.17, 4;
    %vpi_call 5 884 "$display", "[controller] goto DecodeState -> MemAddrState" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v000001ef73e7ea30_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.20, 4;
    %vpi_call 5 889 "$display", "[controller] goto DecodeState -> ExecuteRState" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v000001ef73e7ea30_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.22, 4;
    %vpi_call 5 894 "$display", "[controller] goto DecodeState -> ExecuteIState" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v000001ef73e7ea30_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_6.24, 4;
    %vpi_call 5 899 "$display", "[controller] goto DecodeState -> JALState" {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v000001ef73e7ea30_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.26, 4;
    %vpi_call 5 904 "$display", "[controller] goto DecodeState -> BEQState" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.27;
T_6.26 ;
    %load/vec4 v000001ef73e7ea30_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.28, 4;
    %vpi_call 5 909 "$display", "[controller] goto DecodeState -> FetchState_1 for nop" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.29;
T_6.28 ;
    %vpi_call 5 914 "$display", "[controller] goto DecodeState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
T_6.29 ;
T_6.27 ;
T_6.25 ;
T_6.23 ;
T_6.21 ;
T_6.18 ;
    %jmp T_6.14;
T_6.3 ;
    %load/vec4 v000001ef73e7e990_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_6.30, 4;
    %vpi_call 5 934 "$display", "[controller] goto MemAddrState -> MemReadState" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v000001ef73e7e990_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_6.32, 4;
    %vpi_call 5 939 "$display", "[controller] goto MemAddrState -> MemWriteState" {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.33;
T_6.32 ;
    %vpi_call 5 944 "$display", "[controller] goto MemAddrState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
T_6.33 ;
T_6.31 ;
    %jmp T_6.14;
T_6.4 ;
    %vpi_call 5 970 "$display", "[controller] goto MemReadState -> MemWBState" {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.5 ;
    %vpi_call 5 977 "$display", "[controller] goto MemWBState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.6 ;
    %vpi_call 5 984 "$display", "[controller] goto MemWriteState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.7 ;
    %vpi_call 5 991 "$display", "[controller] goto ExecuteRState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.8 ;
    %vpi_call 5 998 "$display", "[controller] goto ALUWriteBackState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.9 ;
    %vpi_call 5 1005 "$display", "[controller] goto ExecuteIState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.10 ;
    %vpi_call 5 1012 "$display", "[controller] goto JALState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.11 ;
    %vpi_call 5 1022 "$display", "[controller] goto BEQState -> BRANCH_TAKEN_CHECK." {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.12 ;
    %vpi_call 5 1035 "$display", "[controller] goto BRANCH_TAKEN_CHECK -> FetchState_1." {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ef73e7e850_0, 0, 4;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ef73eecb80;
T_7 ;
    %wait E_000001ef73e50490;
    %load/vec4 v000001ef73eee630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 12 23 "$display", "[RAM] Writing wd: 0x%0h, address: 0x%0h", v000001ef73eee590_0, v000001ef73eeb610_0 {0 0 0};
    %load/vec4 v000001ef73eee590_0;
    %ix/getv 3, v000001ef73eeb610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeb570, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ef73eecb80;
T_8 ;
    %wait E_000001ef73e50490;
    %ix/getv 4, v000001ef73eeb610_0;
    %load/vec4a v000001ef73eeb570, 4;
    %store/vec4 v000001ef73eebed0_0, 0, 32;
    %vpi_call 12 33 "$display", "[RAM] WriteEnable: %d, Address: 0x%08h, WriteData: 0x%08h, ReadData: 0x%08h", v000001ef73eee630_0, v000001ef73eeb610_0, v000001ef73eee590_0, v000001ef73eebed0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_000001ef73eecb80;
T_9 ;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 12583315, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 4285629331, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 2351667, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 4321971, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 4358835, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 41060451, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 4301363, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 132195, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 2335283, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 5374899, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 1076069299, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 74557987, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 100671747, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 5309619, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 8389103, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 1048851, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 9503027, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 35758115, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %pushi/vec4 2162787, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef73eeb570, 4, 0;
    %end;
    .thread T_9;
    .scope S_000001ef73d548b0;
T_10 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73eec290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001ef73eea850_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef73eec150_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ef73eebbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001ef73eea850_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v000001ef73eec150_0, v000001ef73eeb1b0_0 {0 0 0};
T_10.4 ;
    %load/vec4 v000001ef73eea850_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v000001ef73eec150_0, v000001ef73eeb1b0_0 {0 0 0};
T_10.6 ;
    %load/vec4 v000001ef73eea850_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v000001ef73eec150_0, v000001ef73eeb1b0_0 {0 0 0};
T_10.8 ;
    %load/vec4 v000001ef73eeb1b0_0;
    %assign/vec4 v000001ef73eec150_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ef73eec540;
T_11 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73eeb430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001ef73eeb2f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef73eeb390_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ef73eebe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ef73eeb2f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v000001ef73eeb390_0, v000001ef73eeaa30_0 {0 0 0};
T_11.4 ;
    %load/vec4 v000001ef73eeb2f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v000001ef73eeb390_0, v000001ef73eeaa30_0 {0 0 0};
T_11.6 ;
    %load/vec4 v000001ef73eeb2f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v000001ef73eeb390_0, v000001ef73eeaa30_0 {0 0 0};
T_11.8 ;
    %load/vec4 v000001ef73eeaa30_0;
    %assign/vec4 v000001ef73eeb390_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ef73daeb20;
T_12 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73eec0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001ef73eebb10_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef73eeba70_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ef73eec3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ef73eebb10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v000001ef73eeba70_0, v000001ef73eeb9d0_0 {0 0 0};
T_12.4 ;
    %load/vec4 v000001ef73eebb10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v000001ef73eeba70_0, v000001ef73eeb9d0_0 {0 0 0};
T_12.6 ;
    %load/vec4 v000001ef73eebb10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v000001ef73eeba70_0, v000001ef73eeb9d0_0 {0 0 0};
T_12.8 ;
    %load/vec4 v000001ef73eeb9d0_0;
    %assign/vec4 v000001ef73eeba70_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ef73dbf620;
T_13 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73eeab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ef73e749c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001ef73e75820_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 7 22 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001ef73e749c0_0, v000001ef73e75000_0 {0 0 0};
T_13.2 ;
    %load/vec4 v000001ef73e75820_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.4, 4;
    %vpi_call 7 27 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001ef73e749c0_0, v000001ef73e75000_0 {0 0 0};
T_13.4 ;
    %load/vec4 v000001ef73e75820_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_13.6, 4;
    %vpi_call 7 32 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001ef73e749c0_0, v000001ef73e75000_0 {0 0 0};
T_13.6 ;
    %load/vec4 v000001ef73e75820_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_13.8, 4;
    %vpi_call 7 37 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001ef73e749c0_0, v000001ef73e75000_0 {0 0 0};
T_13.8 ;
    %load/vec4 v000001ef73e75000_0;
    %assign/vec4 v000001ef73e749c0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ef73eec9f0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
    %end;
    .thread T_14;
    .scope S_000001ef73eec9f0;
T_15 ;
    %wait E_000001ef73e50490;
    %load/vec4 v000001ef73eedf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 14 66 "$display", "[regfile] WriteBack. a3=%d, wd3=%h", v000001ef73eedc30_0, v000001ef73eede10_0 {0 0 0};
    %load/vec4 v000001ef73eede10_0;
    %load/vec4 v000001ef73eedc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef73eeea90, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ef73eec9f0;
T_16 ;
    %wait E_000001ef73d7faa0;
    %vpi_call 14 78 "$display", "[regfile output] a1: %d, rd1: %d", v000001ef73eef350_0, v000001ef73eee9f0_0 {0 0 0};
    %vpi_call 14 79 "$display", "[regfile output] a2: %d, rd2: %d", v000001ef73eed730_0, v000001ef73eed5f0_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ef73dbf7b0;
T_17 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73eea710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ef73eeb250_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001ef73eebf70_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.2, 4;
    %vpi_call 7 22 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001ef73eeb250_0, v000001ef73eeaad0_0 {0 0 0};
T_17.2 ;
    %load/vec4 v000001ef73eebf70_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.4, 4;
    %vpi_call 7 27 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001ef73eeb250_0, v000001ef73eeaad0_0 {0 0 0};
T_17.4 ;
    %load/vec4 v000001ef73eebf70_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.6, 4;
    %vpi_call 7 32 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001ef73eeb250_0, v000001ef73eeaad0_0 {0 0 0};
T_17.6 ;
    %load/vec4 v000001ef73eebf70_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_17.8, 4;
    %vpi_call 7 37 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001ef73eeb250_0, v000001ef73eeaad0_0 {0 0 0};
T_17.8 ;
    %load/vec4 v000001ef73eeaad0_0;
    %assign/vec4 v000001ef73eeb250_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ef73dae990;
T_18 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73eec010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ef73eea7b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001ef73eeac10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_18.2, 4;
    %vpi_call 7 22 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001ef73eea7b0_0, v000001ef73eec330_0 {0 0 0};
T_18.2 ;
    %load/vec4 v000001ef73eeac10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 7 27 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001ef73eea7b0_0, v000001ef73eec330_0 {0 0 0};
T_18.4 ;
    %load/vec4 v000001ef73eeac10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_18.6, 4;
    %vpi_call 7 32 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001ef73eea7b0_0, v000001ef73eec330_0 {0 0 0};
T_18.6 ;
    %load/vec4 v000001ef73eeac10_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_18.8, 4;
    %vpi_call 7 37 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001ef73eea7b0_0, v000001ef73eec330_0 {0 0 0};
T_18.8 ;
    %load/vec4 v000001ef73eec330_0;
    %assign/vec4 v000001ef73eea7b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ef73eec860;
T_19 ;
    %wait E_000001ef73e57890;
    %load/vec4 v000001ef73eeadf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %vpi_call 11 41 "$display", "[extend] default" {0 0 0};
    %vpi_call 11 42 "$display", "[extend] instr: %h, immsrc: %d", v000001ef73eea8f0_0, v000001ef73eeadf0_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ef73eebd90_0, 0, 32;
    %jmp T_19.5;
T_19.0 ;
    %vpi_call 11 14 "$display", "[extend] I Type" {0 0 0};
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ef73eebd90_0, 0, 32;
    %jmp T_19.5;
T_19.1 ;
    %vpi_call 11 21 "$display", "[extend] S Type" {0 0 0};
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ef73eebd90_0, 0, 32;
    %jmp T_19.5;
T_19.2 ;
    %vpi_call 11 28 "$display", "[extend] B Type" {0 0 0};
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ef73eebd90_0, 0, 32;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef73eea8f0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ef73eebd90_0, 0, 32;
    %vpi_call 11 36 "$display", "[extend] J Type. immext = 0x%08h", v000001ef73eebd90_0 {0 0 0};
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001ef73eecea0;
T_20 ;
    %wait E_000001ef73d7ed60;
    %load/vec4 v000001ef73eeec70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000001ef73eed870_0;
    %store/vec4 v000001ef73eeed10_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ef73eeec70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v000001ef73eeeb30_0;
    %store/vec4 v000001ef73eeed10_0, 0, 32;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001ef73eeec70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v000001ef73eeebd0_0;
    %store/vec4 v000001ef73eeed10_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v000001ef73eeebd0_0;
    %store/vec4 v000001ef73eeed10_0, 0, 32;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001ef73eed350;
T_21 ;
    %wait E_000001ef73d7f120;
    %load/vec4 v000001ef73eef030_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000001ef73eedeb0_0;
    %store/vec4 v000001ef73eef3f0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ef73eef030_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000001ef73eedcd0_0;
    %store/vec4 v000001ef73eef3f0_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001ef73eef030_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v000001ef73eeef90_0;
    %store/vec4 v000001ef73eef3f0_0, 0, 32;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v000001ef73eeef90_0;
    %store/vec4 v000001ef73eef3f0_0, 0, 32;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001ef73eecd10;
T_22 ;
    %wait E_000001ef73e56710;
    %load/vec4 v000001ef73eeb750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %vpi_call 10 82 "$display", "[ALU] default" {0 0 0};
    %load/vec4 v000001ef73eea530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ef73eeacb0_0, 0, 1;
    %jmp T_22.6;
T_22.0 ;
    %vpi_call 10 27 "$display", "[ALU] add. a_in=%0d, b_in=%0d", v000001ef73eebc50_0, v000001ef73eea670_0 {0 0 0};
    %load/vec4 v000001ef73eebc50_0;
    %load/vec4 v000001ef73eea670_0;
    %add;
    %store/vec4 v000001ef73eea530_0, 0, 32;
    %vpi_call 10 29 "$display", "[ALU] add. a_in=%0d, b_in=%0d, ALUResult=%0d", v000001ef73eebc50_0, v000001ef73eea670_0, v000001ef73eea530_0 {0 0 0};
    %load/vec4 v000001ef73eea530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ef73eeacb0_0, 0, 1;
    %jmp T_22.6;
T_22.1 ;
    %vpi_call 10 38 "$display", "[ALU] sub. a_in=%0d, b_in=%0d", v000001ef73eebc50_0, v000001ef73eea670_0 {0 0 0};
    %load/vec4 v000001ef73eebc50_0;
    %load/vec4 v000001ef73eea670_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v000001ef73eea530_0, 0, 32;
    %load/vec4 v000001ef73eea530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ef73eeacb0_0, 0, 1;
    %vpi_call 10 44 "$display", "[ALU] sub. Z=%0d", v000001ef73eeacb0_0 {0 0 0};
    %jmp T_22.6;
T_22.2 ;
    %vpi_call 10 50 "$display", "[ALU] and, andi" {0 0 0};
    %load/vec4 v000001ef73eebc50_0;
    %load/vec4 v000001ef73eea670_0;
    %and;
    %store/vec4 v000001ef73eea530_0, 0, 32;
    %load/vec4 v000001ef73eea530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ef73eeacb0_0, 0, 1;
    %jmp T_22.6;
T_22.3 ;
    %vpi_call 10 60 "$display", "[ALU] or, ori" {0 0 0};
    %load/vec4 v000001ef73eebc50_0;
    %load/vec4 v000001ef73eea670_0;
    %or;
    %store/vec4 v000001ef73eea530_0, 0, 32;
    %load/vec4 v000001ef73eea530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ef73eeacb0_0, 0, 1;
    %jmp T_22.6;
T_22.4 ;
    %vpi_call 10 73 "$display", "[ALU] slt, slti" {0 0 0};
    %load/vec4 v000001ef73eebc50_0;
    %load/vec4 v000001ef73eea670_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_22.8, 8;
T_22.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.8, 8;
 ; End of false expr.
    %blend;
T_22.8;
    %store/vec4 v000001ef73eea530_0, 0, 32;
    %load/vec4 v000001ef73eea530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ef73eeacb0_0, 0, 1;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001ef73eed1c0;
T_23 ;
    %wait E_000001ef73e54310;
    %load/vec4 v000001ef73eea990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ef73eea5d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001ef73eeb110_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_23.2, 4;
    %vpi_call 7 22 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001ef73eea5d0_0, v000001ef73eeb070_0 {0 0 0};
T_23.2 ;
    %load/vec4 v000001ef73eeb110_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_23.4, 4;
    %vpi_call 7 27 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001ef73eea5d0_0, v000001ef73eeb070_0 {0 0 0};
T_23.4 ;
    %load/vec4 v000001ef73eeb110_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_23.6, 4;
    %vpi_call 7 32 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001ef73eea5d0_0, v000001ef73eeb070_0 {0 0 0};
T_23.6 ;
    %load/vec4 v000001ef73eeb110_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_23.8, 4;
    %vpi_call 7 37 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001ef73eea5d0_0, v000001ef73eeb070_0 {0 0 0};
T_23.8 ;
    %load/vec4 v000001ef73eeb070_0;
    %assign/vec4 v000001ef73eea5d0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ef73eec6d0;
T_24 ;
    %wait E_000001ef73d7f920;
    %load/vec4 v000001ef73eedff0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v000001ef73eef0d0_0;
    %store/vec4 v000001ef73eeedb0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001ef73eedff0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v000001ef73eee4f0_0;
    %store/vec4 v000001ef73eeedb0_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001ef73eedff0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v000001ef73eee3b0_0;
    %store/vec4 v000001ef73eeedb0_0, 0, 32;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001ef73eee3b0_0;
    %store/vec4 v000001ef73eeedb0_0, 0, 32;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001ef73d5aab0;
T_25 ;
    %vpi_call 6 51 "$dumpfile", "test2.vcd" {0 0 0};
    %vpi_call 6 52 "$dumpvars", 32'sb00000000000000000000000000000000, v000001ef73ef4060_0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_000001ef73d5aab0;
T_26 ;
    %wait E_000001ef73e54350;
    %vpi_call 6 66 "$display", "[datapath] MemWrite! ALUResult: 0x%h, Result: 0x%h, WriteData: 0x%h", v000001ef73eed7d0_0, v000001ef73ef4100_0, v000001ef73ef2bc0_0 {0 0 0};
    %jmp T_26;
    .thread T_26;
    .scope S_000001ef73e89c90;
T_27 ;
    %vpi_call 3 8 "$display", "Hello, World" {0 0 0};
    %end;
    .thread T_27;
    .scope S_000001ef73e8e9a0;
T_28 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, v000001ef73ef35c0_0 {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v000001ef73ef3e80_0 {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ef73e89c90 {0 0 0};
    %delay 500, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_000001ef73e8e9a0;
T_29 ;
    %vpi_call 2 32 "$display", "\000" {0 0 0};
    %vpi_call 2 33 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "[top_testbench] reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef73ef3e80_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %vpi_call 2 46 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 47 "$display", "[top_testbench] reset done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef73ef3e80_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_000001ef73e8e9a0;
T_30 ;
    %vpi_call 2 56 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef73ef35c0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef73ef35c0_0, 0;
    %delay 1, 0;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "top_testbench.v";
    "top.v";
    "riscv_multi.v";
    "controller.v";
    "datapath.v";
    "flopr.v";
    "flopenr.v";
    "mux2.v";
    "alu.v";
    "extend.v";
    "ram.v";
    "mux3.v";
    "regfile.v";
