
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce94  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e18  0800d024  0800d024  0001d024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de3c  0800de3c  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800de3c  0800de3c  0001de3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de44  0800de44  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de44  0800de44  0001de44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de48  0800de48  0001de48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800de4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b44  200001fc  0800e048  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d40  0800e048  00020d40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f68d  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ae7  00000000  00000000  0003f8b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017b0  00000000  00000000  000433a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015e8  00000000  00000000  00044b50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002c19a  00000000  00000000  00046138  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001659f  00000000  00000000  000722d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fffa7  00000000  00000000  00088871  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00188818  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fb4  00000000  00000000  00188894  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d00c 	.word	0x0800d00c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	0800d00c 	.word	0x0800d00c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b972 	b.w	8000db8 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9e08      	ldr	r6, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	4688      	mov	r8, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d14b      	bne.n	8000b92 <__udivmoddi4+0xa6>
 8000afa:	428a      	cmp	r2, r1
 8000afc:	4615      	mov	r5, r2
 8000afe:	d967      	bls.n	8000bd0 <__udivmoddi4+0xe4>
 8000b00:	fab2 f282 	clz	r2, r2
 8000b04:	b14a      	cbz	r2, 8000b1a <__udivmoddi4+0x2e>
 8000b06:	f1c2 0720 	rsb	r7, r2, #32
 8000b0a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b0e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b12:	4095      	lsls	r5, r2
 8000b14:	ea47 0803 	orr.w	r8, r7, r3
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b1e:	0c23      	lsrs	r3, r4, #16
 8000b20:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b24:	fa1f fc85 	uxth.w	ip, r5
 8000b28:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b2c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b30:	fb07 f10c 	mul.w	r1, r7, ip
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x60>
 8000b38:	18eb      	adds	r3, r5, r3
 8000b3a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b3e:	f080 811b 	bcs.w	8000d78 <__udivmoddi4+0x28c>
 8000b42:	4299      	cmp	r1, r3
 8000b44:	f240 8118 	bls.w	8000d78 <__udivmoddi4+0x28c>
 8000b48:	3f02      	subs	r7, #2
 8000b4a:	442b      	add	r3, r5
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	b2a4      	uxth	r4, r4
 8000b50:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b54:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b5c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b60:	45a4      	cmp	ip, r4
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x8c>
 8000b64:	192c      	adds	r4, r5, r4
 8000b66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6a:	f080 8107 	bcs.w	8000d7c <__udivmoddi4+0x290>
 8000b6e:	45a4      	cmp	ip, r4
 8000b70:	f240 8104 	bls.w	8000d7c <__udivmoddi4+0x290>
 8000b74:	3802      	subs	r0, #2
 8000b76:	442c      	add	r4, r5
 8000b78:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b7c:	eba4 040c 	sub.w	r4, r4, ip
 8000b80:	2700      	movs	r7, #0
 8000b82:	b11e      	cbz	r6, 8000b8c <__udivmoddi4+0xa0>
 8000b84:	40d4      	lsrs	r4, r2
 8000b86:	2300      	movs	r3, #0
 8000b88:	e9c6 4300 	strd	r4, r3, [r6]
 8000b8c:	4639      	mov	r1, r7
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	428b      	cmp	r3, r1
 8000b94:	d909      	bls.n	8000baa <__udivmoddi4+0xbe>
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	f000 80eb 	beq.w	8000d72 <__udivmoddi4+0x286>
 8000b9c:	2700      	movs	r7, #0
 8000b9e:	e9c6 0100 	strd	r0, r1, [r6]
 8000ba2:	4638      	mov	r0, r7
 8000ba4:	4639      	mov	r1, r7
 8000ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000baa:	fab3 f783 	clz	r7, r3
 8000bae:	2f00      	cmp	r7, #0
 8000bb0:	d147      	bne.n	8000c42 <__udivmoddi4+0x156>
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d302      	bcc.n	8000bbc <__udivmoddi4+0xd0>
 8000bb6:	4282      	cmp	r2, r0
 8000bb8:	f200 80fa 	bhi.w	8000db0 <__udivmoddi4+0x2c4>
 8000bbc:	1a84      	subs	r4, r0, r2
 8000bbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	4698      	mov	r8, r3
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	d0e0      	beq.n	8000b8c <__udivmoddi4+0xa0>
 8000bca:	e9c6 4800 	strd	r4, r8, [r6]
 8000bce:	e7dd      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000bd0:	b902      	cbnz	r2, 8000bd4 <__udivmoddi4+0xe8>
 8000bd2:	deff      	udf	#255	; 0xff
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f040 808f 	bne.w	8000cfc <__udivmoddi4+0x210>
 8000bde:	1b49      	subs	r1, r1, r5
 8000be0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000be4:	fa1f f885 	uxth.w	r8, r5
 8000be8:	2701      	movs	r7, #1
 8000bea:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bee:	0c23      	lsrs	r3, r4, #16
 8000bf0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bf4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bfc:	4299      	cmp	r1, r3
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0x124>
 8000c00:	18eb      	adds	r3, r5, r3
 8000c02:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x122>
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	f200 80cd 	bhi.w	8000da8 <__udivmoddi4+0x2bc>
 8000c0e:	4684      	mov	ip, r0
 8000c10:	1a59      	subs	r1, r3, r1
 8000c12:	b2a3      	uxth	r3, r4
 8000c14:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c18:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c1c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c20:	fb08 f800 	mul.w	r8, r8, r0
 8000c24:	45a0      	cmp	r8, r4
 8000c26:	d907      	bls.n	8000c38 <__udivmoddi4+0x14c>
 8000c28:	192c      	adds	r4, r5, r4
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2e:	d202      	bcs.n	8000c36 <__udivmoddi4+0x14a>
 8000c30:	45a0      	cmp	r8, r4
 8000c32:	f200 80b6 	bhi.w	8000da2 <__udivmoddi4+0x2b6>
 8000c36:	4618      	mov	r0, r3
 8000c38:	eba4 0408 	sub.w	r4, r4, r8
 8000c3c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c40:	e79f      	b.n	8000b82 <__udivmoddi4+0x96>
 8000c42:	f1c7 0c20 	rsb	ip, r7, #32
 8000c46:	40bb      	lsls	r3, r7
 8000c48:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c4c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c50:	fa01 f407 	lsl.w	r4, r1, r7
 8000c54:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c58:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c5c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c60:	4325      	orrs	r5, r4
 8000c62:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c66:	0c2c      	lsrs	r4, r5, #16
 8000c68:	fb08 3319 	mls	r3, r8, r9, r3
 8000c6c:	fa1f fa8e 	uxth.w	sl, lr
 8000c70:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c74:	fb09 f40a 	mul.w	r4, r9, sl
 8000c78:	429c      	cmp	r4, r3
 8000c7a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c7e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c82:	d90b      	bls.n	8000c9c <__udivmoddi4+0x1b0>
 8000c84:	eb1e 0303 	adds.w	r3, lr, r3
 8000c88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c8c:	f080 8087 	bcs.w	8000d9e <__udivmoddi4+0x2b2>
 8000c90:	429c      	cmp	r4, r3
 8000c92:	f240 8084 	bls.w	8000d9e <__udivmoddi4+0x2b2>
 8000c96:	f1a9 0902 	sub.w	r9, r9, #2
 8000c9a:	4473      	add	r3, lr
 8000c9c:	1b1b      	subs	r3, r3, r4
 8000c9e:	b2ad      	uxth	r5, r5
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cac:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb0:	45a2      	cmp	sl, r4
 8000cb2:	d908      	bls.n	8000cc6 <__udivmoddi4+0x1da>
 8000cb4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbc:	d26b      	bcs.n	8000d96 <__udivmoddi4+0x2aa>
 8000cbe:	45a2      	cmp	sl, r4
 8000cc0:	d969      	bls.n	8000d96 <__udivmoddi4+0x2aa>
 8000cc2:	3802      	subs	r0, #2
 8000cc4:	4474      	add	r4, lr
 8000cc6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cca:	fba0 8902 	umull	r8, r9, r0, r2
 8000cce:	eba4 040a 	sub.w	r4, r4, sl
 8000cd2:	454c      	cmp	r4, r9
 8000cd4:	46c2      	mov	sl, r8
 8000cd6:	464b      	mov	r3, r9
 8000cd8:	d354      	bcc.n	8000d84 <__udivmoddi4+0x298>
 8000cda:	d051      	beq.n	8000d80 <__udivmoddi4+0x294>
 8000cdc:	2e00      	cmp	r6, #0
 8000cde:	d069      	beq.n	8000db4 <__udivmoddi4+0x2c8>
 8000ce0:	ebb1 050a 	subs.w	r5, r1, sl
 8000ce4:	eb64 0403 	sbc.w	r4, r4, r3
 8000ce8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cec:	40fd      	lsrs	r5, r7
 8000cee:	40fc      	lsrs	r4, r7
 8000cf0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cf4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cf8:	2700      	movs	r7, #0
 8000cfa:	e747      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000cfc:	f1c2 0320 	rsb	r3, r2, #32
 8000d00:	fa20 f703 	lsr.w	r7, r0, r3
 8000d04:	4095      	lsls	r5, r2
 8000d06:	fa01 f002 	lsl.w	r0, r1, r2
 8000d0a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d0e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d12:	4338      	orrs	r0, r7
 8000d14:	0c01      	lsrs	r1, r0, #16
 8000d16:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d1a:	fa1f f885 	uxth.w	r8, r5
 8000d1e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d26:	fb07 f308 	mul.w	r3, r7, r8
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x256>
 8000d32:	1869      	adds	r1, r5, r1
 8000d34:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d38:	d22f      	bcs.n	8000d9a <__udivmoddi4+0x2ae>
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	d92d      	bls.n	8000d9a <__udivmoddi4+0x2ae>
 8000d3e:	3f02      	subs	r7, #2
 8000d40:	4429      	add	r1, r5
 8000d42:	1acb      	subs	r3, r1, r3
 8000d44:	b281      	uxth	r1, r0
 8000d46:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d4a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d52:	fb00 f308 	mul.w	r3, r0, r8
 8000d56:	428b      	cmp	r3, r1
 8000d58:	d907      	bls.n	8000d6a <__udivmoddi4+0x27e>
 8000d5a:	1869      	adds	r1, r5, r1
 8000d5c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d60:	d217      	bcs.n	8000d92 <__udivmoddi4+0x2a6>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d915      	bls.n	8000d92 <__udivmoddi4+0x2a6>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4429      	add	r1, r5
 8000d6a:	1ac9      	subs	r1, r1, r3
 8000d6c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d70:	e73b      	b.n	8000bea <__udivmoddi4+0xfe>
 8000d72:	4637      	mov	r7, r6
 8000d74:	4630      	mov	r0, r6
 8000d76:	e709      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000d78:	4607      	mov	r7, r0
 8000d7a:	e6e7      	b.n	8000b4c <__udivmoddi4+0x60>
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	e6fb      	b.n	8000b78 <__udivmoddi4+0x8c>
 8000d80:	4541      	cmp	r1, r8
 8000d82:	d2ab      	bcs.n	8000cdc <__udivmoddi4+0x1f0>
 8000d84:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d88:	eb69 020e 	sbc.w	r2, r9, lr
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	4613      	mov	r3, r2
 8000d90:	e7a4      	b.n	8000cdc <__udivmoddi4+0x1f0>
 8000d92:	4660      	mov	r0, ip
 8000d94:	e7e9      	b.n	8000d6a <__udivmoddi4+0x27e>
 8000d96:	4618      	mov	r0, r3
 8000d98:	e795      	b.n	8000cc6 <__udivmoddi4+0x1da>
 8000d9a:	4667      	mov	r7, ip
 8000d9c:	e7d1      	b.n	8000d42 <__udivmoddi4+0x256>
 8000d9e:	4681      	mov	r9, r0
 8000da0:	e77c      	b.n	8000c9c <__udivmoddi4+0x1b0>
 8000da2:	3802      	subs	r0, #2
 8000da4:	442c      	add	r4, r5
 8000da6:	e747      	b.n	8000c38 <__udivmoddi4+0x14c>
 8000da8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dac:	442b      	add	r3, r5
 8000dae:	e72f      	b.n	8000c10 <__udivmoddi4+0x124>
 8000db0:	4638      	mov	r0, r7
 8000db2:	e708      	b.n	8000bc6 <__udivmoddi4+0xda>
 8000db4:	4637      	mov	r7, r6
 8000db6:	e6e9      	b.n	8000b8c <__udivmoddi4+0xa0>

08000db8 <__aeabi_idiv0>:
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc6:	2003      	movs	r0, #3
 8000dc8:	f000 f95a 	bl	8001080 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f000 f80d 	bl	8000dec <HAL_InitTick>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	71fb      	strb	r3, [r7, #7]
 8000ddc:	e001      	b.n	8000de2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000dde:	f009 faed 	bl	800a3bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000de2:	79fb      	ldrb	r3, [r7, #7]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000df4:	2300      	movs	r3, #0
 8000df6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000df8:	4b16      	ldr	r3, [pc, #88]	; (8000e54 <HAL_InitTick+0x68>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d022      	beq.n	8000e46 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e00:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <HAL_InitTick+0x6c>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <HAL_InitTick+0x68>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e14:	4618      	mov	r0, r3
 8000e16:	f000 f968 	bl	80010ea <HAL_SYSTICK_Config>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d10f      	bne.n	8000e40 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b0f      	cmp	r3, #15
 8000e24:	d809      	bhi.n	8000e3a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e26:	2200      	movs	r2, #0
 8000e28:	6879      	ldr	r1, [r7, #4]
 8000e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8000e2e:	f000 f932 	bl	8001096 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e32:	4a0a      	ldr	r2, [pc, #40]	; (8000e5c <HAL_InitTick+0x70>)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6013      	str	r3, [r2, #0]
 8000e38:	e007      	b.n	8000e4a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	73fb      	strb	r3, [r7, #15]
 8000e3e:	e004      	b.n	8000e4a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e40:	2301      	movs	r3, #1
 8000e42:	73fb      	strb	r3, [r7, #15]
 8000e44:	e001      	b.n	8000e4a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3710      	adds	r7, #16
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000004 	.word	0x20000004
 8000e58:	20000028 	.word	0x20000028
 8000e5c:	20000000 	.word	0x20000000

08000e60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <HAL_IncTick+0x1c>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	4b05      	ldr	r3, [pc, #20]	; (8000e80 <HAL_IncTick+0x20>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	4a03      	ldr	r2, [pc, #12]	; (8000e7c <HAL_IncTick+0x1c>)
 8000e70:	6013      	str	r3, [r2, #0]
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	20000260 	.word	0x20000260
 8000e80:	20000004 	.word	0x20000004

08000e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return uwTick;
 8000e88:	4b03      	ldr	r3, [pc, #12]	; (8000e98 <HAL_GetTick+0x14>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000260 	.word	0x20000260

08000e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ea4:	f7ff ffee 	bl	8000e84 <HAL_GetTick>
 8000ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eb4:	d004      	beq.n	8000ec0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eb6:	4b09      	ldr	r3, [pc, #36]	; (8000edc <HAL_Delay+0x40>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	68fa      	ldr	r2, [r7, #12]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ec0:	bf00      	nop
 8000ec2:	f7ff ffdf 	bl	8000e84 <HAL_GetTick>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d8f7      	bhi.n	8000ec2 <HAL_Delay+0x26>
  {
  }
}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000004 	.word	0x20000004

08000ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f003 0307 	and.w	r3, r3, #7
 8000eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef6:	68ba      	ldr	r2, [r7, #8]
 8000ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000efc:	4013      	ands	r3, r2
 8000efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f12:	4a04      	ldr	r2, [pc, #16]	; (8000f24 <__NVIC_SetPriorityGrouping+0x44>)
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	60d3      	str	r3, [r2, #12]
}
 8000f18:	bf00      	nop
 8000f1a:	3714      	adds	r7, #20
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f2c:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <__NVIC_GetPriorityGrouping+0x18>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	f003 0307 	and.w	r3, r3, #7
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	db0b      	blt.n	8000f6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	f003 021f 	and.w	r2, r3, #31
 8000f5c:	4907      	ldr	r1, [pc, #28]	; (8000f7c <__NVIC_EnableIRQ+0x38>)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	095b      	lsrs	r3, r3, #5
 8000f64:	2001      	movs	r0, #1
 8000f66:	fa00 f202 	lsl.w	r2, r0, r2
 8000f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000e100 	.word	0xe000e100

08000f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	db0a      	blt.n	8000faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	490c      	ldr	r1, [pc, #48]	; (8000fcc <__NVIC_SetPriority+0x4c>)
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	0112      	lsls	r2, r2, #4
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	440b      	add	r3, r1
 8000fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa8:	e00a      	b.n	8000fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	4908      	ldr	r1, [pc, #32]	; (8000fd0 <__NVIC_SetPriority+0x50>)
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	f003 030f 	and.w	r3, r3, #15
 8000fb6:	3b04      	subs	r3, #4
 8000fb8:	0112      	lsls	r2, r2, #4
 8000fba:	b2d2      	uxtb	r2, r2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	761a      	strb	r2, [r3, #24]
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	e000e100 	.word	0xe000e100
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b089      	sub	sp, #36	; 0x24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	f003 0307 	and.w	r3, r3, #7
 8000fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	f1c3 0307 	rsb	r3, r3, #7
 8000fee:	2b04      	cmp	r3, #4
 8000ff0:	bf28      	it	cs
 8000ff2:	2304      	movcs	r3, #4
 8000ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	3304      	adds	r3, #4
 8000ffa:	2b06      	cmp	r3, #6
 8000ffc:	d902      	bls.n	8001004 <NVIC_EncodePriority+0x30>
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	3b03      	subs	r3, #3
 8001002:	e000      	b.n	8001006 <NVIC_EncodePriority+0x32>
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	f04f 32ff 	mov.w	r2, #4294967295
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43da      	mvns	r2, r3
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	401a      	ands	r2, r3
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800101c:	f04f 31ff 	mov.w	r1, #4294967295
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	fa01 f303 	lsl.w	r3, r1, r3
 8001026:	43d9      	mvns	r1, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	4313      	orrs	r3, r2
         );
}
 800102e:	4618      	mov	r0, r3
 8001030:	3724      	adds	r7, #36	; 0x24
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
	...

0800103c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3b01      	subs	r3, #1
 8001048:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800104c:	d301      	bcc.n	8001052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800104e:	2301      	movs	r3, #1
 8001050:	e00f      	b.n	8001072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001052:	4a0a      	ldr	r2, [pc, #40]	; (800107c <SysTick_Config+0x40>)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800105a:	210f      	movs	r1, #15
 800105c:	f04f 30ff 	mov.w	r0, #4294967295
 8001060:	f7ff ff8e 	bl	8000f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <SysTick_Config+0x40>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106a:	4b04      	ldr	r3, [pc, #16]	; (800107c <SysTick_Config+0x40>)
 800106c:	2207      	movs	r2, #7
 800106e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001070:	2300      	movs	r3, #0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	e000e010 	.word	0xe000e010

08001080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff29 	bl	8000ee0 <__NVIC_SetPriorityGrouping>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b086      	sub	sp, #24
 800109a:	af00      	add	r7, sp, #0
 800109c:	4603      	mov	r3, r0
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010a8:	f7ff ff3e 	bl	8000f28 <__NVIC_GetPriorityGrouping>
 80010ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	68b9      	ldr	r1, [r7, #8]
 80010b2:	6978      	ldr	r0, [r7, #20]
 80010b4:	f7ff ff8e 	bl	8000fd4 <NVIC_EncodePriority>
 80010b8:	4602      	mov	r2, r0
 80010ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff5d 	bl	8000f80 <__NVIC_SetPriority>
}
 80010c6:	bf00      	nop
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	4603      	mov	r3, r0
 80010d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff31 	bl	8000f44 <__NVIC_EnableIRQ>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ffa2 	bl	800103c <SysTick_Config>
 80010f8:	4603      	mov	r3, r0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d101      	bne.n	8001116 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e098      	b.n	8001248 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	461a      	mov	r2, r3
 800111c:	4b4d      	ldr	r3, [pc, #308]	; (8001254 <HAL_DMA_Init+0x150>)
 800111e:	429a      	cmp	r2, r3
 8001120:	d80f      	bhi.n	8001142 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	461a      	mov	r2, r3
 8001128:	4b4b      	ldr	r3, [pc, #300]	; (8001258 <HAL_DMA_Init+0x154>)
 800112a:	4413      	add	r3, r2
 800112c:	4a4b      	ldr	r2, [pc, #300]	; (800125c <HAL_DMA_Init+0x158>)
 800112e:	fba2 2303 	umull	r2, r3, r2, r3
 8001132:	091b      	lsrs	r3, r3, #4
 8001134:	009a      	lsls	r2, r3, #2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a48      	ldr	r2, [pc, #288]	; (8001260 <HAL_DMA_Init+0x15c>)
 800113e:	641a      	str	r2, [r3, #64]	; 0x40
 8001140:	e00e      	b.n	8001160 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	461a      	mov	r2, r3
 8001148:	4b46      	ldr	r3, [pc, #280]	; (8001264 <HAL_DMA_Init+0x160>)
 800114a:	4413      	add	r3, r2
 800114c:	4a43      	ldr	r2, [pc, #268]	; (800125c <HAL_DMA_Init+0x158>)
 800114e:	fba2 2303 	umull	r2, r3, r2, r3
 8001152:	091b      	lsrs	r3, r3, #4
 8001154:	009a      	lsls	r2, r3, #2
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a42      	ldr	r2, [pc, #264]	; (8001268 <HAL_DMA_Init+0x164>)
 800115e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2202      	movs	r2, #2
 8001164:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800117a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001184:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001190:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800119c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	68fa      	ldr	r2, [r7, #12]
 80011b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011ba:	d039      	beq.n	8001230 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	4a27      	ldr	r2, [pc, #156]	; (8001260 <HAL_DMA_Init+0x15c>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d11a      	bne.n	80011fc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80011c6:	4b29      	ldr	r3, [pc, #164]	; (800126c <HAL_DMA_Init+0x168>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ce:	f003 031c 	and.w	r3, r3, #28
 80011d2:	210f      	movs	r1, #15
 80011d4:	fa01 f303 	lsl.w	r3, r1, r3
 80011d8:	43db      	mvns	r3, r3
 80011da:	4924      	ldr	r1, [pc, #144]	; (800126c <HAL_DMA_Init+0x168>)
 80011dc:	4013      	ands	r3, r2
 80011de:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80011e0:	4b22      	ldr	r3, [pc, #136]	; (800126c <HAL_DMA_Init+0x168>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6859      	ldr	r1, [r3, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ec:	f003 031c 	and.w	r3, r3, #28
 80011f0:	fa01 f303 	lsl.w	r3, r1, r3
 80011f4:	491d      	ldr	r1, [pc, #116]	; (800126c <HAL_DMA_Init+0x168>)
 80011f6:	4313      	orrs	r3, r2
 80011f8:	600b      	str	r3, [r1, #0]
 80011fa:	e019      	b.n	8001230 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80011fc:	4b1c      	ldr	r3, [pc, #112]	; (8001270 <HAL_DMA_Init+0x16c>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001204:	f003 031c 	and.w	r3, r3, #28
 8001208:	210f      	movs	r1, #15
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	4917      	ldr	r1, [pc, #92]	; (8001270 <HAL_DMA_Init+0x16c>)
 8001212:	4013      	ands	r3, r2
 8001214:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001216:	4b16      	ldr	r3, [pc, #88]	; (8001270 <HAL_DMA_Init+0x16c>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6859      	ldr	r1, [r3, #4]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001222:	f003 031c 	and.w	r3, r3, #28
 8001226:	fa01 f303 	lsl.w	r3, r1, r3
 800122a:	4911      	ldr	r1, [pc, #68]	; (8001270 <HAL_DMA_Init+0x16c>)
 800122c:	4313      	orrs	r3, r2
 800122e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2201      	movs	r2, #1
 800123a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3714      	adds	r7, #20
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	40020407 	.word	0x40020407
 8001258:	bffdfff8 	.word	0xbffdfff8
 800125c:	cccccccd 	.word	0xcccccccd
 8001260:	40020000 	.word	0x40020000
 8001264:	bffdfbf8 	.word	0xbffdfbf8
 8001268:	40020400 	.word	0x40020400
 800126c:	400200a8 	.word	0x400200a8
 8001270:	400204a8 	.word	0x400204a8

08001274 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
 8001280:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800128c:	2b01      	cmp	r3, #1
 800128e:	d101      	bne.n	8001294 <HAL_DMA_Start_IT+0x20>
 8001290:	2302      	movs	r3, #2
 8001292:	e04b      	b.n	800132c <HAL_DMA_Start_IT+0xb8>
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2201      	movs	r2, #1
 8001298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d13a      	bne.n	800131e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2202      	movs	r2, #2
 80012ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2200      	movs	r2, #0
 80012b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f022 0201 	bic.w	r2, r2, #1
 80012c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 f96b 	bl	80015a8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d008      	beq.n	80012ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f042 020e 	orr.w	r2, r2, #14
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	e00f      	b.n	800130c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f022 0204 	bic.w	r2, r2, #4
 80012fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f042 020a 	orr.w	r2, r2, #10
 800130a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f042 0201 	orr.w	r2, r2, #1
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	e005      	b.n	800132a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2200      	movs	r2, #0
 8001322:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001326:	2302      	movs	r3, #2
 8001328:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800132a:	7dfb      	ldrb	r3, [r7, #23]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800133c:	2300      	movs	r3, #0
 800133e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001346:	b2db      	uxtb	r3, r3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d008      	beq.n	800135e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2204      	movs	r2, #4
 8001350:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e022      	b.n	80013a4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f022 020e 	bic.w	r2, r2, #14
 800136c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f022 0201 	bic.w	r2, r2, #1
 800137c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001382:	f003 021c 	and.w	r2, r3, #28
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	2101      	movs	r1, #1
 800138c:	fa01 f202 	lsl.w	r2, r1, r2
 8001390:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2200      	movs	r2, #0
 800139e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d005      	beq.n	80013d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2204      	movs	r2, #4
 80013cc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	73fb      	strb	r3, [r7, #15]
 80013d2:	e029      	b.n	8001428 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 020e 	bic.w	r2, r2, #14
 80013e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f022 0201 	bic.w	r2, r2, #1
 80013f2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f8:	f003 021c 	and.w	r2, r3, #28
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	2101      	movs	r1, #1
 8001402:	fa01 f202 	lsl.w	r2, r1, r2
 8001406:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2201      	movs	r2, #1
 800140c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800141c:	2b00      	cmp	r3, #0
 800141e:	d003      	beq.n	8001428 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	4798      	blx	r3
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800166c:	f023 0303 	bic.w	r3, r3, #3
 8001670:	f043 0201 	orr.w	r2, r3, #1
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	655a      	str	r2, [r3, #84]	; 0x54
 8001678:	e007      	b.n	800168a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800167e:	f043 0210 	orr.w	r2, r3, #16
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	77fb      	strb	r3, [r7, #31]
  }
  return status;
 8001428:	7bfb      	ldrb	r3, [r7, #15]
}
 800142a:	4618      	mov	r0, r3
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b084      	sub	sp, #16
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144e:	f003 031c 	and.w	r3, r3, #28
 8001452:	2204      	movs	r2, #4
 8001454:	409a      	lsls	r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	4013      	ands	r3, r2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d026      	beq.n	80014ac <HAL_DMA_IRQHandler+0x7a>
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	f003 0304 	and.w	r3, r3, #4
 8001464:	2b00      	cmp	r3, #0
 8001466:	d021      	beq.n	80014ac <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0320 	and.w	r3, r3, #32
 8001472:	2b00      	cmp	r3, #0
 8001474:	d107      	bne.n	8001486 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f022 0204 	bic.w	r2, r2, #4
 8001484:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148a:	f003 021c 	and.w	r2, r3, #28
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	2104      	movs	r1, #4
 8001494:	fa01 f202 	lsl.w	r2, r1, r2
 8001498:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d071      	beq.n	8001586 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80014aa:	e06c      	b.n	8001586 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b0:	f003 031c 	and.w	r3, r3, #28
 80014b4:	2202      	movs	r2, #2
 80014b6:	409a      	lsls	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	4013      	ands	r3, r2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d02e      	beq.n	800151e <HAL_DMA_IRQHandler+0xec>
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d029      	beq.n	800151e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0320 	and.w	r3, r3, #32
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d10b      	bne.n	80014f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f022 020a 	bic.w	r2, r2, #10
 80014e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f4:	f003 021c 	and.w	r2, r3, #28
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fc:	2102      	movs	r1, #2
 80014fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001502:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001510:	2b00      	cmp	r3, #0
 8001512:	d038      	beq.n	8001586 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800151c:	e033      	b.n	8001586 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	f003 031c 	and.w	r3, r3, #28
 8001526:	2208      	movs	r2, #8
 8001528:	409a      	lsls	r2, r3
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	4013      	ands	r3, r2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d02a      	beq.n	8001588 <HAL_DMA_IRQHandler+0x156>
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	f003 0308 	and.w	r3, r3, #8
 8001538:	2b00      	cmp	r3, #0
 800153a:	d025      	beq.n	8001588 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f022 020e 	bic.w	r2, r2, #14
 800154a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001550:	f003 021c 	and.w	r2, r3, #28
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	2101      	movs	r1, #1
 800155a:	fa01 f202 	lsl.w	r2, r1, r2
 800155e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2201      	movs	r2, #1
 8001564:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2201      	movs	r2, #1
 800156a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800157a:	2b00      	cmp	r3, #0
 800157c:	d004      	beq.n	8001588 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001586:	bf00      	nop
 8001588:	bf00      	nop
}
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 800159c:	4618      	mov	r0, r3
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
 80015b4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ba:	f003 021c 	and.w	r2, r3, #28
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	2101      	movs	r1, #1
 80015c4:	fa01 f202 	lsl.w	r2, r1, r2
 80015c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	2b10      	cmp	r3, #16
 80015d8:	d108      	bne.n	80015ec <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80015ea:	e007      	b.n	80015fc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68ba      	ldr	r2, [r7, #8]
 80015f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	60da      	str	r2, [r3, #12]
}
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001608:	b480      	push	{r7}
 800160a:	b087      	sub	sp, #28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001616:	e17f      	b.n	8001918 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	2101      	movs	r1, #1
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	fa01 f303 	lsl.w	r3, r1, r3
 8001624:	4013      	ands	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 8171 	beq.w	8001912 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b02      	cmp	r3, #2
 8001636:	d003      	beq.n	8001640 <HAL_GPIO_Init+0x38>
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	2b12      	cmp	r3, #18
 800163e:	d123      	bne.n	8001688 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	08da      	lsrs	r2, r3, #3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3208      	adds	r2, #8
 8001648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800164c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	f003 0307 	and.w	r3, r3, #7
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	220f      	movs	r2, #15
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	43db      	mvns	r3, r3
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	4013      	ands	r3, r2
 8001662:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	691a      	ldr	r2, [r3, #16]
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	4313      	orrs	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	08da      	lsrs	r2, r3, #3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3208      	adds	r2, #8
 8001682:	6939      	ldr	r1, [r7, #16]
 8001684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
#endif

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	2203      	movs	r2, #3
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	43db      	mvns	r3, r3
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	4013      	ands	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0203 	and.w	r2, r3, #3
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	693a      	ldr	r2, [r7, #16]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d00b      	beq.n	80016dc <HAL_GPIO_Init+0xd4>
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d007      	beq.n	80016dc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016d0:	2b11      	cmp	r3, #17
 80016d2:	d003      	beq.n	80016dc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b12      	cmp	r3, #18
 80016da:	d130      	bne.n	800173e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	2203      	movs	r2, #3
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	43db      	mvns	r3, r3
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	4013      	ands	r3, r2
 80016f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	68da      	ldr	r2, [r3, #12]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4313      	orrs	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001712:	2201      	movs	r2, #1
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	091b      	lsrs	r3, r3, #4
 8001728:	f003 0201 	and.w	r2, r3, #1
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4313      	orrs	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	2b03      	cmp	r3, #3
 8001748:	d118      	bne.n	800177c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800174e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001750:	2201      	movs	r2, #1
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	43db      	mvns	r3, r3
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	4013      	ands	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	08db      	lsrs	r3, r3, #3
 8001766:	f003 0201 	and.w	r2, r3, #1
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	4313      	orrs	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	2203      	movs	r2, #3
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	43db      	mvns	r3, r3
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4013      	ands	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	689a      	ldr	r2, [r3, #8]
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80ac 	beq.w	8001912 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ba:	4b5e      	ldr	r3, [pc, #376]	; (8001934 <HAL_GPIO_Init+0x32c>)
 80017bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017be:	4a5d      	ldr	r2, [pc, #372]	; (8001934 <HAL_GPIO_Init+0x32c>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6613      	str	r3, [r2, #96]	; 0x60
 80017c6:	4b5b      	ldr	r3, [pc, #364]	; (8001934 <HAL_GPIO_Init+0x32c>)
 80017c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017d2:	4a59      	ldr	r2, [pc, #356]	; (8001938 <HAL_GPIO_Init+0x330>)
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	3302      	adds	r3, #2
 80017da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	220f      	movs	r2, #15
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017fc:	d025      	beq.n	800184a <HAL_GPIO_Init+0x242>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a4e      	ldr	r2, [pc, #312]	; (800193c <HAL_GPIO_Init+0x334>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d01f      	beq.n	8001846 <HAL_GPIO_Init+0x23e>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4d      	ldr	r2, [pc, #308]	; (8001940 <HAL_GPIO_Init+0x338>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d019      	beq.n	8001842 <HAL_GPIO_Init+0x23a>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a4c      	ldr	r2, [pc, #304]	; (8001944 <HAL_GPIO_Init+0x33c>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d013      	beq.n	800183e <HAL_GPIO_Init+0x236>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a4b      	ldr	r2, [pc, #300]	; (8001948 <HAL_GPIO_Init+0x340>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d00d      	beq.n	800183a <HAL_GPIO_Init+0x232>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4a      	ldr	r2, [pc, #296]	; (800194c <HAL_GPIO_Init+0x344>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d007      	beq.n	8001836 <HAL_GPIO_Init+0x22e>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a49      	ldr	r2, [pc, #292]	; (8001950 <HAL_GPIO_Init+0x348>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d101      	bne.n	8001832 <HAL_GPIO_Init+0x22a>
 800182e:	2306      	movs	r3, #6
 8001830:	e00c      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001832:	2307      	movs	r3, #7
 8001834:	e00a      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001836:	2305      	movs	r3, #5
 8001838:	e008      	b.n	800184c <HAL_GPIO_Init+0x244>
 800183a:	2304      	movs	r3, #4
 800183c:	e006      	b.n	800184c <HAL_GPIO_Init+0x244>
 800183e:	2303      	movs	r3, #3
 8001840:	e004      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001842:	2302      	movs	r3, #2
 8001844:	e002      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001846:	2301      	movs	r3, #1
 8001848:	e000      	b.n	800184c <HAL_GPIO_Init+0x244>
 800184a:	2300      	movs	r3, #0
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	f002 0203 	and.w	r2, r2, #3
 8001852:	0092      	lsls	r2, r2, #2
 8001854:	4093      	lsls	r3, r2
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800185c:	4936      	ldr	r1, [pc, #216]	; (8001938 <HAL_GPIO_Init+0x330>)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	3302      	adds	r3, #2
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800186a:	4b3a      	ldr	r3, [pc, #232]	; (8001954 <HAL_GPIO_Init+0x34c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	43db      	mvns	r3, r3
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	4013      	ands	r3, r2
 8001878:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4313      	orrs	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800188e:	4a31      	ldr	r2, [pc, #196]	; (8001954 <HAL_GPIO_Init+0x34c>)
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001894:	4b2f      	ldr	r3, [pc, #188]	; (8001954 <HAL_GPIO_Init+0x34c>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43db      	mvns	r3, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018b8:	4a26      	ldr	r2, [pc, #152]	; (8001954 <HAL_GPIO_Init+0x34c>)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018be:	4b25      	ldr	r3, [pc, #148]	; (8001954 <HAL_GPIO_Init+0x34c>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	43db      	mvns	r3, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4013      	ands	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018e2:	4a1c      	ldr	r2, [pc, #112]	; (8001954 <HAL_GPIO_Init+0x34c>)
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018e8:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <HAL_GPIO_Init+0x34c>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800190c:	4a11      	ldr	r2, [pc, #68]	; (8001954 <HAL_GPIO_Init+0x34c>)
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	60d3      	str	r3, [r2, #12]
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a12      	ldr	r2, [pc, #72]	; (800181c <HAL_ADC_Start+0x16c>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d002      	beq.n	80017de <HAL_ADC_Start+0x12e>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	e000      	b.n	80017e0 <HAL_ADC_Start+0x130>
 80017de:	4b10      	ldr	r3, [pc, #64]	; (8001820 <HAL_ADC_Start+0x170>)
 80017e0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d00f      	beq.n	800180e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	655a      	str	r2, [r3, #84]	; 0x54
 80017fe:	e006      	b.n	800180e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001808:	e001      	b.n	800180e <HAL_ADC_Start+0x15e>
    }

    position++;
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	3301      	adds	r3, #1
 8001916:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	fa22 f303 	lsr.w	r3, r2, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	f47f ae78 	bne.w	8001618 <HAL_GPIO_Init+0x10>
  }
}
 8001928:	bf00      	nop
 800192a:	371c      	adds	r7, #28
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	40021000 	.word	0x40021000
 8001938:	40010000 	.word	0x40010000
 800193c:	48000400 	.word	0x48000400
 8001940:	48000800 	.word	0x48000800
 8001944:	48000c00 	.word	0x48000c00
 8001948:	48001000 	.word	0x48001000
 800194c:	48001400 	.word	0x48001400
 8001950:	48001800 	.word	0x48001800
 8001954:	40010400 	.word	0x40010400

08001958 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001968:	787b      	ldrb	r3, [r7, #1]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800196e:	887a      	ldrh	r2, [r7, #2]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	619a      	str	r2, [r3, #24]
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800180a:	2302      	movs	r3, #2
 800180c:	75fb      	strb	r3, [r7, #23]
  }
}
 8001974:	e002      	b.n	800197c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001976:	887a      	ldrh	r2, [r7, #2]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e081      	b.n	8001a9e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d106      	bne.n	80019b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f008 fd28 	bl	800a404 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2224      	movs	r2, #36	; 0x24
 80019b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 0201 	bic.w	r2, r2, #1
 80019ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80019d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80019e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d107      	bne.n	8001a02 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	e006      	b.n	8001a10 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001a0e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d104      	bne.n	8001a22 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6812      	ldr	r2, [r2, #0]
 8001a2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691a      	ldr	r2, [r3, #16]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	ea42 0103 	orr.w	r1, r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	021a      	lsls	r2, r3, #8
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69d9      	ldr	r1, [r3, #28]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a1a      	ldr	r2, [r3, #32]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 0201 	orr.w	r2, r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2220      	movs	r2, #32
 8001a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
	...

08001aa8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b088      	sub	sp, #32
 8001aac:	af02      	add	r7, sp, #8
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	4608      	mov	r0, r1
 8001ab2:	4611      	mov	r1, r2
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	817b      	strh	r3, [r7, #10]
 8001aba:	460b      	mov	r3, r1
 8001abc:	813b      	strh	r3, [r7, #8]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b20      	cmp	r3, #32
 8001acc:	f040 80f9 	bne.w	8001cc2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ad0:	6a3b      	ldr	r3, [r7, #32]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d002      	beq.n	8001adc <HAL_I2C_Mem_Write+0x34>
 8001ad6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d105      	bne.n	8001ae8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ae2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0ed      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d101      	bne.n	8001af6 <HAL_I2C_Mem_Write+0x4e>
 8001af2:	2302      	movs	r3, #2
 8001af4:	e0e6      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	2201      	movs	r2, #1
 8001afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001afe:	f7ff f9c1 	bl	8000e84 <HAL_GetTick>
 8001b02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	2319      	movs	r3, #25
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b10:	68f8      	ldr	r0, [r7, #12]
 8001b12:	f000 fac3 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e0d1      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2221      	movs	r2, #33	; 0x21
 8001b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2240      	movs	r2, #64	; 0x40
 8001b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2200      	movs	r2, #0
 8001b34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6a3a      	ldr	r2, [r7, #32]
 8001b3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001b40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2200      	movs	r2, #0
 8001b46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b48:	88f8      	ldrh	r0, [r7, #6]
 8001b4a:	893a      	ldrh	r2, [r7, #8]
 8001b4c:	8979      	ldrh	r1, [r7, #10]
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	4603      	mov	r3, r0
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f000 f9d3 	bl	8001f04 <I2C_RequestMemoryWrite>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e0a9      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	2bff      	cmp	r3, #255	; 0xff
 8001b78:	d90e      	bls.n	8001b98 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	22ff      	movs	r2, #255	; 0xff
 8001b7e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	8979      	ldrh	r1, [r7, #10]
 8001b88:	2300      	movs	r3, #0
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f000 fba5 	bl	80022e0 <I2C_TransferConfig>
 8001b96:	e00f      	b.n	8001bb8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	8979      	ldrh	r1, [r7, #10]
 8001baa:	2300      	movs	r3, #0
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f000 fb94 	bl	80022e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bbc:	68f8      	ldr	r0, [r7, #12]
 8001bbe:	f000 faad 	bl	800211c <I2C_WaitOnTXISFlagUntilTimeout>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e07b      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd0:	781a      	ldrb	r2, [r3, #0]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bdc:	1c5a      	adds	r2, r3, #1
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	3b01      	subs	r3, #1
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d034      	beq.n	8001c70 <HAL_I2C_Mem_Write+0x1c8>
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d130      	bne.n	8001c70 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c14:	2200      	movs	r2, #0
 8001c16:	2180      	movs	r1, #128	; 0x80
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	f000 fa3f 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e04d      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	2bff      	cmp	r3, #255	; 0xff
 8001c30:	d90e      	bls.n	8001c50 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	22ff      	movs	r2, #255	; 0xff
 8001c36:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	8979      	ldrh	r1, [r7, #10]
 8001c40:	2300      	movs	r3, #0
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c48:	68f8      	ldr	r0, [r7, #12]
 8001c4a:	f000 fb49 	bl	80022e0 <I2C_TransferConfig>
 8001c4e:	e00f      	b.n	8001c70 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c54:	b29a      	uxth	r2, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	8979      	ldrh	r1, [r7, #10]
 8001c62:	2300      	movs	r3, #0
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c6a:	68f8      	ldr	r0, [r7, #12]
 8001c6c:	f000 fb38 	bl	80022e0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d19e      	bne.n	8001bb8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c7a:	697a      	ldr	r2, [r7, #20]
 8001c7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c7e:	68f8      	ldr	r0, [r7, #12]
 8001c80:	f000 fa8c 	bl	800219c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e01a      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2220      	movs	r2, #32
 8001c94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	6859      	ldr	r1, [r3, #4]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <HAL_I2C_Mem_Write+0x224>)
 8001ca2:	400b      	ands	r3, r1
 8001ca4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2220      	movs	r2, #32
 8001caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e000      	b.n	8001cc4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001cc2:	2302      	movs	r3, #2
  }
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3718      	adds	r7, #24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	fe00e800 	.word	0xfe00e800

08001cd0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	4608      	mov	r0, r1
 8001cda:	4611      	mov	r1, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4603      	mov	r3, r0
 8001ce0:	817b      	strh	r3, [r7, #10]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	813b      	strh	r3, [r7, #8]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b20      	cmp	r3, #32
 8001cf4:	f040 80fd 	bne.w	8001ef2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cf8:	6a3b      	ldr	r3, [r7, #32]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <HAL_I2C_Mem_Read+0x34>
 8001cfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d105      	bne.n	8001d10 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d0a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0f1      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d101      	bne.n	8001d1e <HAL_I2C_Mem_Read+0x4e>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e0ea      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d26:	f7ff f8ad 	bl	8000e84 <HAL_GetTick>
 8001d2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	2319      	movs	r3, #25
 8001d32:	2201      	movs	r2, #1
 8001d34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f000 f9af 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0d5      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2222      	movs	r2, #34	; 0x22
 8001d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2240      	movs	r2, #64	; 0x40
 8001d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6a3a      	ldr	r2, [r7, #32]
 8001d62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d70:	88f8      	ldrh	r0, [r7, #6]
 8001d72:	893a      	ldrh	r2, [r7, #8]
 8001d74:	8979      	ldrh	r1, [r7, #10]
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	4603      	mov	r3, r0
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f000 f913 	bl	8001fac <I2C_RequestMemoryRead>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d005      	beq.n	8001d98 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e0ad      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	2bff      	cmp	r3, #255	; 0xff
 8001da0:	d90e      	bls.n	8001dc0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	22ff      	movs	r2, #255	; 0xff
 8001da6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	8979      	ldrh	r1, [r7, #10]
 8001db0:	4b52      	ldr	r3, [pc, #328]	; (8001efc <HAL_I2C_Mem_Read+0x22c>)
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 fa91 	bl	80022e0 <I2C_TransferConfig>
 8001dbe:	e00f      	b.n	8001de0 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dce:	b2da      	uxtb	r2, r3
 8001dd0:	8979      	ldrh	r1, [r7, #10]
 8001dd2:	4b4a      	ldr	r3, [pc, #296]	; (8001efc <HAL_I2C_Mem_Read+0x22c>)
 8001dd4:	9300      	str	r3, [sp, #0]
 8001dd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f000 fa80 	bl	80022e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de6:	2200      	movs	r2, #0
 8001de8:	2104      	movs	r1, #4
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f000 f956 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e07c      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e16:	3b01      	subs	r3, #1
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	3b01      	subs	r3, #1
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d034      	beq.n	8001ea0 <HAL_I2C_Mem_Read+0x1d0>
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d130      	bne.n	8001ea0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e44:	2200      	movs	r2, #0
 8001e46:	2180      	movs	r1, #128	; 0x80
 8001e48:	68f8      	ldr	r0, [r7, #12]
 8001e4a:	f000 f927 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e04d      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	2bff      	cmp	r3, #255	; 0xff
 8001e60:	d90e      	bls.n	8001e80 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	22ff      	movs	r2, #255	; 0xff
 8001e66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	8979      	ldrh	r1, [r7, #10]
 8001e70:	2300      	movs	r3, #0
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e78:	68f8      	ldr	r0, [r7, #12]
 8001e7a:	f000 fa31 	bl	80022e0 <I2C_TransferConfig>
 8001e7e:	e00f      	b.n	8001ea0 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	8979      	ldrh	r1, [r7, #10]
 8001e92:	2300      	movs	r3, #0
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f000 fa20 	bl	80022e0 <I2C_TransferConfig>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2101      	movs	r1, #1
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff fab7 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d10a      	bne.n	8001bba <HAL_ADC_ConfigChannel+0x1da>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2101      	movs	r1, #1
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff faac 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	0e9b      	lsrs	r3, r3, #26
 8001bb4:	f003 021f 	and.w	r2, r3, #31
 8001bb8:	e010      	b.n	8001bdc <HAL_ADC_ConfigChannel+0x1fc>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff faa1 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001bd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001bd4:	fab3 f383 	clz	r3, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	461a      	mov	r2, r3
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d105      	bne.n	8001bf4 <HAL_ADC_ConfigChannel+0x214>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	0e9b      	lsrs	r3, r3, #26
 8001bee:	f003 031f 	and.w	r3, r3, #31
 8001bf2:	e00a      	b.n	8001c0a <HAL_ADC_ConfigChannel+0x22a>
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bfc:	fa93 f3a3 	rbit	r3, r3
 8001c00:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001c02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c04:	fab3 f383 	clz	r3, r3
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d106      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2200      	movs	r2, #0
 8001c14:	2101      	movs	r1, #1
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fa8a 	bl	8001130 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2102      	movs	r1, #2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fa70 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10a      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x268>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2102      	movs	r1, #2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fa65 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	0e9b      	lsrs	r3, r3, #26
 8001c42:	f003 021f 	and.w	r2, r3, #31
 8001c46:	e010      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x28a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2102      	movs	r1, #2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff fa5a 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001c54:	4603      	mov	r3, r0
 8001c56:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c5a:	fa93 f3a3 	rbit	r3, r3
 8001c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8001c60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c62:	fab3 f383 	clz	r3, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	461a      	mov	r2, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d105      	bne.n	8001c82 <HAL_ADC_ConfigChannel+0x2a2>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	0e9b      	lsrs	r3, r3, #26
 8001c7c:	f003 031f 	and.w	r3, r3, #31
 8001c80:	e00a      	b.n	8001c98 <HAL_ADC_ConfigChannel+0x2b8>
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c8a:	fa93 f3a3 	rbit	r3, r3
 8001c8e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001c90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c92:	fab3 f383 	clz	r3, r3
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d106      	bne.n	8001caa <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2102      	movs	r1, #2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fa43 	bl	8001130 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2103      	movs	r1, #3
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fa29 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10a      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x2f6>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2103      	movs	r1, #3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fa1e 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	0e9b      	lsrs	r3, r3, #26
 8001cd0:	f003 021f 	and.w	r2, r3, #31
 8001cd4:	e010      	b.n	8001cf8 <HAL_ADC_ConfigChannel+0x318>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2103      	movs	r1, #3
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fa13 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001cee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cf0:	fab3 f383 	clz	r3, r3
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d105      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x330>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	0e9b      	lsrs	r3, r3, #26
 8001d0a:	f003 031f 	and.w	r3, r3, #31
 8001d0e:	e00a      	b.n	8001d26 <HAL_ADC_ConfigChannel+0x346>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d18:	fa93 f3a3 	rbit	r3, r3
 8001d1c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8001d1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d106      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2103      	movs	r1, #3
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff f9fc 	bl	8001130 <LL_ADC_SetOffsetState>
    }
    while (hi2c->XferCount > 0U);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d19a      	bne.n	8001de0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f000 f974 	bl	800219c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e01a      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2220      	movs	r2, #32
 8001ec4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6859      	ldr	r1, [r3, #4]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <HAL_I2C_Mem_Read+0x230>)
 8001ed2:	400b      	ands	r3, r1
 8001ed4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	e000      	b.n	8001ef4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001ef2:	2302      	movs	r3, #2
  }
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	80002400 	.word	0x80002400
 8001f00:	fe00e800 	.word	0xfe00e800

08001f04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af02      	add	r7, sp, #8
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	4608      	mov	r0, r1
 8001f0e:	4611      	mov	r1, r2
 8001f10:	461a      	mov	r2, r3
 8001f12:	4603      	mov	r3, r0
 8001f14:	817b      	strh	r3, [r7, #10]
 8001f16:	460b      	mov	r3, r1
 8001f18:	813b      	strh	r3, [r7, #8]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	b2da      	uxtb	r2, r3
 8001f22:	8979      	ldrh	r1, [r7, #10]
 8001f24:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <I2C_RequestMemoryWrite+0xa4>)
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	f000 f9d7 	bl	80022e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f32:	69fa      	ldr	r2, [r7, #28]
 8001f34:	69b9      	ldr	r1, [r7, #24]
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	f000 f8f0 	bl	800211c <I2C_WaitOnTXISFlagUntilTimeout>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e02c      	b.n	8001fa0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f46:	88fb      	ldrh	r3, [r7, #6]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d105      	bne.n	8001f58 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f4c:	893b      	ldrh	r3, [r7, #8]
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	629a      	str	r2, [r3, #40]	; 0x28
 8001f56:	e015      	b.n	8001f84 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f58:	893b      	ldrh	r3, [r7, #8]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f66:	69fa      	ldr	r2, [r7, #28]
 8001f68:	69b9      	ldr	r1, [r7, #24]
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f000 f8d6 	bl	800211c <I2C_WaitOnTXISFlagUntilTimeout>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e012      	b.n	8001fa0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f7a:	893b      	ldrh	r3, [r7, #8]
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2180      	movs	r1, #128	; 0x80
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f000 f884 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	80002000 	.word	0x80002000

08001fac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	4608      	mov	r0, r1
 8001fb6:	4611      	mov	r1, r2
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4603      	mov	r3, r0
 8001fbc:	817b      	strh	r3, [r7, #10]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	813b      	strh	r3, [r7, #8]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	8979      	ldrh	r1, [r7, #10]
 8001fcc:	4b20      	ldr	r3, [pc, #128]	; (8002050 <I2C_RequestMemoryRead+0xa4>)
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f000 f984 	bl	80022e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fd8:	69fa      	ldr	r2, [r7, #28]
 8001fda:	69b9      	ldr	r1, [r7, #24]
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 f89d 	bl	800211c <I2C_WaitOnTXISFlagUntilTimeout>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e02c      	b.n	8002046 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001fec:	88fb      	ldrh	r3, [r7, #6]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d105      	bne.n	8001ffe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ff2:	893b      	ldrh	r3, [r7, #8]
 8001ff4:	b2da      	uxtb	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	629a      	str	r2, [r3, #40]	; 0x28
 8001ffc:	e015      	b.n	800202a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ffe:	893b      	ldrh	r3, [r7, #8]
 8002000:	0a1b      	lsrs	r3, r3, #8
 8002002:	b29b      	uxth	r3, r3
 8002004:	b2da      	uxtb	r2, r3
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800200c:	69fa      	ldr	r2, [r7, #28]
 800200e:	69b9      	ldr	r1, [r7, #24]
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f000 f883 	bl	800211c <I2C_WaitOnTXISFlagUntilTimeout>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e012      	b.n	8002046 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002020:	893b      	ldrh	r3, [r7, #8]
 8002022:	b2da      	uxtb	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	2200      	movs	r2, #0
 8002032:	2140      	movs	r1, #64	; 0x40
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f000 f831 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e000      	b.n	8002046 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	80002000 	.word	0x80002000

08002054 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b02      	cmp	r3, #2
 8002068:	d103      	bne.n	8002072 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2200      	movs	r2, #0
 8002070:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b01      	cmp	r3, #1
 800207e:	d007      	beq.n	8002090 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	699a      	ldr	r2, [r3, #24]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0201 	orr.w	r2, r2, #1
 800208e:	619a      	str	r2, [r3, #24]
  }
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	603b      	str	r3, [r7, #0]
 80020a8:	4613      	mov	r3, r2
 80020aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020ac:	e022      	b.n	80020f4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b4:	d01e      	beq.n	80020f4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020b6:	f7fe fee5 	bl	8000e84 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d302      	bcc.n	80020cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d113      	bne.n	80020f4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d0:	f043 0220 	orr.w	r2, r3, #32
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e00f      	b.n	8002114 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699a      	ldr	r2, [r3, #24]
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	4013      	ands	r3, r2
 80020fe:	68ba      	ldr	r2, [r7, #8]
 8002100:	429a      	cmp	r2, r3
 8002102:	bf0c      	ite	eq
 8002104:	2301      	moveq	r3, #1
 8002106:	2300      	movne	r3, #0
 8002108:	b2db      	uxtb	r3, r3
 800210a:	461a      	mov	r2, r3
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	429a      	cmp	r2, r3
 8002110:	d0cd      	beq.n	80020ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002128:	e02c      	b.n	8002184 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 f870 	bl	8002214 <I2C_IsAcknowledgeFailed>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e02a      	b.n	8002194 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002144:	d01e      	beq.n	8002184 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002146:	f7fe fe9d 	bl	8000e84 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	429a      	cmp	r2, r3
 8002154:	d302      	bcc.n	800215c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d113      	bne.n	8002184 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002160:	f043 0220 	orr.w	r2, r3, #32
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2220      	movs	r2, #32
 800216c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e007      	b.n	8002194 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b02      	cmp	r3, #2
 8002190:	d1cb      	bne.n	800212a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002192:	2300      	movs	r3, #0
}
 8002194:	4618      	mov	r0, r3
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021a8:	e028      	b.n	80021fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	68b9      	ldr	r1, [r7, #8]
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	f000 f830 	bl	8002214 <I2C_IsAcknowledgeFailed>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e026      	b.n	800220c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021be:	f7fe fe61 	bl	8000e84 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d302      	bcc.n	80021d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d113      	bne.n	80021fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d8:	f043 0220 	orr.w	r2, r3, #32
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2220      	movs	r2, #32
 80021e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e007      	b.n	800220c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	f003 0320 	and.w	r3, r3, #32
 8002206:	2b20      	cmp	r3, #32
 8002208:	d1cf      	bne.n	80021aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	f003 0310 	and.w	r3, r3, #16
 800222a:	2b10      	cmp	r3, #16
 800222c:	d151      	bne.n	80022d2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800222e:	e022      	b.n	8002276 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002236:	d01e      	beq.n	8002276 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002238:	f7fe fe24 	bl	8000e84 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	429a      	cmp	r2, r3
 8002246:	d302      	bcc.n	800224e <I2C_IsAcknowledgeFailed+0x3a>
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d113      	bne.n	8002276 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002252:	f043 0220 	orr.w	r2, r3, #32
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2220      	movs	r2, #32
 800225e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e02e      	b.n	80022d4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b20      	cmp	r3, #32
 8002282:	d1d5      	bne.n	8002230 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2210      	movs	r2, #16
 800228a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2220      	movs	r2, #32
 8002292:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f7ff fedd 	bl	8002054 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6859      	ldr	r1, [r3, #4]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b0d      	ldr	r3, [pc, #52]	; (80022dc <I2C_IsAcknowledgeFailed+0xc8>)
 80022a6:	400b      	ands	r3, r1
 80022a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	f043 0204 	orr.w	r2, r3, #4
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2220      	movs	r2, #32
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	fe00e800 	.word	0xfe00e800

080022e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	460b      	mov	r3, r1
 80022ec:	817b      	strh	r3, [r7, #10]
 80022ee:	4613      	mov	r3, r2
 80022f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	0d5b      	lsrs	r3, r3, #21
 80022fc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002300:	4b0d      	ldr	r3, [pc, #52]	; (8002338 <I2C_TransferConfig+0x58>)
 8002302:	430b      	orrs	r3, r1
 8002304:	43db      	mvns	r3, r3
 8002306:	ea02 0103 	and.w	r1, r2, r3
 800230a:	897b      	ldrh	r3, [r7, #10]
 800230c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002310:	7a7b      	ldrb	r3, [r7, #9]
 8002312:	041b      	lsls	r3, r3, #16
 8002314:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002318:	431a      	orrs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	431a      	orrs	r2, r3
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	431a      	orrs	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800232a:	bf00      	nop
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	03ff63ff 	.word	0x03ff63ff

0800233c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b20      	cmp	r3, #32
 8002350:	d138      	bne.n	80023c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800235c:	2302      	movs	r3, #2
 800235e:	e032      	b.n	80023c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2224      	movs	r2, #36	; 0x24
 800236c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f022 0201 	bic.w	r2, r2, #1
 800237e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800238e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6819      	ldr	r1, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	430a      	orrs	r2, r1
 800239e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023c0:	2300      	movs	r3, #0
 80023c2:	e000      	b.n	80023c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80023c4:	2302      	movs	r3, #2
  }
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
 80023da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b20      	cmp	r3, #32
 80023e6:	d139      	bne.n	800245c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d101      	bne.n	80023f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80023f2:	2302      	movs	r3, #2
 80023f4:	e033      	b.n	800245e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2224      	movs	r2, #36	; 0x24
 8002402:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0201 	bic.w	r2, r2, #1
 8002414:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002424:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	021b      	lsls	r3, r3, #8
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	4313      	orrs	r3, r2
 800242e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0201 	orr.w	r2, r2, #1
 8002446:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2220      	movs	r2, #32
 800244c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002458:	2300      	movs	r3, #0
 800245a:	e000      	b.n	800245e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800245c:	2302      	movs	r3, #2
  }
}
 800245e:	4618      	mov	r0, r3
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
	...

0800246c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e0af      	b.n	80025de <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d106      	bne.n	8002498 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f007 fffa 	bl	800a48c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2202      	movs	r2, #2
 800249c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f022 0201 	bic.w	r2, r2, #1
 80024ae:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80024b0:	2300      	movs	r3, #0
 80024b2:	617b      	str	r3, [r7, #20]
 80024b4:	e00a      	b.n	80024cc <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	3304      	adds	r3, #4
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4413      	add	r3, r2
 80024c2:	2200      	movs	r2, #0
 80024c4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	3301      	adds	r3, #1
 80024ca:	617b      	str	r3, [r7, #20]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	2b0f      	cmp	r3, #15
 80024d0:	d9f1      	bls.n	80024b6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 0204 	orr.w	r2, r2, #4
 80024e0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	4b3f      	ldr	r3, [pc, #252]	; (80025e8 <HAL_LCD_Init+0x17c>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	6851      	ldr	r1, [r2, #4]
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	6892      	ldr	r2, [r2, #8]
 80024f4:	4311      	orrs	r1, r2
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80024fa:	4311      	orrs	r1, r2
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002500:	4311      	orrs	r1, r2
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	69d2      	ldr	r2, [r2, #28]
 8002506:	4311      	orrs	r1, r2
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6a12      	ldr	r2, [r2, #32]
 800250c:	4311      	orrs	r1, r2
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	6992      	ldr	r2, [r2, #24]
 8002512:	4311      	orrs	r1, r2
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002518:	4311      	orrs	r1, r2
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	430b      	orrs	r3, r1
 8002520:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f94c 	bl	80027c0 <LCD_WaitForSynchro>
 8002528:	4603      	mov	r3, r0
 800252a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800252c:	7cfb      	ldrb	r3, [r7, #19]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_LCD_Init+0xca>
  {
    return status;
 8002532:	7cfb      	ldrb	r3, [r7, #19]
 8002534:	e053      	b.n	80025de <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68da      	ldr	r2, [r3, #12]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	431a      	orrs	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002554:	431a      	orrs	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 0201 	orr.w	r2, r2, #1
 800256c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800256e:	f7fe fc89 	bl	8000e84 <HAL_GetTick>
 8002572:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002574:	e00c      	b.n	8002590 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002576:	f7fe fc85 	bl	8000e84 <HAL_GetTick>
 800257a:	4602      	mov	r2, r0
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002584:	d904      	bls.n	8002590 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2208      	movs	r2, #8
 800258a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e026      	b.n	80025de <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b01      	cmp	r3, #1
 800259c:	d1eb      	bne.n	8002576 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800259e:	f7fe fc71 	bl	8000e84 <HAL_GetTick>
 80025a2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80025a4:	e00c      	b.n	80025c0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80025a6:	f7fe fc6d 	bl	8000e84 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025b4:	d904      	bls.n	80025c0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2210      	movs	r2, #16
 80025ba:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e00e      	b.n	80025de <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 0310 	and.w	r3, r3, #16
 80025ca:	2b10      	cmp	r3, #16
 80025cc:	d1eb      	bne.n	80025a6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80025dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3718      	adds	r7, #24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	fc00000e 	.word	0xfc00000e

080025ec <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
 80025f8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002600:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002602:	7dfb      	ldrb	r3, [r7, #23]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d002      	beq.n	800260e <HAL_LCD_Write+0x22>
 8002608:	7dfb      	ldrb	r3, [r7, #23]
 800260a:	2b02      	cmp	r3, #2
 800260c:	d144      	bne.n	8002698 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b01      	cmp	r3, #1
 8002618:	d12a      	bne.n	8002670 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_LCD_Write+0x3c>
 8002624:	2302      	movs	r3, #2
 8002626:	e038      	b.n	800269a <HAL_LCD_Write+0xae>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002638:	f7fe fc24 	bl	8000e84 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800263e:	e010      	b.n	8002662 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002640:	f7fe fc20 	bl	8000e84 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800264e:	d908      	bls.n	8002662 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2202      	movs	r2, #2
 8002654:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e01b      	b.n	800269a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b04      	cmp	r3, #4
 800266e:	d0e7      	beq.n	8002640 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	3304      	adds	r3, #4
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	401a      	ands	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6819      	ldr	r1, [r3, #0]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	431a      	orrs	r2, r3
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	3304      	adds	r3, #4
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002694:	2300      	movs	r3, #0
 8002696:	e000      	b.n	800269a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
  }
}
 800269a:	4618      	mov	r0, r3
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b086      	sub	sp, #24
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026b4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80026b6:	7cbb      	ldrb	r3, [r7, #18]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d002      	beq.n	80026c2 <HAL_LCD_Clear+0x20>
 80026bc:	7cbb      	ldrb	r3, [r7, #18]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d140      	bne.n	8002744 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_LCD_Clear+0x2e>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e03a      	b.n	8002746 <HAL_LCD_Clear+0xa4>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2202      	movs	r2, #2
 80026dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80026e0:	f7fe fbd0 	bl	8000e84 <HAL_GetTick>
 80026e4:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80026e6:	e010      	b.n	800270a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80026e8:	f7fe fbcc 	bl	8000e84 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026f6:	d908      	bls.n	800270a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e01d      	b.n	8002746 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 0304 	and.w	r3, r3, #4
 8002714:	2b04      	cmp	r3, #4
 8002716:	d0e7      	beq.n	80026e8 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]
 800271c:	e00a      	b.n	8002734 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	3304      	adds	r3, #4
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	2200      	movs	r2, #0
 800272c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	3301      	adds	r3, #1
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	2b0f      	cmp	r3, #15
 8002738:	d9f1      	bls.n	800271e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f807 	bl	800274e <HAL_LCD_UpdateDisplayRequest>
 8002740:	4603      	mov	r3, r0
 8002742:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8002744:	7cfb      	ldrb	r3, [r7, #19]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b084      	sub	sp, #16
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2208      	movs	r2, #8
 800275c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f042 0204 	orr.w	r2, r2, #4
 800276c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800276e:	f7fe fb89 	bl	8000e84 <HAL_GetTick>
 8002772:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002774:	e010      	b.n	8002798 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002776:	f7fe fb85 	bl	8000e84 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002784:	d908      	bls.n	8002798 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2204      	movs	r2, #4
 800278a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e00f      	b.n	80027b8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b08      	cmp	r3, #8
 80027a4:	d1e7      	bne.n	8002776 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80027c8:	f7fe fb5c 	bl	8000e84 <HAL_GetTick>
 80027cc:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80027ce:	e00c      	b.n	80027ea <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80027d0:	f7fe fb58 	bl	8000e84 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027de:	d904      	bls.n	80027ea <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e007      	b.n	80027fa <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 0320 	and.w	r3, r3, #32
 80027f4:	2b20      	cmp	r3, #32
 80027f6:	d1eb      	bne.n	80027d0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
	...

08002804 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002808:	4b04      	ldr	r3, [pc, #16]	; (800281c <HAL_PWREx_GetVoltageRange+0x18>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002810:	4618      	mov	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40007000 	.word	0x40007000

08002820 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800282e:	d130      	bne.n	8002892 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002830:	4b23      	ldr	r3, [pc, #140]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002838:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800283c:	d038      	beq.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800283e:	4b20      	ldr	r3, [pc, #128]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002846:	4a1e      	ldr	r2, [pc, #120]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002848:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800284c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800284e:	4b1d      	ldr	r3, [pc, #116]	; (80028c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2232      	movs	r2, #50	; 0x32
 8002854:	fb02 f303 	mul.w	r3, r2, r3
 8002858:	4a1b      	ldr	r2, [pc, #108]	; (80028c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800285a:	fba2 2303 	umull	r2, r3, r2, r3
 800285e:	0c9b      	lsrs	r3, r3, #18
 8002860:	3301      	adds	r3, #1
 8002862:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002864:	e002      	b.n	800286c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	3b01      	subs	r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800286c:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800286e:	695b      	ldr	r3, [r3, #20]
 8002870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002874:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002878:	d102      	bne.n	8002880 <HAL_PWREx_ControlVoltageScaling+0x60>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f2      	bne.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002880:	4b0f      	ldr	r3, [pc, #60]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002888:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800288c:	d110      	bne.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e00f      	b.n	80028b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002892:	4b0b      	ldr	r3, [pc, #44]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800289a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800289e:	d007      	beq.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028a0:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028a8:	4a05      	ldr	r2, [pc, #20]	; (80028c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40007000 	.word	0x40007000
 80028c4:	20000028 	.word	0x20000028
 80028c8:	431bde83 	.word	0x431bde83

080028cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e39d      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028de:	4ba4      	ldr	r3, [pc, #656]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028e8:	4ba1      	ldr	r3, [pc, #644]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 80e1 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d007      	beq.n	8002916 <HAL_RCC_OscConfig+0x4a>
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	2b0c      	cmp	r3, #12
 800290a:	f040 8088 	bne.w	8002a1e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	2b01      	cmp	r3, #1
 8002912:	f040 8084 	bne.w	8002a1e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002916:	4b96      	ldr	r3, [pc, #600]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d005      	beq.n	800292e <HAL_RCC_OscConfig+0x62>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e375      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1a      	ldr	r2, [r3, #32]
 8002932:	4b8f      	ldr	r3, [pc, #572]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	2b00      	cmp	r3, #0
 800293c:	d004      	beq.n	8002948 <HAL_RCC_OscConfig+0x7c>
 800293e:	4b8c      	ldr	r3, [pc, #560]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002946:	e005      	b.n	8002954 <HAL_RCC_OscConfig+0x88>
 8002948:	4b89      	ldr	r3, [pc, #548]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 800294a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002954:	4293      	cmp	r3, r2
 8002956:	d223      	bcs.n	80029a0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	4618      	mov	r0, r3
 800295e:	f000 fd09 	bl	8003374 <RCC_SetFlashLatencyFromMSIRange>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e356      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800296c:	4b80      	ldr	r3, [pc, #512]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a7f      	ldr	r2, [pc, #508]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002972:	f043 0308 	orr.w	r3, r3, #8
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	4b7d      	ldr	r3, [pc, #500]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a1b      	ldr	r3, [r3, #32]
 8002984:	497a      	ldr	r1, [pc, #488]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002986:	4313      	orrs	r3, r2
 8002988:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800298a:	4b79      	ldr	r3, [pc, #484]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	4975      	ldr	r1, [pc, #468]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 800299a:	4313      	orrs	r3, r2
 800299c:	604b      	str	r3, [r1, #4]
 800299e:	e022      	b.n	80029e6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029a0:	4b73      	ldr	r3, [pc, #460]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a72      	ldr	r2, [pc, #456]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80029a6:	f043 0308 	orr.w	r3, r3, #8
 80029aa:	6013      	str	r3, [r2, #0]
 80029ac:	4b70      	ldr	r3, [pc, #448]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	496d      	ldr	r1, [pc, #436]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029be:	4b6c      	ldr	r3, [pc, #432]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	4968      	ldr	r1, [pc, #416]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 fccc 	bl	8003374 <RCC_SetFlashLatencyFromMSIRange>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e319      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029e6:	f000 fc03 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 80029ea:	4601      	mov	r1, r0
 80029ec:	4b60      	ldr	r3, [pc, #384]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	091b      	lsrs	r3, r3, #4
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	4a5f      	ldr	r2, [pc, #380]	; (8002b74 <HAL_RCC_OscConfig+0x2a8>)
 80029f8:	5cd3      	ldrb	r3, [r2, r3]
 80029fa:	f003 031f 	and.w	r3, r3, #31
 80029fe:	fa21 f303 	lsr.w	r3, r1, r3
 8002a02:	4a5d      	ldr	r2, [pc, #372]	; (8002b78 <HAL_RCC_OscConfig+0x2ac>)
 8002a04:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a06:	4b5d      	ldr	r3, [pc, #372]	; (8002b7c <HAL_RCC_OscConfig+0x2b0>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fe f9ee 	bl	8000dec <HAL_InitTick>
 8002a10:	4603      	mov	r3, r0
 8002a12:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d052      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
 8002a1c:	e2fd      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d032      	beq.n	8002a8c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a26:	4b52      	ldr	r3, [pc, #328]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a51      	ldr	r2, [pc, #324]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a32:	f7fe fa27 	bl	8000e84 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a3a:	f7fe fa23 	bl	8000e84 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e2e6      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a4c:	4b48      	ldr	r3, [pc, #288]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0f0      	beq.n	8002a3a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a58:	4b45      	ldr	r3, [pc, #276]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a44      	ldr	r2, [pc, #272]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a5e:	f043 0308 	orr.w	r3, r3, #8
 8002a62:	6013      	str	r3, [r2, #0]
 8002a64:	4b42      	ldr	r3, [pc, #264]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	493f      	ldr	r1, [pc, #252]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a76:	4b3e      	ldr	r3, [pc, #248]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	021b      	lsls	r3, r3, #8
 8002a84:	493a      	ldr	r1, [pc, #232]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	604b      	str	r3, [r1, #4]
 8002a8a:	e01a      	b.n	8002ac2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a8c:	4b38      	ldr	r3, [pc, #224]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a37      	ldr	r2, [pc, #220]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a98:	f7fe f9f4 	bl	8000e84 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aa0:	f7fe f9f0 	bl	8000e84 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e2b3      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ab2:	4b2f      	ldr	r3, [pc, #188]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x1d4>
 8002abe:	e000      	b.n	8002ac2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ac0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d074      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	2b08      	cmp	r3, #8
 8002ad2:	d005      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x214>
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	2b0c      	cmp	r3, #12
 8002ad8:	d10e      	bne.n	8002af8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d10b      	bne.n	8002af8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae0:	4b23      	ldr	r3, [pc, #140]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d064      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x2ea>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d160      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e290      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b00:	d106      	bne.n	8002b10 <HAL_RCC_OscConfig+0x244>
 8002b02:	4b1b      	ldr	r3, [pc, #108]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a1a      	ldr	r2, [pc, #104]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b0c:	6013      	str	r3, [r2, #0]
 8002b0e:	e01d      	b.n	8002b4c <HAL_RCC_OscConfig+0x280>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b18:	d10c      	bne.n	8002b34 <HAL_RCC_OscConfig+0x268>
 8002b1a:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	4b12      	ldr	r3, [pc, #72]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a11      	ldr	r2, [pc, #68]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b30:	6013      	str	r3, [r2, #0]
 8002b32:	e00b      	b.n	8002b4c <HAL_RCC_OscConfig+0x280>
 8002b34:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a0d      	ldr	r2, [pc, #52]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	4b0b      	ldr	r3, [pc, #44]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a0a      	ldr	r2, [pc, #40]	; (8002b70 <HAL_RCC_OscConfig+0x2a4>)
 8002b46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d01c      	beq.n	8002b8e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b54:	f7fe f996 	bl	8000e84 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b5a:	e011      	b.n	8002b80 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b5c:	f7fe f992 	bl	8000e84 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b64      	cmp	r3, #100	; 0x64
 8002b68:	d90a      	bls.n	8002b80 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e255      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
 8002b6e:	bf00      	nop
 8002b70:	40021000 	.word	0x40021000
 8002b74:	0800dc50 	.word	0x0800dc50
 8002b78:	20000028 	.word	0x20000028
 8002b7c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b80:	4bae      	ldr	r3, [pc, #696]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0e7      	beq.n	8002b5c <HAL_RCC_OscConfig+0x290>
 8002b8c:	e014      	b.n	8002bb8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8e:	f7fe f979 	bl	8000e84 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b96:	f7fe f975 	bl	8000e84 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b64      	cmp	r3, #100	; 0x64
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e238      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ba8:	4ba4      	ldr	r3, [pc, #656]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1f0      	bne.n	8002b96 <HAL_RCC_OscConfig+0x2ca>
 8002bb4:	e000      	b.n	8002bb8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d060      	beq.n	8002c86 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d005      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x30a>
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	2b0c      	cmp	r3, #12
 8002bce:	d119      	bne.n	8002c04 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d116      	bne.n	8002c04 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bd6:	4b99      	ldr	r3, [pc, #612]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d005      	beq.n	8002bee <HAL_RCC_OscConfig+0x322>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e215      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bee:	4b93      	ldr	r3, [pc, #588]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	061b      	lsls	r3, r3, #24
 8002bfc:	498f      	ldr	r1, [pc, #572]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c02:	e040      	b.n	8002c86 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d023      	beq.n	8002c54 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c0c:	4b8b      	ldr	r3, [pc, #556]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a8a      	ldr	r2, [pc, #552]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c18:	f7fe f934 	bl	8000e84 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c20:	f7fe f930 	bl	8000e84 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e1f3      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c32:	4b82      	ldr	r3, [pc, #520]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f0      	beq.n	8002c20 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3e:	4b7f      	ldr	r3, [pc, #508]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	061b      	lsls	r3, r3, #24
 8002c4c:	497b      	ldr	r1, [pc, #492]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	604b      	str	r3, [r1, #4]
 8002c52:	e018      	b.n	8002c86 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c54:	4b79      	ldr	r3, [pc, #484]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a78      	ldr	r2, [pc, #480]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c60:	f7fe f910 	bl	8000e84 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c68:	f7fe f90c 	bl	8000e84 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e1cf      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c7a:	4b70      	ldr	r3, [pc, #448]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1f0      	bne.n	8002c68 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d03c      	beq.n	8002d0c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d01c      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c9a:	4b68      	ldr	r3, [pc, #416]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ca0:	4a66      	ldr	r2, [pc, #408]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002caa:	f7fe f8eb 	bl	8000e84 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb2:	f7fe f8e7 	bl	8000e84 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e1aa      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cc4:	4b5d      	ldr	r3, [pc, #372]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002cc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0ef      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x3e6>
 8002cd2:	e01b      	b.n	8002d0c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cd4:	4b59      	ldr	r3, [pc, #356]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cda:	4a58      	ldr	r2, [pc, #352]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002cdc:	f023 0301 	bic.w	r3, r3, #1
 8002ce0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce4:	f7fe f8ce 	bl	8000e84 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cec:	f7fe f8ca 	bl	8000e84 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e18d      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cfe:	4b4f      	ldr	r3, [pc, #316]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1ef      	bne.n	8002cec <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 80a5 	beq.w	8002e64 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d1e:	4b47      	ldr	r3, [pc, #284]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10d      	bne.n	8002d46 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d2a:	4b44      	ldr	r3, [pc, #272]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d2e:	4a43      	ldr	r2, [pc, #268]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d34:	6593      	str	r3, [r2, #88]	; 0x58
 8002d36:	4b41      	ldr	r3, [pc, #260]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d3e:	60bb      	str	r3, [r7, #8]
 8002d40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d42:	2301      	movs	r3, #1
 8002d44:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d46:	4b3e      	ldr	r3, [pc, #248]	; (8002e40 <HAL_RCC_OscConfig+0x574>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d118      	bne.n	8002d84 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d52:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <HAL_RCC_OscConfig+0x574>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a3a      	ldr	r2, [pc, #232]	; (8002e40 <HAL_RCC_OscConfig+0x574>)
 8002d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d5e:	f7fe f891 	bl	8000e84 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d66:	f7fe f88d 	bl	8000e84 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e150      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d78:	4b31      	ldr	r3, [pc, #196]	; (8002e40 <HAL_RCC_OscConfig+0x574>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f0      	beq.n	8002d66 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d108      	bne.n	8002d9e <HAL_RCC_OscConfig+0x4d2>
 8002d8c:	4b2b      	ldr	r3, [pc, #172]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d92:	4a2a      	ldr	r2, [pc, #168]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d9c:	e024      	b.n	8002de8 <HAL_RCC_OscConfig+0x51c>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b05      	cmp	r3, #5
 8002da4:	d110      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x4fc>
 8002da6:	4b25      	ldr	r3, [pc, #148]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dac:	4a23      	ldr	r2, [pc, #140]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002dae:	f043 0304 	orr.w	r3, r3, #4
 8002db2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002db6:	4b21      	ldr	r3, [pc, #132]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dbc:	4a1f      	ldr	r2, [pc, #124]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dc6:	e00f      	b.n	8002de8 <HAL_RCC_OscConfig+0x51c>
 8002dc8:	4b1c      	ldr	r3, [pc, #112]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dce:	4a1b      	ldr	r2, [pc, #108]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dd8:	4b18      	ldr	r3, [pc, #96]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dde:	4a17      	ldr	r2, [pc, #92]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002de0:	f023 0304 	bic.w	r3, r3, #4
 8002de4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d016      	beq.n	8002e1e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df0:	f7fe f848 	bl	8000e84 <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002df6:	e00a      	b.n	8002e0e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df8:	f7fe f844 	bl	8000e84 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e105      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e0e:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <HAL_RCC_OscConfig+0x570>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0ed      	beq.n	8002df8 <HAL_RCC_OscConfig+0x52c>
 8002e1c:	e019      	b.n	8002e52 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1e:	f7fe f831 	bl	8000e84 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e24:	e00e      	b.n	8002e44 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e26:	f7fe f82d 	bl	8000e84 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d905      	bls.n	8002e44 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e0ee      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e44:	4b77      	ldr	r3, [pc, #476]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1e9      	bne.n	8002e26 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e52:	7ffb      	ldrb	r3, [r7, #31]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d105      	bne.n	8002e64 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e58:	4b72      	ldr	r3, [pc, #456]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5c:	4a71      	ldr	r2, [pc, #452]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002e5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e62:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	f000 80d5 	beq.w	8003018 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	2b0c      	cmp	r3, #12
 8002e72:	f000 808e 	beq.w	8002f92 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d15b      	bne.n	8002f36 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e7e:	4b69      	ldr	r3, [pc, #420]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a68      	ldr	r2, [pc, #416]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002e84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8a:	f7fd fffb 	bl	8000e84 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e92:	f7fd fff7 	bl	8000e84 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e0ba      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ea4:	4b5f      	ldr	r3, [pc, #380]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f0      	bne.n	8002e92 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eb0:	4b5c      	ldr	r3, [pc, #368]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	4b5c      	ldr	r3, [pc, #368]	; (8003028 <HAL_RCC_OscConfig+0x75c>)
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ec0:	3a01      	subs	r2, #1
 8002ec2:	0112      	lsls	r2, r2, #4
 8002ec4:	4311      	orrs	r1, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002eca:	0212      	lsls	r2, r2, #8
 8002ecc:	4311      	orrs	r1, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ed2:	0852      	lsrs	r2, r2, #1
 8002ed4:	3a01      	subs	r2, #1
 8002ed6:	0552      	lsls	r2, r2, #21
 8002ed8:	4311      	orrs	r1, r2
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ede:	0852      	lsrs	r2, r2, #1
 8002ee0:	3a01      	subs	r2, #1
 8002ee2:	0652      	lsls	r2, r2, #25
 8002ee4:	4311      	orrs	r1, r2
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002eea:	0912      	lsrs	r2, r2, #4
 8002eec:	0452      	lsls	r2, r2, #17
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	494c      	ldr	r1, [pc, #304]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ef6:	4b4b      	ldr	r3, [pc, #300]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a4a      	ldr	r2, [pc, #296]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002efc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f00:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f02:	4b48      	ldr	r3, [pc, #288]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	4a47      	ldr	r2, [pc, #284]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f0c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0e:	f7fd ffb9 	bl	8000e84 <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f16:	f7fd ffb5 	bl	8000e84 <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e078      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f28:	4b3e      	ldr	r3, [pc, #248]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0f0      	beq.n	8002f16 <HAL_RCC_OscConfig+0x64a>
 8002f34:	e070      	b.n	8003018 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f36:	4b3b      	ldr	r3, [pc, #236]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a3a      	ldr	r2, [pc, #232]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f40:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002f42:	4b38      	ldr	r3, [pc, #224]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d105      	bne.n	8002f5a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002f4e:	4b35      	ldr	r3, [pc, #212]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	4a34      	ldr	r2, [pc, #208]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f54:	f023 0303 	bic.w	r3, r3, #3
 8002f58:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f5a:	4b32      	ldr	r3, [pc, #200]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	4a31      	ldr	r2, [pc, #196]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f60:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002f64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f68:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6a:	f7fd ff8b 	bl	8000e84 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f70:	e008      	b.n	8002f84 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f72:	f7fd ff87 	bl	8000e84 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e04a      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f84:	4b27      	ldr	r3, [pc, #156]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1f0      	bne.n	8002f72 <HAL_RCC_OscConfig+0x6a6>
 8002f90:	e042      	b.n	8003018 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d101      	bne.n	8002f9e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e03d      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8002f9e:	4b21      	ldr	r3, [pc, #132]	; (8003024 <HAL_RCC_OscConfig+0x758>)
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f003 0203 	and.w	r2, r3, #3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d130      	bne.n	8003014 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d127      	bne.n	8003014 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fce:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d11f      	bne.n	8003014 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fde:	2a07      	cmp	r2, #7
 8002fe0:	bf14      	ite	ne
 8002fe2:	2201      	movne	r2, #1
 8002fe4:	2200      	moveq	r2, #0
 8002fe6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d113      	bne.n	8003014 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff6:	085b      	lsrs	r3, r3, #1
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d109      	bne.n	8003014 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300a:	085b      	lsrs	r3, r3, #1
 800300c:	3b01      	subs	r3, #1
 800300e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003010:	429a      	cmp	r2, r3
 8003012:	d001      	beq.n	8003018 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3720      	adds	r7, #32
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40021000 	.word	0x40021000
 8003028:	f99d808c 	.word	0xf99d808c

0800302c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e0c8      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003040:	4b66      	ldr	r3, [pc, #408]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d910      	bls.n	8003070 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304e:	4b63      	ldr	r3, [pc, #396]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f023 0207 	bic.w	r2, r3, #7
 8003056:	4961      	ldr	r1, [pc, #388]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	4313      	orrs	r3, r2
 800305c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800305e:	4b5f      	ldr	r3, [pc, #380]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	683a      	ldr	r2, [r7, #0]
 8003068:	429a      	cmp	r2, r3
 800306a:	d001      	beq.n	8003070 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0b0      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d04c      	beq.n	8003116 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d107      	bne.n	8003094 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003084:	4b56      	ldr	r3, [pc, #344]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d121      	bne.n	80030d4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e09e      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	2b02      	cmp	r3, #2
 800309a:	d107      	bne.n	80030ac <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800309c:	4b50      	ldr	r3, [pc, #320]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d115      	bne.n	80030d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e092      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d107      	bne.n	80030c4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030b4:	4b4a      	ldr	r3, [pc, #296]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d109      	bne.n	80030d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e086      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030c4:	4b46      	ldr	r3, [pc, #280]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e07e      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030d4:	4b42      	ldr	r3, [pc, #264]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f023 0203 	bic.w	r2, r3, #3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	493f      	ldr	r1, [pc, #252]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030e6:	f7fd fecd 	bl	8000e84 <HAL_GetTick>
 80030ea:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ec:	e00a      	b.n	8003104 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ee:	f7fd fec9 	bl	8000e84 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e066      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003104:	4b36      	ldr	r3, [pc, #216]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 020c 	and.w	r2, r3, #12
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	429a      	cmp	r2, r3
 8003114:	d1eb      	bne.n	80030ee <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d008      	beq.n	8003134 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003122:	4b2f      	ldr	r3, [pc, #188]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	492c      	ldr	r1, [pc, #176]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 8003130:	4313      	orrs	r3, r2
 8003132:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003134:	4b29      	ldr	r3, [pc, #164]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0307 	and.w	r3, r3, #7
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	429a      	cmp	r2, r3
 8003140:	d210      	bcs.n	8003164 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003142:	4b26      	ldr	r3, [pc, #152]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f023 0207 	bic.w	r2, r3, #7
 800314a:	4924      	ldr	r1, [pc, #144]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	4313      	orrs	r3, r2
 8003150:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003152:	4b22      	ldr	r3, [pc, #136]	; (80031dc <HAL_RCC_ClockConfig+0x1b0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0307 	and.w	r3, r3, #7
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	429a      	cmp	r2, r3
 800315e:	d001      	beq.n	8003164 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e036      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0304 	and.w	r3, r3, #4
 800316c:	2b00      	cmp	r3, #0
 800316e:	d008      	beq.n	8003182 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003170:	4b1b      	ldr	r3, [pc, #108]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	4918      	ldr	r1, [pc, #96]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 800317e:	4313      	orrs	r3, r2
 8003180:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b00      	cmp	r3, #0
 800318c:	d009      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800318e:	4b14      	ldr	r3, [pc, #80]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	4910      	ldr	r1, [pc, #64]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031a2:	f000 f825 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 80031a6:	4601      	mov	r1, r0
 80031a8:	4b0d      	ldr	r3, [pc, #52]	; (80031e0 <HAL_RCC_ClockConfig+0x1b4>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	091b      	lsrs	r3, r3, #4
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	4a0c      	ldr	r2, [pc, #48]	; (80031e4 <HAL_RCC_ClockConfig+0x1b8>)
 80031b4:	5cd3      	ldrb	r3, [r2, r3]
 80031b6:	f003 031f 	and.w	r3, r3, #31
 80031ba:	fa21 f303 	lsr.w	r3, r1, r3
 80031be:	4a0a      	ldr	r2, [pc, #40]	; (80031e8 <HAL_RCC_ClockConfig+0x1bc>)
 80031c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031c2:	4b0a      	ldr	r3, [pc, #40]	; (80031ec <HAL_RCC_ClockConfig+0x1c0>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fd fe10 	bl	8000dec <HAL_InitTick>
 80031cc:	4603      	mov	r3, r0
 80031ce:	72fb      	strb	r3, [r7, #11]

  return status;
 80031d0:	7afb      	ldrb	r3, [r7, #11]
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	40022000 	.word	0x40022000
 80031e0:	40021000 	.word	0x40021000
 80031e4:	0800dc50 	.word	0x0800dc50
 80031e8:	20000028 	.word	0x20000028
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b089      	sub	sp, #36	; 0x24
 80031f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	61fb      	str	r3, [r7, #28]
 80031fa:	2300      	movs	r3, #0
 80031fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031fe:	4b3d      	ldr	r3, [pc, #244]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003208:	4b3a      	ldr	r3, [pc, #232]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d005      	beq.n	8003224 <HAL_RCC_GetSysClockFreq+0x34>
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	2b0c      	cmp	r3, #12
 800321c:	d121      	bne.n	8003262 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d11e      	bne.n	8003262 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003224:	4b33      	ldr	r3, [pc, #204]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0308 	and.w	r3, r3, #8
 800322c:	2b00      	cmp	r3, #0
 800322e:	d107      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003230:	4b30      	ldr	r3, [pc, #192]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003232:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003236:	0a1b      	lsrs	r3, r3, #8
 8003238:	f003 030f 	and.w	r3, r3, #15
 800323c:	61fb      	str	r3, [r7, #28]
 800323e:	e005      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003240:	4b2c      	ldr	r3, [pc, #176]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	091b      	lsrs	r3, r3, #4
 8003246:	f003 030f 	and.w	r3, r3, #15
 800324a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800324c:	4a2a      	ldr	r2, [pc, #168]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003254:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10d      	bne.n	8003278 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003260:	e00a      	b.n	8003278 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	2b04      	cmp	r3, #4
 8003266:	d102      	bne.n	800326e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003268:	4b24      	ldr	r3, [pc, #144]	; (80032fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800326a:	61bb      	str	r3, [r7, #24]
 800326c:	e004      	b.n	8003278 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b08      	cmp	r3, #8
 8003272:	d101      	bne.n	8003278 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003274:	4b22      	ldr	r3, [pc, #136]	; (8003300 <HAL_RCC_GetSysClockFreq+0x110>)
 8003276:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	2b0c      	cmp	r3, #12
 800327c:	d133      	bne.n	80032e6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800327e:	4b1d      	ldr	r3, [pc, #116]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d002      	beq.n	8003294 <HAL_RCC_GetSysClockFreq+0xa4>
 800328e:	2b03      	cmp	r3, #3
 8003290:	d003      	beq.n	800329a <HAL_RCC_GetSysClockFreq+0xaa>
 8003292:	e005      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003294:	4b19      	ldr	r3, [pc, #100]	; (80032fc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003296:	617b      	str	r3, [r7, #20]
      break;
 8003298:	e005      	b.n	80032a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800329a:	4b19      	ldr	r3, [pc, #100]	; (8003300 <HAL_RCC_GetSysClockFreq+0x110>)
 800329c:	617b      	str	r3, [r7, #20]
      break;
 800329e:	e002      	b.n	80032a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	617b      	str	r3, [r7, #20]
      break;
 80032a4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032a6:	4b13      	ldr	r3, [pc, #76]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	091b      	lsrs	r3, r3, #4
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	3301      	adds	r3, #1
 80032b2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032b4:	4b0f      	ldr	r3, [pc, #60]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	0a1b      	lsrs	r3, r3, #8
 80032ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	fb02 f203 	mul.w	r2, r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ca:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032cc:	4b09      	ldr	r3, [pc, #36]	; (80032f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	0e5b      	lsrs	r3, r3, #25
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	3301      	adds	r3, #1
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032e6:	69bb      	ldr	r3, [r7, #24]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3724      	adds	r7, #36	; 0x24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	40021000 	.word	0x40021000
 80032f8:	0800dc68 	.word	0x0800dc68
 80032fc:	00f42400 	.word	0x00f42400
 8003300:	007a1200 	.word	0x007a1200

08003304 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003308:	4b03      	ldr	r3, [pc, #12]	; (8003318 <HAL_RCC_GetHCLKFreq+0x14>)
 800330a:	681b      	ldr	r3, [r3, #0]
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20000028 	.word	0x20000028

0800331c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003320:	f7ff fff0 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 8003324:	4601      	mov	r1, r0
 8003326:	4b06      	ldr	r3, [pc, #24]	; (8003340 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	0a1b      	lsrs	r3, r3, #8
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	4a04      	ldr	r2, [pc, #16]	; (8003344 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003332:	5cd3      	ldrb	r3, [r2, r3]
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	fa21 f303 	lsr.w	r3, r1, r3
}
 800333c:	4618      	mov	r0, r3
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40021000 	.word	0x40021000
 8003344:	0800dc60 	.word	0x0800dc60

08003348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800334c:	f7ff ffda 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 8003350:	4601      	mov	r1, r0
 8003352:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	0adb      	lsrs	r3, r3, #11
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	4a04      	ldr	r2, [pc, #16]	; (8003370 <HAL_RCC_GetPCLK2Freq+0x28>)
 800335e:	5cd3      	ldrb	r3, [r2, r3]
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003368:	4618      	mov	r0, r3
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40021000 	.word	0x40021000
 8003370:	0800dc60 	.word	0x0800dc60

08003374 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800337c:	2300      	movs	r3, #0
 800337e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003380:	4b2a      	ldr	r3, [pc, #168]	; (800342c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800338c:	f7ff fa3a 	bl	8002804 <HAL_PWREx_GetVoltageRange>
 8003390:	6178      	str	r0, [r7, #20]
 8003392:	e014      	b.n	80033be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003394:	4b25      	ldr	r3, [pc, #148]	; (800342c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003398:	4a24      	ldr	r2, [pc, #144]	; (800342c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800339a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800339e:	6593      	str	r3, [r2, #88]	; 0x58
 80033a0:	4b22      	ldr	r3, [pc, #136]	; (800342c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033ac:	f7ff fa2a 	bl	8002804 <HAL_PWREx_GetVoltageRange>
 80033b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033b2:	4b1e      	ldr	r3, [pc, #120]	; (800342c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b6:	4a1d      	ldr	r2, [pc, #116]	; (800342c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033bc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033c4:	d10b      	bne.n	80033de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b80      	cmp	r3, #128	; 0x80
 80033ca:	d919      	bls.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2ba0      	cmp	r3, #160	; 0xa0
 80033d0:	d902      	bls.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033d2:	2302      	movs	r3, #2
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	e013      	b.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033d8:	2301      	movs	r3, #1
 80033da:	613b      	str	r3, [r7, #16]
 80033dc:	e010      	b.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b80      	cmp	r3, #128	; 0x80
 80033e2:	d902      	bls.n	80033ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80033e4:	2303      	movs	r3, #3
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	e00a      	b.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b80      	cmp	r3, #128	; 0x80
 80033ee:	d102      	bne.n	80033f6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033f0:	2302      	movs	r3, #2
 80033f2:	613b      	str	r3, [r7, #16]
 80033f4:	e004      	b.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b70      	cmp	r3, #112	; 0x70
 80033fa:	d101      	bne.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033fc:	2301      	movs	r3, #1
 80033fe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003400:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f023 0207 	bic.w	r2, r3, #7
 8003408:	4909      	ldr	r1, [pc, #36]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003410:	4b07      	ldr	r3, [pc, #28]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	429a      	cmp	r2, r3
 800341c:	d001      	beq.n	8003422 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3718      	adds	r7, #24
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40021000 	.word	0x40021000
 8003430:	40022000 	.word	0x40022000

08003434 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800343c:	2300      	movs	r3, #0
 800343e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003440:	2300      	movs	r3, #0
 8003442:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800344c:	2b00      	cmp	r3, #0
 800344e:	d03f      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003454:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003458:	d01c      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800345a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800345e:	d802      	bhi.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00e      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003464:	e01f      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003466:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800346a:	d003      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800346c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003470:	d01c      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003472:	e018      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003474:	4b85      	ldr	r3, [pc, #532]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	4a84      	ldr	r2, [pc, #528]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800347a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800347e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003480:	e015      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	3304      	adds	r3, #4
 8003486:	2100      	movs	r1, #0
 8003488:	4618      	mov	r0, r3
 800348a:	f000 fab9 	bl	8003a00 <RCCEx_PLLSAI1_Config>
 800348e:	4603      	mov	r3, r0
 8003490:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003492:	e00c      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	3320      	adds	r3, #32
 8003498:	2100      	movs	r1, #0
 800349a:	4618      	mov	r0, r3
 800349c:	f000 fba0 	bl	8003be0 <RCCEx_PLLSAI2_Config>
 80034a0:	4603      	mov	r3, r0
 80034a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034a4:	e003      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	74fb      	strb	r3, [r7, #19]
      break;
 80034aa:	e000      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80034ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034ae:	7cfb      	ldrb	r3, [r7, #19]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d10b      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034b4:	4b75      	ldr	r3, [pc, #468]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80034b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034c2:	4972      	ldr	r1, [pc, #456]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034ca:	e001      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034cc:	7cfb      	ldrb	r3, [r7, #19]
 80034ce:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d03f      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034e4:	d01c      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80034e6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034ea:	d802      	bhi.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00e      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xda>
 80034f0:	e01f      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80034f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034f6:	d003      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80034f8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80034fc:	d01c      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80034fe:	e018      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003500:	4b62      	ldr	r3, [pc, #392]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4a61      	ldr	r2, [pc, #388]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003506:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800350a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800350c:	e015      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	3304      	adds	r3, #4
 8003512:	2100      	movs	r1, #0
 8003514:	4618      	mov	r0, r3
 8003516:	f000 fa73 	bl	8003a00 <RCCEx_PLLSAI1_Config>
 800351a:	4603      	mov	r3, r0
 800351c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800351e:	e00c      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3320      	adds	r3, #32
 8003524:	2100      	movs	r1, #0
 8003526:	4618      	mov	r0, r3
 8003528:	f000 fb5a 	bl	8003be0 <RCCEx_PLLSAI2_Config>
 800352c:	4603      	mov	r3, r0
 800352e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003530:	e003      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	74fb      	strb	r3, [r7, #19]
      break;
 8003536:	e000      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003538:	bf00      	nop
    }

    if(ret == HAL_OK)
 800353a:	7cfb      	ldrb	r3, [r7, #19]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10b      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003540:	4b52      	ldr	r3, [pc, #328]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003546:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800354e:	494f      	ldr	r1, [pc, #316]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003550:	4313      	orrs	r3, r2
 8003552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003556:	e001      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003558:	7cfb      	ldrb	r3, [r7, #19]
 800355a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 80a0 	beq.w	80036aa <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800356a:	2300      	movs	r3, #0
 800356c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800356e:	4b47      	ldr	r3, [pc, #284]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800357e:	2300      	movs	r3, #0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00d      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003584:	4b41      	ldr	r3, [pc, #260]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003588:	4a40      	ldr	r2, [pc, #256]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800358a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800358e:	6593      	str	r3, [r2, #88]	; 0x58
 8003590:	4b3e      	ldr	r3, [pc, #248]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003594:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003598:	60bb      	str	r3, [r7, #8]
 800359a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800359c:	2301      	movs	r3, #1
 800359e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035a0:	4b3b      	ldr	r3, [pc, #236]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a3a      	ldr	r2, [pc, #232]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80035a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035ac:	f7fd fc6a 	bl	8000e84 <HAL_GetTick>
 80035b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035b2:	e009      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b4:	f7fd fc66 	bl	8000e84 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d902      	bls.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	74fb      	strb	r3, [r7, #19]
        break;
 80035c6:	e005      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035c8:	4b31      	ldr	r3, [pc, #196]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0ef      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80035d4:	7cfb      	ldrb	r3, [r7, #19]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d15c      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035da:	4b2c      	ldr	r3, [pc, #176]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80035dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01f      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d019      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035f8:	4b24      	ldr	r3, [pc, #144]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80035fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003602:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003604:	4b21      	ldr	r3, [pc, #132]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800360a:	4a20      	ldr	r2, [pc, #128]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800360c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003610:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003614:	4b1d      	ldr	r3, [pc, #116]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361a:	4a1c      	ldr	r2, [pc, #112]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800361c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003624:	4a19      	ldr	r2, [pc, #100]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d016      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003636:	f7fd fc25 	bl	8000e84 <HAL_GetTick>
 800363a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800363c:	e00b      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800363e:	f7fd fc21 	bl	8000e84 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	f241 3288 	movw	r2, #5000	; 0x1388
 800364c:	4293      	cmp	r3, r2
 800364e:	d902      	bls.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	74fb      	strb	r3, [r7, #19]
            break;
 8003654:	e006      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0ec      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003664:	7cfb      	ldrb	r3, [r7, #19]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10c      	bne.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800366a:	4b08      	ldr	r3, [pc, #32]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800366c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003670:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800367a:	4904      	ldr	r1, [pc, #16]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800367c:	4313      	orrs	r3, r2
 800367e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003682:	e009      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003684:	7cfb      	ldrb	r3, [r7, #19]
 8003686:	74bb      	strb	r3, [r7, #18]
 8003688:	e006      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800368a:	bf00      	nop
 800368c:	40021000 	.word	0x40021000
 8003690:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003694:	7cfb      	ldrb	r3, [r7, #19]
 8003696:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003698:	7c7b      	ldrb	r3, [r7, #17]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d105      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800369e:	4b9e      	ldr	r3, [pc, #632]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a2:	4a9d      	ldr	r2, [pc, #628]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00a      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036b6:	4b98      	ldr	r3, [pc, #608]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036bc:	f023 0203 	bic.w	r2, r3, #3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c4:	4994      	ldr	r1, [pc, #592]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00a      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036d8:	4b8f      	ldr	r3, [pc, #572]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036de:	f023 020c 	bic.w	r2, r3, #12
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036e6:	498c      	ldr	r1, [pc, #560]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0304 	and.w	r3, r3, #4
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00a      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036fa:	4b87      	ldr	r3, [pc, #540]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003700:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003708:	4983      	ldr	r1, [pc, #524]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800370a:	4313      	orrs	r3, r2
 800370c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00a      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800371c:	4b7e      	ldr	r3, [pc, #504]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003722:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372a:	497b      	ldr	r1, [pc, #492]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0310 	and.w	r3, r3, #16
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00a      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800373e:	4b76      	ldr	r3, [pc, #472]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003744:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800374c:	4972      	ldr	r1, [pc, #456]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800374e:	4313      	orrs	r3, r2
 8003750:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0320 	and.w	r3, r3, #32
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00a      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003760:	4b6d      	ldr	r3, [pc, #436]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003766:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800376e:	496a      	ldr	r1, [pc, #424]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003770:	4313      	orrs	r3, r2
 8003772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00a      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003782:	4b65      	ldr	r3, [pc, #404]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003788:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003790:	4961      	ldr	r1, [pc, #388]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003792:	4313      	orrs	r3, r2
 8003794:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00a      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037a4:	4b5c      	ldr	r3, [pc, #368]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80037a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037b2:	4959      	ldr	r1, [pc, #356]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037c6:	4b54      	ldr	r3, [pc, #336]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80037c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037d4:	4950      	ldr	r1, [pc, #320]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00a      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037e8:	4b4b      	ldr	r3, [pc, #300]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80037ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f6:	4948      	ldr	r1, [pc, #288]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00a      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800380a:	4b43      	ldr	r3, [pc, #268]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800380c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003810:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003818:	493f      	ldr	r1, [pc, #252]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800381a:	4313      	orrs	r3, r2
 800381c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d028      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800382c:	4b3a      	ldr	r3, [pc, #232]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800382e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003832:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800383a:	4937      	ldr	r1, [pc, #220]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800383c:	4313      	orrs	r3, r2
 800383e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003846:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800384a:	d106      	bne.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800384c:	4b32      	ldr	r3, [pc, #200]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	4a31      	ldr	r2, [pc, #196]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003856:	60d3      	str	r3, [r2, #12]
 8003858:	e011      	b.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800385e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003862:	d10c      	bne.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	3304      	adds	r3, #4
 8003868:	2101      	movs	r1, #1
 800386a:	4618      	mov	r0, r3
 800386c:	f000 f8c8 	bl	8003a00 <RCCEx_PLLSAI1_Config>
 8003870:	4603      	mov	r3, r0
 8003872:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003874:	7cfb      	ldrb	r3, [r7, #19]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800387a:	7cfb      	ldrb	r3, [r7, #19]
 800387c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d028      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800388a:	4b23      	ldr	r3, [pc, #140]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800388c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003890:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003898:	491f      	ldr	r1, [pc, #124]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038a8:	d106      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038aa:	4b1b      	ldr	r3, [pc, #108]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	4a1a      	ldr	r2, [pc, #104]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80038b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038b4:	60d3      	str	r3, [r2, #12]
 80038b6:	e011      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038c0:	d10c      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	3304      	adds	r3, #4
 80038c6:	2101      	movs	r1, #1
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 f899 	bl	8003a00 <RCCEx_PLLSAI1_Config>
 80038ce:	4603      	mov	r3, r0
 80038d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038d2:	7cfb      	ldrb	r3, [r7, #19]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80038d8:	7cfb      	ldrb	r3, [r7, #19]
 80038da:	74bb      	strb	r3, [r7, #18]
  }
}
 8002a0a:	e007      	b.n	8002a1c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	60da      	str	r2, [r3, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d02b      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038e8:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80038ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038f6:	4908      	ldr	r1, [pc, #32]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003902:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003906:	d109      	bne.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003908:	4b03      	ldr	r3, [pc, #12]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	4a02      	ldr	r2, [pc, #8]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800390e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003912:	60d3      	str	r3, [r2, #12]
 8003914:	e014      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003916:	bf00      	nop
 8003918:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003920:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003924:	d10c      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3304      	adds	r3, #4
 800392a:	2101      	movs	r1, #1
 800392c:	4618      	mov	r0, r3
 800392e:	f000 f867 	bl	8003a00 <RCCEx_PLLSAI1_Config>
 8003932:	4603      	mov	r3, r0
 8003934:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003936:	7cfb      	ldrb	r3, [r7, #19]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800393c:	7cfb      	ldrb	r3, [r7, #19]
 800393e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d02f      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800394c:	4b2b      	ldr	r3, [pc, #172]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800394e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003952:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800395a:	4928      	ldr	r1, [pc, #160]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800395c:	4313      	orrs	r3, r2
 800395e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003966:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800396a:	d10d      	bne.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3304      	adds	r3, #4
 8003970:	2102      	movs	r1, #2
 8003972:	4618      	mov	r0, r3
 8003974:	f000 f844 	bl	8003a00 <RCCEx_PLLSAI1_Config>
 8003978:	4603      	mov	r3, r0
 800397a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800397c:	7cfb      	ldrb	r3, [r7, #19]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d014      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003982:	7cfb      	ldrb	r3, [r7, #19]
 8003984:	74bb      	strb	r3, [r7, #18]
 8003986:	e011      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800398c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003990:	d10c      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	3320      	adds	r3, #32
 8003996:	2102      	movs	r1, #2
 8003998:	4618      	mov	r0, r3
 800399a:	f000 f921 	bl	8003be0 <RCCEx_PLLSAI2_Config>
 800399e:	4603      	mov	r3, r0
 80039a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039a2:	7cfb      	ldrb	r3, [r7, #19]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d001      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80039a8:	7cfb      	ldrb	r3, [r7, #19]
 80039aa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00a      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80039b8:	4b10      	ldr	r3, [pc, #64]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039be:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039c6:	490d      	ldr	r1, [pc, #52]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00b      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039da:	4b08      	ldr	r3, [pc, #32]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039ea:	4904      	ldr	r1, [pc, #16]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80039f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40021000 	.word	0x40021000

08003a00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a0e:	4b73      	ldr	r3, [pc, #460]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d018      	beq.n	8003a4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a1a:	4b70      	ldr	r3, [pc, #448]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f003 0203 	and.w	r2, r3, #3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d10d      	bne.n	8003a46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d009      	beq.n	8003a46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003a32:	4b6a      	ldr	r3, [pc, #424]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	091b      	lsrs	r3, r3, #4
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
       ||
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d044      	beq.n	8003ad0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	73fb      	strb	r3, [r7, #15]
 8003a4a:	e041      	b.n	8003ad0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d00c      	beq.n	8003a6e <RCCEx_PLLSAI1_Config+0x6e>
 8003a54:	2b03      	cmp	r3, #3
 8003a56:	d013      	beq.n	8003a80 <RCCEx_PLLSAI1_Config+0x80>
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d120      	bne.n	8003a9e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a5c:	4b5f      	ldr	r3, [pc, #380]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0302 	and.w	r3, r3, #2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d11d      	bne.n	8003aa4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a6c:	e01a      	b.n	8003aa4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a6e:	4b5b      	ldr	r3, [pc, #364]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d116      	bne.n	8003aa8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a7e:	e013      	b.n	8003aa8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a80:	4b56      	ldr	r3, [pc, #344]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10f      	bne.n	8003aac <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a8c:	4b53      	ldr	r3, [pc, #332]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d109      	bne.n	8003aac <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a9c:	e006      	b.n	8003aac <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	73fb      	strb	r3, [r7, #15]
      break;
 8003aa2:	e004      	b.n	8003aae <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003aa4:	bf00      	nop
 8003aa6:	e002      	b.n	8003aae <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003aa8:	bf00      	nop
 8003aaa:	e000      	b.n	8003aae <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003aac:	bf00      	nop
    }

    if(status == HAL_OK)
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10d      	bne.n	8003ad0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ab4:	4b49      	ldr	r3, [pc, #292]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6819      	ldr	r1, [r3, #0]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	3b01      	subs	r3, #1
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	4944      	ldr	r1, [pc, #272]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	60cb      	str	r3, [r1, #12]
#endif
    }
  }
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	fe00e800 	.word	0xfe00e800

080030f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b088      	sub	sp, #32
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	4608      	mov	r0, r1
 80030fa:	4611      	mov	r1, r2
 80030fc:	461a      	mov	r2, r3
 80030fe:	4603      	mov	r3, r0
 8003100:	817b      	strh	r3, [r7, #10]
 8003102:	460b      	mov	r3, r1
 8003104:	813b      	strh	r3, [r7, #8]
 8003106:	4613      	mov	r3, r2
 8003108:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  if(status == HAL_OK)
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d17d      	bne.n	8003bd2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ad6:	4b41      	ldr	r3, [pc, #260]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a40      	ldr	r2, [pc, #256]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003adc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ae0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae2:	f7fd f9cf 	bl	8000e84 <HAL_GetTick>
 8003ae6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ae8:	e009      	b.n	8003afe <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003aea:	f7fd f9cb 	bl	8000e84 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d902      	bls.n	8003afe <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	73fb      	strb	r3, [r7, #15]
        break;
 8003afc:	e005      	b.n	8003b0a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003afe:	4b37      	ldr	r3, [pc, #220]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1ef      	bne.n	8003aea <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d160      	bne.n	8003bd2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d111      	bne.n	8003b3a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b16:	4b31      	ldr	r3, [pc, #196]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6892      	ldr	r2, [r2, #8]
 8003b26:	0211      	lsls	r1, r2, #8
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	68d2      	ldr	r2, [r2, #12]
 8003b2c:	0912      	lsrs	r2, r2, #4
 8003b2e:	0452      	lsls	r2, r2, #17
 8003b30:	430a      	orrs	r2, r1
 8003b32:	492a      	ldr	r1, [pc, #168]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	610b      	str	r3, [r1, #16]
 8003b38:	e027      	b.n	8003b8a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d112      	bne.n	8003b66 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b40:	4b26      	ldr	r3, [pc, #152]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003b48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6892      	ldr	r2, [r2, #8]
 8003b50:	0211      	lsls	r1, r2, #8
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6912      	ldr	r2, [r2, #16]
 8003b56:	0852      	lsrs	r2, r2, #1
 8003b58:	3a01      	subs	r2, #1
 8003b5a:	0552      	lsls	r2, r2, #21
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	491f      	ldr	r1, [pc, #124]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	610b      	str	r3, [r1, #16]
 8003b64:	e011      	b.n	8003b8a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b66:	4b1d      	ldr	r3, [pc, #116]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b6e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6892      	ldr	r2, [r2, #8]
 8003b76:	0211      	lsls	r1, r2, #8
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6952      	ldr	r2, [r2, #20]
 8003b7c:	0852      	lsrs	r2, r2, #1
 8003b7e:	3a01      	subs	r2, #1
 8003b80:	0652      	lsls	r2, r2, #25
 8003b82:	430a      	orrs	r2, r1
 8003b84:	4915      	ldr	r1, [pc, #84]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b8a:	4b14      	ldr	r3, [pc, #80]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a13      	ldr	r2, [pc, #76]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b94:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b96:	f7fd f975 	bl	8000e84 <HAL_GetTick>
 8003b9a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b9c:	e009      	b.n	8003bb2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b9e:	f7fd f971 	bl	8000e84 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d902      	bls.n	8003bb2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	73fb      	strb	r3, [r7, #15]
          break;
 8003bb0:	e005      	b.n	8003bbe <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bb2:	4b0a      	ldr	r3, [pc, #40]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0ef      	beq.n	8003b9e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003bbe:	7bfb      	ldrb	r3, [r7, #15]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d106      	bne.n	8003bd2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003bc4:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003bc6:	691a      	ldr	r2, [r3, #16]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	4903      	ldr	r1, [pc, #12]	; (8003bdc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40021000 	.word	0x40021000

08003be0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bee:	4b68      	ldr	r3, [pc, #416]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d018      	beq.n	8003c2c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003bfa:	4b65      	ldr	r3, [pc, #404]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	f003 0203 	and.w	r2, r3, #3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d10d      	bne.n	8003c26 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
       ||
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d009      	beq.n	8003c26 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003c12:	4b5f      	ldr	r3, [pc, #380]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
       ||
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d044      	beq.n	8003cb0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
 8003c2a:	e041      	b.n	8003cb0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d00c      	beq.n	8003c4e <RCCEx_PLLSAI2_Config+0x6e>
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d013      	beq.n	8003c60 <RCCEx_PLLSAI2_Config+0x80>
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d120      	bne.n	8003c7e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c3c:	4b54      	ldr	r3, [pc, #336]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d11d      	bne.n	8003c84 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c4c:	e01a      	b.n	8003c84 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c4e:	4b50      	ldr	r3, [pc, #320]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d116      	bne.n	8003c88 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c5e:	e013      	b.n	8003c88 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c60:	4b4b      	ldr	r3, [pc, #300]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d10f      	bne.n	8003c8c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c6c:	4b48      	ldr	r3, [pc, #288]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d109      	bne.n	8003c8c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c7c:	e006      	b.n	8003c8c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	73fb      	strb	r3, [r7, #15]
      break;
 8003c82:	e004      	b.n	8003c8e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003c84:	bf00      	nop
 8003c86:	e002      	b.n	8003c8e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003c88:	bf00      	nop
 8003c8a:	e000      	b.n	8003c8e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003c8c:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10d      	bne.n	8003cb0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c94:	4b3e      	ldr	r3, [pc, #248]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6819      	ldr	r1, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	430b      	orrs	r3, r1
 8003caa:	4939      	ldr	r1, [pc, #228]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003cb0:	7bfb      	ldrb	r3, [r7, #15]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d167      	bne.n	8003d86 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003cb6:	4b36      	ldr	r3, [pc, #216]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a35      	ldr	r2, [pc, #212]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003cbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cc2:	f7fd f8df 	bl	8000e84 <HAL_GetTick>
 8003cc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cc8:	e009      	b.n	8003cde <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cca:	f7fd f8db 	bl	8000e84 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d902      	bls.n	8003cde <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	73fb      	strb	r3, [r7, #15]
        break;
 8003cdc:	e005      	b.n	8003cea <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cde:	4b2c      	ldr	r3, [pc, #176]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1ef      	bne.n	8003cca <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d14a      	bne.n	8003d86 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d111      	bne.n	8003d1a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cf6:	4b26      	ldr	r3, [pc, #152]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6892      	ldr	r2, [r2, #8]
 8003d06:	0211      	lsls	r1, r2, #8
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	68d2      	ldr	r2, [r2, #12]
 8003d0c:	0912      	lsrs	r2, r2, #4
 8003d0e:	0452      	lsls	r2, r2, #17
 8003d10:	430a      	orrs	r2, r1
 8003d12:	491f      	ldr	r1, [pc, #124]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	614b      	str	r3, [r1, #20]
 8003d18:	e011      	b.n	8003d3e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d1a:	4b1d      	ldr	r3, [pc, #116]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6892      	ldr	r2, [r2, #8]
 8003d2a:	0211      	lsls	r1, r2, #8
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6912      	ldr	r2, [r2, #16]
 8003d30:	0852      	lsrs	r2, r2, #1
 8003d32:	3a01      	subs	r2, #1
 8003d34:	0652      	lsls	r2, r2, #25
 8003d36:	430a      	orrs	r2, r1
 8003d38:	4915      	ldr	r1, [pc, #84]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d3e:	4b14      	ldr	r3, [pc, #80]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a13      	ldr	r2, [pc, #76]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d48:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4a:	f7fd f89b 	bl	8000e84 <HAL_GetTick>
 8003d4e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d50:	e009      	b.n	8003d66 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d52:	f7fd f897 	bl	8000e84 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d902      	bls.n	8003d66 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	73fb      	strb	r3, [r7, #15]
          break;
 8003d64:	e005      	b.n	8003d72 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d66:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0ef      	beq.n	8003d52 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d106      	bne.n	8003d86 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d7a:	695a      	ldr	r2, [r3, #20]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	4903      	ldr	r1, [pc, #12]	; (8003d90 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40021000 	.word	0x40021000

08003d94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e07c      	b.n	8003ea0 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d106      	bne.n	8003dc6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f006 fbc5 	bl	800a550 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ddc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003de6:	d902      	bls.n	8003dee <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	e002      	b.n	8003df4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003dee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003df2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003dfc:	d007      	beq.n	8003e0e <HAL_SPI_Init+0x7a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e06:	d002      	beq.n	8003e0e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10b      	bne.n	8003e2e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e1e:	d903      	bls.n	8003e28 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2202      	movs	r2, #2
 8003e24:	631a      	str	r2, [r3, #48]	; 0x30
 8003e26:	e002      	b.n	8003e2e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	431a      	orrs	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	431a      	orrs	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a1b      	ldr	r3, [r3, #32]
 8003e58:	ea42 0103 	orr.w	r1, r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	430a      	orrs	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	0c1b      	lsrs	r3, r3, #16
 8003e6e:	f003 0204 	and.w	r2, r3, #4
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e7c:	431a      	orrs	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	ea42 0103 	orr.w	r1, r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3710      	adds	r7, #16
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b088      	sub	sp, #32
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	603b      	str	r3, [r7, #0]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d101      	bne.n	8003eca <HAL_SPI_Transmit+0x22>
 8003ec6:	2302      	movs	r3, #2
 8003ec8:	e150      	b.n	800416c <HAL_SPI_Transmit+0x2c4>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ed2:	f7fc ffd7 	bl	8000e84 <HAL_GetTick>
 8003ed6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003ed8:	88fb      	ldrh	r3, [r7, #6]
 8003eda:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d002      	beq.n	8003eee <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003ee8:	2302      	movs	r3, #2
 8003eea:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003eec:	e135      	b.n	800415a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <HAL_SPI_Transmit+0x52>
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d102      	bne.n	8003f00 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003efe:	e12c      	b.n	800415a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2203      	movs	r2, #3
 8003f04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	68ba      	ldr	r2, [r7, #8]
 8003f12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	88fa      	ldrh	r2, [r7, #6]
 8003f18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	88fa      	ldrh	r2, [r7, #6]
 8003f1e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f4a:	d107      	bne.n	8003f5c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f66:	2b40      	cmp	r3, #64	; 0x40
 8003f68:	d007      	beq.n	8003f7a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f82:	d94b      	bls.n	800401c <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <HAL_SPI_Transmit+0xea>
 8003f8c:	8afb      	ldrh	r3, [r7, #22]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d13e      	bne.n	8004010 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f96:	881a      	ldrh	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa2:	1c9a      	adds	r2, r3, #2
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fb6:	e02b      	b.n	8004010 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d112      	bne.n	8003fec <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fca:	881a      	ldrh	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd6:	1c9a      	adds	r2, r3, #2
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003fea:	e011      	b.n	8004010 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fec:	f7fc ff4a 	bl	8000e84 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d803      	bhi.n	8004004 <HAL_SPI_Transmit+0x15c>
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004002:	d102      	bne.n	800400a <HAL_SPI_Transmit+0x162>
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d102      	bne.n	8004010 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800400e:	e0a4      	b.n	800415a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004014:	b29b      	uxth	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1ce      	bne.n	8003fb8 <HAL_SPI_Transmit+0x110>
 800401a:	e07c      	b.n	8004116 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d002      	beq.n	800402a <HAL_SPI_Transmit+0x182>
 8004024:	8afb      	ldrh	r3, [r7, #22]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d170      	bne.n	800410c <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800402e:	b29b      	uxth	r3, r3
 8004030:	2b01      	cmp	r3, #1
 8004032:	d912      	bls.n	800405a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004038:	881a      	ldrh	r2, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004044:	1c9a      	adds	r2, r3, #2
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b02      	subs	r3, #2
 8004052:	b29a      	uxth	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004058:	e058      	b.n	800410c <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	330c      	adds	r3, #12
 8004064:	7812      	ldrb	r2, [r2, #0]
 8004066:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004076:	b29b      	uxth	r3, r3
 8004078:	3b01      	subs	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004080:	e044      	b.n	800410c <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b02      	cmp	r3, #2
 800408e:	d12b      	bne.n	80040e8 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b01      	cmp	r3, #1
 8004098:	d912      	bls.n	80040c0 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800409e:	881a      	ldrh	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040aa:	1c9a      	adds	r2, r3, #2
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	3b02      	subs	r3, #2
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040be:	e025      	b.n	800410c <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	330c      	adds	r3, #12
 80040ca:	7812      	ldrb	r2, [r2, #0]
 80040cc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d2:	1c5a      	adds	r2, r3, #1
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040e6:	e011      	b.n	800410c <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040e8:	f7fc fecc 	bl	8000e84 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d803      	bhi.n	8004100 <HAL_SPI_Transmit+0x258>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fe:	d102      	bne.n	8004106 <HAL_SPI_Transmit+0x25e>
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d102      	bne.n	800410c <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	77fb      	strb	r3, [r7, #31]
          goto error;
 800410a:	e026      	b.n	800415a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1b5      	bne.n	8004082 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	6839      	ldr	r1, [r7, #0]
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 fc94 	bl	8004a48 <SPI_EndRxTxTransaction>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d002      	beq.n	800412c <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2220      	movs	r2, #32
 800412a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d10a      	bne.n	800414a <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004134:	2300      	movs	r3, #0
 8004136:	613b      	str	r3, [r7, #16]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	613b      	str	r3, [r7, #16]
 8004148:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414e:	2b00      	cmp	r3, #0
 8004150:	d002      	beq.n	8004158 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	77fb      	strb	r3, [r7, #31]
 8004156:	e000      	b.n	800415a <HAL_SPI_Transmit+0x2b2>
  }

error:
 8004158:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800416a:	7ffb      	ldrb	r3, [r7, #31]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3720      	adds	r7, #32
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af02      	add	r7, sp, #8
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	603b      	str	r3, [r7, #0]
 8004180:	4613      	mov	r3, r2
 8004182:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004190:	d112      	bne.n	80041b8 <HAL_SPI_Receive+0x44>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10e      	bne.n	80041b8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2204      	movs	r2, #4
 800419e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80041a2:	88fa      	ldrh	r2, [r7, #6]
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	4613      	mov	r3, r2
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	68b9      	ldr	r1, [r7, #8]
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 f908 	bl	80043c4 <HAL_SPI_TransmitReceive>
 80041b4:	4603      	mov	r3, r0
 80041b6:	e101      	b.n	80043bc <HAL_SPI_Receive+0x248>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0204 	orr.w	r2, r2, #4
 8003900:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	4b3f      	ldr	r3, [pc, #252]	; (8003a08 <HAL_LCD_Init+0x17c>)
 800390a:	4013      	ands	r3, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6851      	ldr	r1, [r2, #4]
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6892      	ldr	r2, [r2, #8]
 8003914:	4311      	orrs	r1, r2
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800391a:	4311      	orrs	r1, r2
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003920:	4311      	orrs	r1, r2
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	69d2      	ldr	r2, [r2, #28]
 8003926:	4311      	orrs	r1, r2
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6a12      	ldr	r2, [r2, #32]
 800392c:	4311      	orrs	r1, r2
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6992      	ldr	r2, [r2, #24]
 8003932:	4311      	orrs	r1, r2
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003938:	4311      	orrs	r1, r2
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6812      	ldr	r2, [r2, #0]
 800393e:	430b      	orrs	r3, r1
 8003940:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d101      	bne.n	80041c6 <HAL_SPI_Receive+0x52>
 80041c2:	2302      	movs	r3, #2
 80041c4:	e0fa      	b.n	80043bc <HAL_SPI_Receive+0x248>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041ce:	f7fc fe59 	bl	8000e84 <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d002      	beq.n	80041e6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80041e0:	2302      	movs	r3, #2
 80041e2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041e4:	e0e1      	b.n	80043aa <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d002      	beq.n	80041f2 <HAL_SPI_Receive+0x7e>
 80041ec:	88fb      	ldrh	r3, [r7, #6]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d102      	bne.n	80041f8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041f6:	e0d8      	b.n	80043aa <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2204      	movs	r2, #4
 80041fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	88fa      	ldrh	r2, [r7, #6]
 8004210:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	88fa      	ldrh	r2, [r7, #6]
 8004218:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004242:	d908      	bls.n	8004256 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685a      	ldr	r2, [r3, #4]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004252:	605a      	str	r2, [r3, #4]
 8004254:	e007      	b.n	8004266 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004264:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800426e:	d107      	bne.n	8004280 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800427e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800428a:	2b40      	cmp	r3, #64	; 0x40
 800428c:	d007      	beq.n	800429e <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800429c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80042a6:	d867      	bhi.n	8004378 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80042a8:	e030      	b.n	800430c <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d117      	bne.n	80042e8 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f103 020c 	add.w	r2, r3, #12
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c4:	7812      	ldrb	r2, [r2, #0]
 80042c6:	b2d2      	uxtb	r2, r2
 80042c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	1c5a      	adds	r2, r3, #1
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80042e6:	e011      	b.n	800430c <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042e8:	f7fc fdcc 	bl	8000e84 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d803      	bhi.n	8004300 <HAL_SPI_Receive+0x18c>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042fe:	d102      	bne.n	8004306 <HAL_SPI_Receive+0x192>
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d102      	bne.n	800430c <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	75fb      	strb	r3, [r7, #23]
          goto error;
 800430a:	e04e      	b.n	80043aa <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004312:	b29b      	uxth	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1c8      	bne.n	80042aa <HAL_SPI_Receive+0x136>
 8004318:	e034      	b.n	8004384 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b01      	cmp	r3, #1
 8004326:	d115      	bne.n	8004354 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	b292      	uxth	r2, r2
 8004334:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433a:	1c9a      	adds	r2, r3, #2
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004346:	b29b      	uxth	r3, r3
 8004348:	3b01      	subs	r3, #1
 800434a:	b29a      	uxth	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004352:	e011      	b.n	8004378 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004354:	f7fc fd96 	bl	8000e84 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d803      	bhi.n	800436c <HAL_SPI_Receive+0x1f8>
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800436a:	d102      	bne.n	8004372 <HAL_SPI_Receive+0x1fe>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d102      	bne.n	8004378 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004376:	e018      	b.n	80043aa <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1ca      	bne.n	800431a <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	6839      	ldr	r1, [r7, #0]
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 fb05 	bl	8004998 <SPI_EndRxTransaction>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d002      	beq.n	800439a <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2220      	movs	r2, #32
 8004398:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	75fb      	strb	r3, [r7, #23]
 80043a6:	e000      	b.n	80043aa <HAL_SPI_Receive+0x236>
  }

error :
 80043a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80043ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3718      	adds	r7, #24
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b08a      	sub	sp, #40	; 0x28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043d2:	2301      	movs	r3, #1
 80043d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80043d6:	2300      	movs	r3, #0
 80043d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d101      	bne.n	80043ea <HAL_SPI_TransmitReceive+0x26>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e1fb      	b.n	80047e2 <HAL_SPI_TransmitReceive+0x41e>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043f2:	f7fc fd47 	bl	8000e84 <HAL_GetTick>
 80043f6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80043fe:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004406:	887b      	ldrh	r3, [r7, #2]
 8004408:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800440a:	887b      	ldrh	r3, [r7, #2]
 800440c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800440e:	7efb      	ldrb	r3, [r7, #27]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d00e      	beq.n	8004432 <HAL_SPI_TransmitReceive+0x6e>
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800441a:	d106      	bne.n	800442a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d102      	bne.n	800442a <HAL_SPI_TransmitReceive+0x66>
 8004424:	7efb      	ldrb	r3, [r7, #27]
 8004426:	2b04      	cmp	r3, #4
 8004428:	d003      	beq.n	8004432 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800442a:	2302      	movs	r3, #2
 800442c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004430:	e1cd      	b.n	80047ce <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <HAL_SPI_TransmitReceive+0x80>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_SPI_TransmitReceive+0x80>
 800443e:	887b      	ldrh	r3, [r7, #2]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d103      	bne.n	800444c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800444a:	e1c0      	b.n	80047ce <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b04      	cmp	r3, #4
 8004456:	d003      	beq.n	8004460 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2205      	movs	r2, #5
 800445c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	887a      	ldrh	r2, [r7, #2]
 8004470:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	887a      	ldrh	r2, [r7, #2]
 8004478:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	68ba      	ldr	r2, [r7, #8]
 8004480:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	887a      	ldrh	r2, [r7, #2]
 8004486:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	887a      	ldrh	r2, [r7, #2]
 800448c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80044a2:	d802      	bhi.n	80044aa <HAL_SPI_TransmitReceive+0xe6>
 80044a4:	8a3b      	ldrh	r3, [r7, #16]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d908      	bls.n	80044bc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80044b8:	605a      	str	r2, [r3, #4]
 80044ba:	e007      	b.n	80044cc <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044ca:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d6:	2b40      	cmp	r3, #64	; 0x40
 80044d8:	d007      	beq.n	80044ea <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80044f2:	d97c      	bls.n	80045ee <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_SPI_TransmitReceive+0x13e>
 80044fc:	8a7b      	ldrh	r3, [r7, #18]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d169      	bne.n	80045d6 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004506:	881a      	ldrh	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004512:	1c9a      	adds	r2, r3, #2
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800451c:	b29b      	uxth	r3, r3
 800451e:	3b01      	subs	r3, #1
 8004520:	b29a      	uxth	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004526:	e056      	b.n	80045d6 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b02      	cmp	r3, #2
 8004534:	d11b      	bne.n	800456e <HAL_SPI_TransmitReceive+0x1aa>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800453a:	b29b      	uxth	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d016      	beq.n	800456e <HAL_SPI_TransmitReceive+0x1aa>
 8004540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004542:	2b01      	cmp	r3, #1
 8004544:	d113      	bne.n	800456e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454a:	881a      	ldrh	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004556:	1c9a      	adds	r2, r3, #2
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004560:	b29b      	uxth	r3, r3
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b01      	cmp	r3, #1
 800457a:	d11c      	bne.n	80045b6 <HAL_SPI_TransmitReceive+0x1f2>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004582:	b29b      	uxth	r3, r3
 8004584:	2b00      	cmp	r3, #0
 8004586:	d016      	beq.n	80045b6 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004592:	b292      	uxth	r2, r2
 8004594:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	1c9a      	adds	r2, r3, #2
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	3b01      	subs	r3, #1
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045b2:	2301      	movs	r3, #1
 80045b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80045b6:	f7fc fc65 	bl	8000e84 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d807      	bhi.n	80045d6 <HAL_SPI_TransmitReceive+0x212>
 80045c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045cc:	d003      	beq.n	80045d6 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80045d4:	e0fb      	b.n	80047ce <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045da:	b29b      	uxth	r3, r3
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1a3      	bne.n	8004528 <HAL_SPI_TransmitReceive+0x164>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d19d      	bne.n	8004528 <HAL_SPI_TransmitReceive+0x164>
 80045ec:	e0df      	b.n	80047ae <HAL_SPI_TransmitReceive+0x3ea>
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	3304      	adds	r3, #4
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	4413      	add	r3, r2
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	401a      	ands	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6819      	ldr	r1, [r3, #0]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	3304      	adds	r3, #4
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	440b      	add	r3, r1
 8003ab2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	e000      	b.n	8003aba <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <HAL_SPI_TransmitReceive+0x23a>
 80045f6:	8a7b      	ldrh	r3, [r7, #18]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	f040 80cb 	bne.w	8004794 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b01      	cmp	r3, #1
 8004606:	d912      	bls.n	800462e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460c:	881a      	ldrh	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004618:	1c9a      	adds	r2, r3, #2
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b02      	subs	r3, #2
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800462c:	e0b2      	b.n	8004794 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	330c      	adds	r3, #12
 8004638:	7812      	ldrb	r2, [r2, #0]
 800463a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800464a:	b29b      	uxth	r3, r3
 800464c:	3b01      	subs	r3, #1
 800464e:	b29a      	uxth	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004654:	e09e      	b.n	8004794 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b02      	cmp	r3, #2
 8004662:	d134      	bne.n	80046ce <HAL_SPI_TransmitReceive+0x30a>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004668:	b29b      	uxth	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d02f      	beq.n	80046ce <HAL_SPI_TransmitReceive+0x30a>
 800466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004670:	2b01      	cmp	r3, #1
 8004672:	d12c      	bne.n	80046ce <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004678:	b29b      	uxth	r3, r3
 800467a:	2b01      	cmp	r3, #1
 800467c:	d912      	bls.n	80046a4 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004682:	881a      	ldrh	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800468e:	1c9a      	adds	r2, r3, #2
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b02      	subs	r3, #2
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80046a2:	e012      	b.n	80046ca <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	330c      	adds	r3, #12
 80046ae:	7812      	ldrb	r2, [r2, #0]
 80046b0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046ca:	2300      	movs	r3, #0
 80046cc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d148      	bne.n	800476e <HAL_SPI_TransmitReceive+0x3aa>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d042      	beq.n	800476e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d923      	bls.n	800473c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	b292      	uxth	r2, r2
 8004700:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004706:	1c9a      	adds	r2, r3, #2
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004712:	b29b      	uxth	r3, r3
 8004714:	3b02      	subs	r3, #2
 8004716:	b29a      	uxth	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004724:	b29b      	uxth	r3, r3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d81f      	bhi.n	800476a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004738:	605a      	str	r2, [r3, #4]
 800473a:	e016      	b.n	800476a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f103 020c 	add.w	r2, r3, #12
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004748:	7812      	ldrb	r2, [r2, #0]
 800474a:	b2d2      	uxtb	r2, r2
 800474c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	1c5a      	adds	r2, r3, #1
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800476a:	2301      	movs	r3, #1
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800476e:	f7fc fb89 	bl	8000e84 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800477a:	429a      	cmp	r2, r3
 800477c:	d803      	bhi.n	8004786 <HAL_SPI_TransmitReceive+0x3c2>
 800477e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004784:	d102      	bne.n	800478c <HAL_SPI_TransmitReceive+0x3c8>
 8004786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004788:	2b00      	cmp	r3, #0
 800478a:	d103      	bne.n	8004794 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004792:	e01c      	b.n	80047ce <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004798:	b29b      	uxth	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	f47f af5b 	bne.w	8004656 <HAL_SPI_TransmitReceive+0x292>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	f47f af54 	bne.w	8004656 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047ae:	69fa      	ldr	r2, [r7, #28]
 80047b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f000 f948 	bl	8004a48 <SPI_EndRxTxTransaction>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d006      	beq.n	80047cc <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2220      	movs	r2, #32
 80047c8:	661a      	str	r2, [r3, #96]	; 0x60
 80047ca:	e000      	b.n	80047ce <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80047cc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80047de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3728      	adds	r7, #40	; 0x28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b084      	sub	sp, #16
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	603b      	str	r3, [r7, #0]
 80047f6:	4613      	mov	r3, r2
 80047f8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047fa:	e04c      	b.n	8004896 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004802:	d048      	beq.n	8004896 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004804:	f7fc fb3e 	bl	8000e84 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	429a      	cmp	r2, r3
 8004812:	d902      	bls.n	800481a <SPI_WaitFlagStateUntilTimeout+0x30>
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d13d      	bne.n	8004896 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004828:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004832:	d111      	bne.n	8004858 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800483c:	d004      	beq.n	8004848 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004846:	d107      	bne.n	8004858 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004856:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004860:	d10f      	bne.n	8004882 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004880:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e00f      	b.n	80048b6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	4013      	ands	r3, r2
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	bf0c      	ite	eq
 80048a6:	2301      	moveq	r3, #1
 80048a8:	2300      	movne	r3, #0
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	461a      	mov	r2, r3
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d1a3      	bne.n	80047fc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b084      	sub	sp, #16
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	60f8      	str	r0, [r7, #12]
 80048c6:	60b9      	str	r1, [r7, #8]
 80048c8:	607a      	str	r2, [r7, #4]
 80048ca:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80048cc:	e057      	b.n	800497e <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80048d4:	d106      	bne.n	80048e4 <SPI_WaitFifoStateUntilTimeout+0x26>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d103      	bne.n	80048e4 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	330c      	adds	r3, #12
 80048e2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ea:	d048      	beq.n	800497e <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80048ec:	f7fc faca 	bl	8000e84 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d902      	bls.n	8004902 <SPI_WaitFifoStateUntilTimeout+0x44>
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d13d      	bne.n	800497e <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004910:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800491a:	d111      	bne.n	8004940 <SPI_WaitFifoStateUntilTimeout+0x82>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004924:	d004      	beq.n	8004930 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800492e:	d107      	bne.n	8004940 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800493e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004944:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004948:	d10f      	bne.n	800496a <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004968:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e008      	b.n	8004990 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	4013      	ands	r3, r2
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	429a      	cmp	r2, r3
 800498c:	d19f      	bne.n	80048ce <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }
#endif

  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ac:	d111      	bne.n	80049d2 <SPI_EndRxTransaction+0x3a>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049b6:	d004      	beq.n	80049c2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049c0:	d107      	bne.n	80049d2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049d0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2200      	movs	r2, #0
 80049da:	2180      	movs	r1, #128	; 0x80
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f7ff ff04 	bl	80047ea <SPI_WaitFlagStateUntilTimeout>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d007      	beq.n	80049f8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ec:	f043 0220 	orr.w	r2, r3, #32
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e023      	b.n	8004a40 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a00:	d11d      	bne.n	8004a3e <SPI_EndRxTransaction+0xa6>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a0a:	d004      	beq.n	8004a16 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a14:	d113      	bne.n	8004a3e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004a22:	68f8      	ldr	r0, [r7, #12]
 8004a24:	f7ff ff4b 	bl	80048be <SPI_WaitFifoStateUntilTimeout>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d007      	beq.n	8004a3e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a32:	f043 0220 	orr.w	r2, r3, #32
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e000      	b.n	8004a40 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af02      	add	r7, sp, #8
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f7ff ff2c 	bl	80048be <SPI_WaitFifoStateUntilTimeout>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d007      	beq.n	8004a7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a70:	f043 0220 	orr.w	r2, r3, #32
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e027      	b.n	8004acc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	2200      	movs	r2, #0
 8004a84:	2180      	movs	r1, #128	; 0x80
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	f7ff feaf 	bl	80047ea <SPI_WaitFlagStateUntilTimeout>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d007      	beq.n	8004aa2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a96:	f043 0220 	orr.w	r2, r3, #32
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e014      	b.n	8004acc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f7ff ff05 	bl	80048be <SPI_WaitFifoStateUntilTimeout>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d007      	beq.n	8004aca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004abe:	f043 0220 	orr.w	r2, r3, #32
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e000      	b.n	8004acc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e01d      	b.n	8004b22 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d106      	bne.n	8004b00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f005 fd6c 	bl	800a5d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	3304      	adds	r3, #4
 8004b10:	4619      	mov	r1, r3
 8004b12:	4610      	mov	r0, r2
 8004b14:	f000 f97c 	bl	8004e10 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
	...

08004b2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689a      	ldr	r2, [r3, #8]
 8004b4a:	4b0c      	ldr	r3, [pc, #48]	; (8004b7c <HAL_TIM_Base_Start_IT+0x50>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2b06      	cmp	r3, #6
 8004b54:	d00b      	beq.n	8004b6e <HAL_TIM_Base_Start_IT+0x42>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b5c:	d007      	beq.n	8004b6e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f042 0201 	orr.w	r2, r2, #1
 8004b6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr
 8004b7c:	00010007 	.word	0x00010007

08004b80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d122      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d11b      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0202 	mvn.w	r2, #2
 8004bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f905 	bl	8004dd2 <HAL_TIM_IC_CaptureCallback>
 8004bc8:	e005      	b.n	8004bd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 f8f7 	bl	8004dbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f908 	bl	8004de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f003 0304 	and.w	r3, r3, #4
 8004be6:	2b04      	cmp	r3, #4
 8004be8:	d122      	bne.n	8004c30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d11b      	bne.n	8004c30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f06f 0204 	mvn.w	r2, #4
 8004c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2202      	movs	r2, #2
 8004c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f8db 	bl	8004dd2 <HAL_TIM_IC_CaptureCallback>
 8004c1c:	e005      	b.n	8004c2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 f8cd 	bl	8004dbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f8de 	bl	8004de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	f003 0308 	and.w	r3, r3, #8
 8004c3a:	2b08      	cmp	r3, #8
 8004c3c:	d122      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	f003 0308 	and.w	r3, r3, #8
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	d11b      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f06f 0208 	mvn.w	r2, #8
 8004c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2204      	movs	r2, #4
 8004c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	f003 0303 	and.w	r3, r3, #3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 f8b1 	bl	8004dd2 <HAL_TIM_IC_CaptureCallback>
 8004c70:	e005      	b.n	8004c7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f8a3 	bl	8004dbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f8b4 	bl	8004de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	f003 0310 	and.w	r3, r3, #16
 8004c8e:	2b10      	cmp	r3, #16
 8004c90:	d122      	bne.n	8004cd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f003 0310 	and.w	r3, r3, #16
 8004c9c:	2b10      	cmp	r3, #16
 8004c9e:	d11b      	bne.n	8004cd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0210 	mvn.w	r2, #16
 8004ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2208      	movs	r2, #8
 8004cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f887 	bl	8004dd2 <HAL_TIM_IC_CaptureCallback>
 8004cc4:	e005      	b.n	8004cd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f879 	bl	8004dbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 f88a 	bl	8004de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d10e      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d107      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f06f 0201 	mvn.w	r2, #1
 8004cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f004 f8b2 	bl	8008e68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d0e:	2b80      	cmp	r3, #128	; 0x80
 8004d10:	d10e      	bne.n	8004d30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d1c:	2b80      	cmp	r3, #128	; 0x80
 8004d1e:	d107      	bne.n	8004d30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f914 	bl	8004f58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d3e:	d10e      	bne.n	8004d5e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4a:	2b80      	cmp	r3, #128	; 0x80
 8004d4c:	d107      	bne.n	8004d5e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f907 	bl	8004f6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d68:	2b40      	cmp	r3, #64	; 0x40
 8004d6a:	d10e      	bne.n	8004d8a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d76:	2b40      	cmp	r3, #64	; 0x40
 8004d78:	d107      	bne.n	8004d8a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f838 	bl	8004dfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	f003 0320 	and.w	r3, r3, #32
 8004d94:	2b20      	cmp	r3, #32
 8004d96:	d10e      	bne.n	8004db6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f003 0320 	and.w	r3, r3, #32
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	d107      	bne.n	8004db6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f06f 0220 	mvn.w	r2, #32
 8004dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f000 f8c7 	bl	8004f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004db6:	bf00      	nop
 8004db8:	3708      	adds	r7, #8
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b083      	sub	sp, #12
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dc6:	bf00      	nop
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
	...

08004e10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a40      	ldr	r2, [pc, #256]	; (8004f24 <TIM_Base_SetConfig+0x114>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d013      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e2e:	d00f      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a3d      	ldr	r2, [pc, #244]	; (8004f28 <TIM_Base_SetConfig+0x118>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d00b      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a3c      	ldr	r2, [pc, #240]	; (8004f2c <TIM_Base_SetConfig+0x11c>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d007      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a3b      	ldr	r2, [pc, #236]	; (8004f30 <TIM_Base_SetConfig+0x120>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d003      	beq.n	8004e50 <TIM_Base_SetConfig+0x40>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a3a      	ldr	r2, [pc, #232]	; (8004f34 <TIM_Base_SetConfig+0x124>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d108      	bne.n	8004e62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a2f      	ldr	r2, [pc, #188]	; (8004f24 <TIM_Base_SetConfig+0x114>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d01f      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e70:	d01b      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a2c      	ldr	r2, [pc, #176]	; (8004f28 <TIM_Base_SetConfig+0x118>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d017      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a2b      	ldr	r2, [pc, #172]	; (8004f2c <TIM_Base_SetConfig+0x11c>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d013      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a2a      	ldr	r2, [pc, #168]	; (8004f30 <TIM_Base_SetConfig+0x120>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d00f      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a29      	ldr	r2, [pc, #164]	; (8004f34 <TIM_Base_SetConfig+0x124>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d00b      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a28      	ldr	r2, [pc, #160]	; (8004f38 <TIM_Base_SetConfig+0x128>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d007      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a27      	ldr	r2, [pc, #156]	; (8004f3c <TIM_Base_SetConfig+0x12c>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d003      	beq.n	8004eaa <TIM_Base_SetConfig+0x9a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a26      	ldr	r2, [pc, #152]	; (8004f40 <TIM_Base_SetConfig+0x130>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d108      	bne.n	8004ebc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	689a      	ldr	r2, [r3, #8]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a10      	ldr	r2, [pc, #64]	; (8004f24 <TIM_Base_SetConfig+0x114>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d00f      	beq.n	8004f08 <TIM_Base_SetConfig+0xf8>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a12      	ldr	r2, [pc, #72]	; (8004f34 <TIM_Base_SetConfig+0x124>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d00b      	beq.n	8004f08 <TIM_Base_SetConfig+0xf8>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a11      	ldr	r2, [pc, #68]	; (8004f38 <TIM_Base_SetConfig+0x128>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d007      	beq.n	8004f08 <TIM_Base_SetConfig+0xf8>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a10      	ldr	r2, [pc, #64]	; (8004f3c <TIM_Base_SetConfig+0x12c>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d003      	beq.n	8004f08 <TIM_Base_SetConfig+0xf8>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a0f      	ldr	r2, [pc, #60]	; (8004f40 <TIM_Base_SetConfig+0x130>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d103      	bne.n	8004f10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	691a      	ldr	r2, [r3, #16]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	615a      	str	r2, [r3, #20]
}
 8004f16:	bf00      	nop
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	40012c00 	.word	0x40012c00
 8004f28:	40000400 	.word	0x40000400
 8004f2c:	40000800 	.word	0x40000800
 8004f30:	40000c00 	.word	0x40000c00
 8004f34:	40013400 	.word	0x40013400
 8004f38:	40014000 	.word	0x40014000
 8004f3c:	40014400 	.word	0x40014400
 8004f40:	40014800 	.word	0x40014800

08004f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e040      	b.n	8005014 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d060      	beq.n	80040a6 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d106      	bne.n	8004fa8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f005 fb3e 	bl	800a624 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2224      	movs	r2, #36	; 0x24
 8004fac:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fc6c 	bl	800589c <UART_SetConfig>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d101      	bne.n	8004fce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e022      	b.n	8005014 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 ffa8 	bl	8005f2c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004fea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689a      	ldr	r2, [r3, #8]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ffa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f001 f82f 	bl	8006070 <UART_CheckIdleState>
 8005012:	4603      	mov	r3, r0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3708      	adds	r7, #8
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b08a      	sub	sp, #40	; 0x28
 8005020:	af02      	add	r7, sp, #8
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	603b      	str	r3, [r7, #0]
 8005028:	4613      	mov	r3, r2
 800502a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005030:	2b20      	cmp	r3, #32
 8005032:	f040 8081 	bne.w	8005138 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d002      	beq.n	8005042 <HAL_UART_Transmit+0x26>
 800503c:	88fb      	ldrh	r3, [r7, #6]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e079      	b.n	800513a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800504c:	2b01      	cmp	r3, #1
 800504e:	d101      	bne.n	8005054 <HAL_UART_Transmit+0x38>
 8005050:	2302      	movs	r3, #2
 8005052:	e072      	b.n	800513a <HAL_UART_Transmit+0x11e>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2221      	movs	r2, #33	; 0x21
 8005066:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005068:	f7fb ff0c 	bl	8000e84 <HAL_GetTick>
 800506c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	88fa      	ldrh	r2, [r7, #6]
 8005072:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	88fa      	ldrh	r2, [r7, #6]
 800507a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005086:	d108      	bne.n	800509a <HAL_UART_Transmit+0x7e>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d104      	bne.n	800509a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8005090:	2300      	movs	r3, #0
 8005092:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	61bb      	str	r3, [r7, #24]
 8005098:	e003      	b.n	80050a2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050a2:	e02d      	b.n	8005100 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	9300      	str	r3, [sp, #0]
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	2200      	movs	r2, #0
 80050ac:	2180      	movs	r1, #128	; 0x80
 80050ae:	68f8      	ldr	r0, [r7, #12]
 80050b0:	f001 f823 	bl	80060fa <UART_WaitOnFlagUntilTimeout>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e03d      	b.n	800513a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10b      	bne.n	80050dc <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	881a      	ldrh	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050d0:	b292      	uxth	r2, r2
 80050d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	3302      	adds	r3, #2
 80050d8:	61bb      	str	r3, [r7, #24]
 80050da:	e008      	b.n	80050ee <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	781a      	ldrb	r2, [r3, #0]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	b292      	uxth	r2, r2
 80050e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	3301      	adds	r3, #1
 80050ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	3b01      	subs	r3, #1
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005106:	b29b      	uxth	r3, r3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1cb      	bne.n	80050a4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	2200      	movs	r2, #0
 8005114:	2140      	movs	r1, #64	; 0x40
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 ffef 	bl	80060fa <UART_WaitOnFlagUntilTimeout>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e009      	b.n	800513a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2220      	movs	r2, #32
 800512a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8005134:	2300      	movs	r3, #0
 8005136:	e000      	b.n	800513a <HAL_UART_Transmit+0x11e>
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 80a5 	beq.w	8004284 <HAL_RCC_OscConfig+0x598>
  {
    return HAL_BUSY;
 8005138:	2302      	movs	r3, #2
  }
}
 800513a:	4618      	mov	r0, r3
 800513c:	3720      	adds	r7, #32
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b08a      	sub	sp, #40	; 0x28
 8005146:	af02      	add	r7, sp, #8
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	603b      	str	r3, [r7, #0]
 800514e:	4613      	mov	r3, r2
 8005150:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005156:	2b20      	cmp	r3, #32
 8005158:	f040 80bb 	bne.w	80052d2 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <HAL_UART_Receive+0x26>
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e0b3      	b.n	80052d4 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005172:	2b01      	cmp	r3, #1
 8005174:	d101      	bne.n	800517a <HAL_UART_Receive+0x38>
 8005176:	2302      	movs	r3, #2
 8005178:	e0ac      	b.n	80052d4 <HAL_UART_Receive+0x192>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2222      	movs	r2, #34	; 0x22
 800518c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800518e:	f7fb fe79 	bl	8000e84 <HAL_GetTick>
 8005192:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	88fa      	ldrh	r2, [r7, #6]
 8005198:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	88fa      	ldrh	r2, [r7, #6]
 80051a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ac:	d10e      	bne.n	80051cc <HAL_UART_Receive+0x8a>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d105      	bne.n	80051c2 <HAL_UART_Receive+0x80>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f240 12ff 	movw	r2, #511	; 0x1ff
 80051bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051c0:	e02d      	b.n	800521e <HAL_UART_Receive+0xdc>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	22ff      	movs	r2, #255	; 0xff
 80051c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051ca:	e028      	b.n	800521e <HAL_UART_Receive+0xdc>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10d      	bne.n	80051f0 <HAL_UART_Receive+0xae>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d104      	bne.n	80051e6 <HAL_UART_Receive+0xa4>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	22ff      	movs	r2, #255	; 0xff
 80051e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051e4:	e01b      	b.n	800521e <HAL_UART_Receive+0xdc>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	227f      	movs	r2, #127	; 0x7f
 80051ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051ee:	e016      	b.n	800521e <HAL_UART_Receive+0xdc>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051f8:	d10d      	bne.n	8005216 <HAL_UART_Receive+0xd4>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d104      	bne.n	800520c <HAL_UART_Receive+0xca>
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	227f      	movs	r2, #127	; 0x7f
 8005206:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800520a:	e008      	b.n	800521e <HAL_UART_Receive+0xdc>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	223f      	movs	r2, #63	; 0x3f
 8005210:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005214:	e003      	b.n	800521e <HAL_UART_Receive+0xdc>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005224:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800522e:	d108      	bne.n	8005242 <HAL_UART_Receive+0x100>
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d104      	bne.n	8005242 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8005238:	2300      	movs	r3, #0
 800523a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	61bb      	str	r3, [r7, #24]
 8005240:	e003      	b.n	800524a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005246:	2300      	movs	r3, #0
 8005248:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800524a:	e033      	b.n	80052b4 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	2200      	movs	r2, #0
 8005254:	2120      	movs	r1, #32
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f000 ff4f 	bl	80060fa <UART_WaitOnFlagUntilTimeout>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e036      	b.n	80052d4 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10c      	bne.n	8005286 <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005272:	b29a      	uxth	r2, r3
 8005274:	8a7b      	ldrh	r3, [r7, #18]
 8005276:	4013      	ands	r3, r2
 8005278:	b29a      	uxth	r2, r3
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	3302      	adds	r3, #2
 8005282:	61bb      	str	r3, [r7, #24]
 8005284:	e00d      	b.n	80052a2 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800528c:	b29b      	uxth	r3, r3
 800528e:	b2da      	uxtb	r2, r3
 8005290:	8a7b      	ldrh	r3, [r7, #18]
 8005292:	b2db      	uxtb	r3, r3
 8005294:	4013      	ands	r3, r2
 8005296:	b2da      	uxtb	r2, r3
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	3301      	adds	r3, #1
 80052a0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1c5      	bne.n	800524c <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80052ce:	2300      	movs	r3, #0
 80052d0:	e000      	b.n	80052d4 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 80052d2:	2302      	movs	r3, #2
  }
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3720      	adds	r7, #32
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	4613      	mov	r3, r2
 80052e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052ee:	2b20      	cmp	r3, #32
 80052f0:	f040 808a 	bne.w	8005408 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d002      	beq.n	8005300 <HAL_UART_Receive_IT+0x24>
 80052fa:	88fb      	ldrh	r3, [r7, #6]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d101      	bne.n	8005304 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e082      	b.n	800540a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800530a:	2b01      	cmp	r3, #1
 800530c:	d101      	bne.n	8005312 <HAL_UART_Receive_IT+0x36>
 800530e:	2302      	movs	r3, #2
 8005310:	e07b      	b.n	800540a <HAL_UART_Receive_IT+0x12e>
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	88fa      	ldrh	r2, [r7, #6]
 8005324:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	88fa      	ldrh	r2, [r7, #6]
 800532c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800533e:	d10e      	bne.n	800535e <HAL_UART_Receive_IT+0x82>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d105      	bne.n	8005354 <HAL_UART_Receive_IT+0x78>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800534e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005352:	e02d      	b.n	80053b0 <HAL_UART_Receive_IT+0xd4>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	22ff      	movs	r2, #255	; 0xff
 8005358:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800535c:	e028      	b.n	80053b0 <HAL_UART_Receive_IT+0xd4>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10d      	bne.n	8005382 <HAL_UART_Receive_IT+0xa6>
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d104      	bne.n	8005378 <HAL_UART_Receive_IT+0x9c>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	22ff      	movs	r2, #255	; 0xff
 8005372:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005376:	e01b      	b.n	80053b0 <HAL_UART_Receive_IT+0xd4>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	227f      	movs	r2, #127	; 0x7f
 800537c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005380:	e016      	b.n	80053b0 <HAL_UART_Receive_IT+0xd4>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800538a:	d10d      	bne.n	80053a8 <HAL_UART_Receive_IT+0xcc>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d104      	bne.n	800539e <HAL_UART_Receive_IT+0xc2>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	227f      	movs	r2, #127	; 0x7f
 8005398:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800539c:	e008      	b.n	80053b0 <HAL_UART_Receive_IT+0xd4>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	223f      	movs	r2, #63	; 0x3f
 80053a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053a6:	e003      	b.n	80053b0 <HAL_UART_Receive_IT+0xd4>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2222      	movs	r2, #34	; 0x22
 80053ba:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0201 	orr.w	r2, r2, #1
 80053ca:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053d4:	d107      	bne.n	80053e6 <HAL_UART_Receive_IT+0x10a>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d103      	bne.n	80053e6 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4a0d      	ldr	r2, [pc, #52]	; (8005418 <HAL_UART_Receive_IT+0x13c>)
 80053e2:	661a      	str	r2, [r3, #96]	; 0x60
 80053e4:	e002      	b.n	80053ec <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4a0c      	ldr	r2, [pc, #48]	; (800541c <HAL_UART_Receive_IT+0x140>)
 80053ea:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8005402:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8005404:	2300      	movs	r3, #0
 8005406:	e000      	b.n	800540a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8005408:	2302      	movs	r3, #2
  }
}
 800540a:	4618      	mov	r0, r3
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	080063f9 	.word	0x080063f9
 800541c:	0800634f 	.word	0x0800634f

08005420 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	4613      	mov	r3, r2
 800542c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005432:	2b20      	cmp	r3, #32
 8005434:	d16c      	bne.n	8005510 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d002      	beq.n	8005442 <HAL_UART_Receive_DMA+0x22>
 800543c:	88fb      	ldrh	r3, [r7, #6]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e065      	b.n	8005512 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800544c:	2b01      	cmp	r3, #1
 800544e:	d101      	bne.n	8005454 <HAL_UART_Receive_DMA+0x34>
 8005450:	2302      	movs	r3, #2
 8005452:	e05e      	b.n	8005512 <HAL_UART_Receive_DMA+0xf2>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	88fa      	ldrh	r2, [r7, #6]
 8005466:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2222      	movs	r2, #34	; 0x22
 8005474:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800547a:	2b00      	cmp	r3, #0
 800547c:	d02a      	beq.n	80054d4 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005482:	4a26      	ldr	r2, [pc, #152]	; (800551c <HAL_UART_Receive_DMA+0xfc>)
 8005484:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800548a:	4a25      	ldr	r2, [pc, #148]	; (8005520 <HAL_UART_Receive_DMA+0x100>)
 800548c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005492:	4a24      	ldr	r2, [pc, #144]	; (8005524 <HAL_UART_Receive_DMA+0x104>)
 8005494:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800549a:	2200      	movs	r2, #0
 800549c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	3324      	adds	r3, #36	; 0x24
 80054a8:	4619      	mov	r1, r3
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ae:	461a      	mov	r2, r3
 80054b0:	88fb      	ldrh	r3, [r7, #6]
 80054b2:	f7fb fedf 	bl	8001274 <HAL_DMA_Start_IT>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00b      	beq.n	80054d4 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2210      	movs	r2, #16
 80054c0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2220      	movs	r2, #32
 80054ce:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e01e      	b.n	8005512 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054ea:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689a      	ldr	r2, [r3, #8]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f042 0201 	orr.w	r2, r2, #1
 80054fa:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800550a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800550c:	2300      	movs	r3, #0
 800550e:	e000      	b.n	8005512 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8005510:	2302      	movs	r3, #2
  }
}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	080061f5 	.word	0x080061f5
 8005520:	0800625d 	.word	0x0800625d
 8005524:	08006279 	.word	0x08006279

08005528 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005534:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800553a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005546:	2b80      	cmp	r3, #128	; 0x80
 8005548:	d126      	bne.n	8005598 <HAL_UART_DMAStop+0x70>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b21      	cmp	r3, #33	; 0x21
 800554e:	d123      	bne.n	8005598 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	689a      	ldr	r2, [r3, #8]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800555e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005564:	2b00      	cmp	r3, #0
 8005566:	d014      	beq.n	8005592 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800556c:	4618      	mov	r0, r3
 800556e:	f7fb fee1 	bl	8001334 <HAL_DMA_Abort>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00c      	beq.n	8005592 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800557c:	4618      	mov	r0, r3
 800557e:	f7fc f807 	bl	8001590 <HAL_DMA_GetError>
 8005582:	4603      	mov	r3, r0
 8005584:	2b20      	cmp	r3, #32
 8005586:	d104      	bne.n	8005592 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2210      	movs	r2, #16
 800558c:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e031      	b.n	80055f6 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fdf9 	bl	800618a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a2:	2b40      	cmp	r3, #64	; 0x40
 80055a4:	d126      	bne.n	80055f4 <HAL_UART_DMAStop+0xcc>
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2b22      	cmp	r3, #34	; 0x22
 80055aa:	d123      	bne.n	80055f4 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055ba:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d014      	beq.n	80055ee <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7fb feb3 	bl	8001334 <HAL_DMA_Abort>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d00c      	beq.n	80055ee <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055d8:	4618      	mov	r0, r3
 80055da:	f7fb ffd9 	bl	8001590 <HAL_DMA_GetError>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b20      	cmp	r3, #32
 80055e2:	d104      	bne.n	80055ee <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2210      	movs	r2, #16
 80055e8:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e003      	b.n	80055f6 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fde0 	bl	80061b4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b088      	sub	sp, #32
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	69db      	ldr	r3, [r3, #28]
 800560e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004244:	e00e      	b.n	8004264 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004246:	f7fc fedb 	bl	8001000 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	f241 3288 	movw	r2, #5000	; 0x1388
 8004254:	4293      	cmp	r3, r2
 8004256:	d905      	bls.n	8004264 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e0ee      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
 800425c:	40021000 	.word	0x40021000
 8004260:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004264:	4b77      	ldr	r3, [pc, #476]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e9      	bne.n	8004246 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d113      	bne.n	8005656 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	f003 0320 	and.w	r3, r3, #32
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00e      	beq.n	8005656 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	f003 0320 	and.w	r3, r3, #32
 800563e:	2b00      	cmp	r3, #0
 8005640:	d009      	beq.n	8005656 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005646:	2b00      	cmp	r3, #0
 8005648:	f000 80ff 	beq.w	800584a <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	4798      	blx	r3
      }
      return;
 8005654:	e0f9      	b.n	800584a <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 80c1 	beq.w	80057e0 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	f003 0301 	and.w	r3, r3, #1
 8005664:	2b00      	cmp	r3, #0
 8005666:	d105      	bne.n	8005674 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 80b6 	beq.w	80057e0 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00e      	beq.n	800569c <HAL_UART_IRQHandler+0x9c>
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005684:	2b00      	cmp	r3, #0
 8005686:	d009      	beq.n	800569c <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2201      	movs	r2, #1
 800568e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005694:	f043 0201 	orr.w	r2, r3, #1
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00e      	beq.n	80056c4 <HAL_UART_IRQHandler+0xc4>
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d009      	beq.n	80056c4 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2202      	movs	r2, #2
 80056b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056bc:	f043 0204 	orr.w	r2, r3, #4
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	f003 0304 	and.w	r3, r3, #4
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00e      	beq.n	80056ec <HAL_UART_IRQHandler+0xec>
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d009      	beq.n	80056ec <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2204      	movs	r2, #4
 80056de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056e4:	f043 0202 	orr.w	r2, r3, #2
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	f003 0308 	and.w	r3, r3, #8
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d013      	beq.n	800571e <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	f003 0320 	and.w	r3, r3, #32
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d104      	bne.n	800570a <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005706:	2b00      	cmp	r3, #0
 8005708:	d009      	beq.n	800571e <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2208      	movs	r2, #8
 8005710:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005716:	f043 0208 	orr.w	r2, r3, #8
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005722:	2b00      	cmp	r3, #0
 8005724:	f000 8093 	beq.w	800584e <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f003 0320 	and.w	r3, r3, #32
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00c      	beq.n	800574c <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	f003 0320 	and.w	r3, r3, #32
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005740:	2b00      	cmp	r3, #0
 8005742:	d003      	beq.n	800574c <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005750:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800575c:	2b40      	cmp	r3, #64	; 0x40
 800575e:	d004      	beq.n	800576a <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005766:	2b00      	cmp	r3, #0
 8005768:	d031      	beq.n	80057ce <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 fd22 	bl	80061b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800577a:	2b40      	cmp	r3, #64	; 0x40
 800577c:	d123      	bne.n	80057c6 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	689a      	ldr	r2, [r3, #8]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800578c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005792:	2b00      	cmp	r3, #0
 8005794:	d013      	beq.n	80057be <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800579a:	4a30      	ldr	r2, [pc, #192]	; (800585c <HAL_UART_IRQHandler+0x25c>)
 800579c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7fb fe04 	bl	80013b0 <HAL_DMA_Abort_IT>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d016      	beq.n	80057dc <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80057b8:	4610      	mov	r0, r2
 80057ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	e00e      	b.n	80057dc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f862 	bl	8005888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c4:	e00a      	b.n	80057dc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f85e 	bl	8005888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057cc:	e006      	b.n	80057dc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f85a 	bl	8005888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80057da:	e038      	b.n	800584e <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057dc:	bf00      	nop
    return;
 80057de:	e036      	b.n	800584e <HAL_UART_IRQHandler+0x24e>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438a:	f7fc fe39 	bl	8001000 <HAL_GetTick>
 800438e:	6138      	str	r0, [r7, #16]

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00d      	beq.n	8005806 <HAL_UART_IRQHandler+0x206>
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80057fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fe4f 	bl	80064a2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005804:	e026      	b.n	8005854 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00d      	beq.n	800582c <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005816:	2b00      	cmp	r3, #0
 8005818:	d008      	beq.n	800582c <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800581e:	2b00      	cmp	r3, #0
 8005820:	d017      	beq.n	8005852 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	4798      	blx	r3
    }
    return;
 800582a:	e012      	b.n	8005852 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00e      	beq.n	8005854 <HAL_UART_IRQHandler+0x254>
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583c:	2b00      	cmp	r3, #0
 800583e:	d009      	beq.n	8005854 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fd6b 	bl	800631c <UART_EndTransmit_IT>
    return;
 8005846:	bf00      	nop
 8005848:	e004      	b.n	8005854 <HAL_UART_IRQHandler+0x254>
      return;
 800584a:	bf00      	nop
 800584c:	e002      	b.n	8005854 <HAL_UART_IRQHandler+0x254>
    return;
 800584e:	bf00      	nop
 8005850:	e000      	b.n	8005854 <HAL_UART_IRQHandler+0x254>
    return;
 8005852:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005854:	3720      	adds	r7, #32
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	080062f1 	.word	0x080062f1

08005860 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800589c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80058a0:	b088      	sub	sp, #32
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80058a6:	2300      	movs	r3, #0
 80058a8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80058ae:	2300      	movs	r3, #0
 80058b0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	431a      	orrs	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	431a      	orrs	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	4bac      	ldr	r3, [pc, #688]	; (8005b84 <UART_SetConfig+0x2e8>)
 80058d2:	4013      	ands	r3, r2
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	6812      	ldr	r2, [r2, #0]
 80058d8:	69f9      	ldr	r1, [r7, #28]
 80058da:	430b      	orrs	r3, r1
 80058dc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4aa2      	ldr	r2, [pc, #648]	; (8005b88 <UART_SetConfig+0x2ec>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d004      	beq.n	800590e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	69fa      	ldr	r2, [r7, #28]
 800590a:	4313      	orrs	r3, r2
 800590c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	69fa      	ldr	r2, [r7, #28]
 800591e:	430a      	orrs	r2, r1
 8005920:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a99      	ldr	r2, [pc, #612]	; (8005b8c <UART_SetConfig+0x2f0>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d121      	bne.n	8005970 <UART_SetConfig+0xd4>
 800592c:	4b98      	ldr	r3, [pc, #608]	; (8005b90 <UART_SetConfig+0x2f4>)
 800592e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005932:	f003 0303 	and.w	r3, r3, #3
 8005936:	2b03      	cmp	r3, #3
 8005938:	d816      	bhi.n	8005968 <UART_SetConfig+0xcc>
 800593a:	a201      	add	r2, pc, #4	; (adr r2, 8005940 <UART_SetConfig+0xa4>)
 800593c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005940:	08005951 	.word	0x08005951
 8005944:	0800595d 	.word	0x0800595d
 8005948:	08005957 	.word	0x08005957
 800594c:	08005963 	.word	0x08005963
 8005950:	2301      	movs	r3, #1
 8005952:	76fb      	strb	r3, [r7, #27]
 8005954:	e0e8      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005956:	2302      	movs	r3, #2
 8005958:	76fb      	strb	r3, [r7, #27]
 800595a:	e0e5      	b.n	8005b28 <UART_SetConfig+0x28c>
 800595c:	2304      	movs	r3, #4
 800595e:	76fb      	strb	r3, [r7, #27]
 8005960:	e0e2      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005962:	2308      	movs	r3, #8
 8005964:	76fb      	strb	r3, [r7, #27]
 8005966:	e0df      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005968:	2310      	movs	r3, #16
 800596a:	76fb      	strb	r3, [r7, #27]
 800596c:	bf00      	nop
 800596e:	e0db      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a87      	ldr	r2, [pc, #540]	; (8005b94 <UART_SetConfig+0x2f8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d134      	bne.n	80059e4 <UART_SetConfig+0x148>
 800597a:	4b85      	ldr	r3, [pc, #532]	; (8005b90 <UART_SetConfig+0x2f4>)
 800597c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005980:	f003 030c 	and.w	r3, r3, #12
 8005984:	2b0c      	cmp	r3, #12
 8005986:	d829      	bhi.n	80059dc <UART_SetConfig+0x140>
 8005988:	a201      	add	r2, pc, #4	; (adr r2, 8005990 <UART_SetConfig+0xf4>)
 800598a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598e:	bf00      	nop
 8005990:	080059c5 	.word	0x080059c5
 8005994:	080059dd 	.word	0x080059dd
 8005998:	080059dd 	.word	0x080059dd
 800599c:	080059dd 	.word	0x080059dd
 80059a0:	080059d1 	.word	0x080059d1
 80059a4:	080059dd 	.word	0x080059dd
 80059a8:	080059dd 	.word	0x080059dd
 80059ac:	080059dd 	.word	0x080059dd
 80059b0:	080059cb 	.word	0x080059cb
 80059b4:	080059dd 	.word	0x080059dd
 80059b8:	080059dd 	.word	0x080059dd
 80059bc:	080059dd 	.word	0x080059dd
 80059c0:	080059d7 	.word	0x080059d7
 80059c4:	2300      	movs	r3, #0
 80059c6:	76fb      	strb	r3, [r7, #27]
 80059c8:	e0ae      	b.n	8005b28 <UART_SetConfig+0x28c>
 80059ca:	2302      	movs	r3, #2
 80059cc:	76fb      	strb	r3, [r7, #27]
 80059ce:	e0ab      	b.n	8005b28 <UART_SetConfig+0x28c>
 80059d0:	2304      	movs	r3, #4
 80059d2:	76fb      	strb	r3, [r7, #27]
 80059d4:	e0a8      	b.n	8005b28 <UART_SetConfig+0x28c>
 80059d6:	2308      	movs	r3, #8
 80059d8:	76fb      	strb	r3, [r7, #27]
 80059da:	e0a5      	b.n	8005b28 <UART_SetConfig+0x28c>
 80059dc:	2310      	movs	r3, #16
 80059de:	76fb      	strb	r3, [r7, #27]
 80059e0:	bf00      	nop
 80059e2:	e0a1      	b.n	8005b28 <UART_SetConfig+0x28c>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a6b      	ldr	r2, [pc, #428]	; (8005b98 <UART_SetConfig+0x2fc>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d120      	bne.n	8005a30 <UART_SetConfig+0x194>
 80059ee:	4b68      	ldr	r3, [pc, #416]	; (8005b90 <UART_SetConfig+0x2f4>)
 80059f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80059f8:	2b10      	cmp	r3, #16
 80059fa:	d00f      	beq.n	8005a1c <UART_SetConfig+0x180>
 80059fc:	2b10      	cmp	r3, #16
 80059fe:	d802      	bhi.n	8005a06 <UART_SetConfig+0x16a>
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d005      	beq.n	8005a10 <UART_SetConfig+0x174>
 8005a04:	e010      	b.n	8005a28 <UART_SetConfig+0x18c>
 8005a06:	2b20      	cmp	r3, #32
 8005a08:	d005      	beq.n	8005a16 <UART_SetConfig+0x17a>
 8005a0a:	2b30      	cmp	r3, #48	; 0x30
 8005a0c:	d009      	beq.n	8005a22 <UART_SetConfig+0x186>
 8005a0e:	e00b      	b.n	8005a28 <UART_SetConfig+0x18c>
 8005a10:	2300      	movs	r3, #0
 8005a12:	76fb      	strb	r3, [r7, #27]
 8005a14:	e088      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a16:	2302      	movs	r3, #2
 8005a18:	76fb      	strb	r3, [r7, #27]
 8005a1a:	e085      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a1c:	2304      	movs	r3, #4
 8005a1e:	76fb      	strb	r3, [r7, #27]
 8005a20:	e082      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a22:	2308      	movs	r3, #8
 8005a24:	76fb      	strb	r3, [r7, #27]
 8005a26:	e07f      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a28:	2310      	movs	r3, #16
 8005a2a:	76fb      	strb	r3, [r7, #27]
 8005a2c:	bf00      	nop
 8005a2e:	e07b      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a59      	ldr	r2, [pc, #356]	; (8005b9c <UART_SetConfig+0x300>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d120      	bne.n	8005a7c <UART_SetConfig+0x1e0>
 8005a3a:	4b55      	ldr	r3, [pc, #340]	; (8005b90 <UART_SetConfig+0x2f4>)
 8005a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a40:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005a44:	2b40      	cmp	r3, #64	; 0x40
 8005a46:	d00f      	beq.n	8005a68 <UART_SetConfig+0x1cc>
 8005a48:	2b40      	cmp	r3, #64	; 0x40
 8005a4a:	d802      	bhi.n	8005a52 <UART_SetConfig+0x1b6>
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d005      	beq.n	8005a5c <UART_SetConfig+0x1c0>
 8005a50:	e010      	b.n	8005a74 <UART_SetConfig+0x1d8>
 8005a52:	2b80      	cmp	r3, #128	; 0x80
 8005a54:	d005      	beq.n	8005a62 <UART_SetConfig+0x1c6>
 8005a56:	2bc0      	cmp	r3, #192	; 0xc0
 8005a58:	d009      	beq.n	8005a6e <UART_SetConfig+0x1d2>
 8005a5a:	e00b      	b.n	8005a74 <UART_SetConfig+0x1d8>
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	76fb      	strb	r3, [r7, #27]
 8005a60:	e062      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a62:	2302      	movs	r3, #2
 8005a64:	76fb      	strb	r3, [r7, #27]
 8005a66:	e05f      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a68:	2304      	movs	r3, #4
 8005a6a:	76fb      	strb	r3, [r7, #27]
 8005a6c:	e05c      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a6e:	2308      	movs	r3, #8
 8005a70:	76fb      	strb	r3, [r7, #27]
 8005a72:	e059      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a74:	2310      	movs	r3, #16
 8005a76:	76fb      	strb	r3, [r7, #27]
 8005a78:	bf00      	nop
 8005a7a:	e055      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a47      	ldr	r2, [pc, #284]	; (8005ba0 <UART_SetConfig+0x304>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d124      	bne.n	8005ad0 <UART_SetConfig+0x234>
 8005a86:	4b42      	ldr	r3, [pc, #264]	; (8005b90 <UART_SetConfig+0x2f4>)
 8005a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a94:	d012      	beq.n	8005abc <UART_SetConfig+0x220>
 8005a96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a9a:	d802      	bhi.n	8005aa2 <UART_SetConfig+0x206>
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d007      	beq.n	8005ab0 <UART_SetConfig+0x214>
 8005aa0:	e012      	b.n	8005ac8 <UART_SetConfig+0x22c>
 8005aa2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005aa6:	d006      	beq.n	8005ab6 <UART_SetConfig+0x21a>
 8005aa8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005aac:	d009      	beq.n	8005ac2 <UART_SetConfig+0x226>
 8005aae:	e00b      	b.n	8005ac8 <UART_SetConfig+0x22c>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	76fb      	strb	r3, [r7, #27]
 8005ab4:	e038      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	76fb      	strb	r3, [r7, #27]
 8005aba:	e035      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005abc:	2304      	movs	r3, #4
 8005abe:	76fb      	strb	r3, [r7, #27]
 8005ac0:	e032      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005ac2:	2308      	movs	r3, #8
 8005ac4:	76fb      	strb	r3, [r7, #27]
 8005ac6:	e02f      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005ac8:	2310      	movs	r3, #16
 8005aca:	76fb      	strb	r3, [r7, #27]
 8005acc:	bf00      	nop
 8005ace:	e02b      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a2c      	ldr	r2, [pc, #176]	; (8005b88 <UART_SetConfig+0x2ec>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d124      	bne.n	8005b24 <UART_SetConfig+0x288>
 8005ada:	4b2d      	ldr	r3, [pc, #180]	; (8005b90 <UART_SetConfig+0x2f4>)
 8005adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ae0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ae8:	d012      	beq.n	8005b10 <UART_SetConfig+0x274>
 8005aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aee:	d802      	bhi.n	8005af6 <UART_SetConfig+0x25a>
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d007      	beq.n	8005b04 <UART_SetConfig+0x268>
 8005af4:	e012      	b.n	8005b1c <UART_SetConfig+0x280>
 8005af6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005afa:	d006      	beq.n	8005b0a <UART_SetConfig+0x26e>
 8005afc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005b00:	d009      	beq.n	8005b16 <UART_SetConfig+0x27a>
 8005b02:	e00b      	b.n	8005b1c <UART_SetConfig+0x280>
 8005b04:	2300      	movs	r3, #0
 8005b06:	76fb      	strb	r3, [r7, #27]
 8005b08:	e00e      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	76fb      	strb	r3, [r7, #27]
 8005b0e:	e00b      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005b10:	2304      	movs	r3, #4
 8005b12:	76fb      	strb	r3, [r7, #27]
 8005b14:	e008      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005b16:	2308      	movs	r3, #8
 8005b18:	76fb      	strb	r3, [r7, #27]
 8005b1a:	e005      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005b1c:	2310      	movs	r3, #16
 8005b1e:	76fb      	strb	r3, [r7, #27]
 8005b20:	bf00      	nop
 8005b22:	e001      	b.n	8005b28 <UART_SetConfig+0x28c>
 8005b24:	2310      	movs	r3, #16
 8005b26:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a16      	ldr	r2, [pc, #88]	; (8005b88 <UART_SetConfig+0x2ec>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	f040 80fa 	bne.w	8005d28 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b34:	7efb      	ldrb	r3, [r7, #27]
 8005b36:	2b08      	cmp	r3, #8
 8005b38:	d836      	bhi.n	8005ba8 <UART_SetConfig+0x30c>
 8005b3a:	a201      	add	r2, pc, #4	; (adr r2, 8005b40 <UART_SetConfig+0x2a4>)
 8005b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b40:	08005b65 	.word	0x08005b65
 8005b44:	08005ba9 	.word	0x08005ba9
 8005b48:	08005b6d 	.word	0x08005b6d
 8005b4c:	08005ba9 	.word	0x08005ba9
 8005b50:	08005b73 	.word	0x08005b73
 8005b54:	08005ba9 	.word	0x08005ba9
 8005b58:	08005ba9 	.word	0x08005ba9
 8005b5c:	08005ba9 	.word	0x08005ba9
 8005b60:	08005b7b 	.word	0x08005b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005b64:	f7fd fbda 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8005b68:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005b6a:	e020      	b.n	8005bae <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005b6c:	4b0d      	ldr	r3, [pc, #52]	; (8005ba4 <UART_SetConfig+0x308>)
 8005b6e:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005b70:	e01d      	b.n	8005bae <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005b72:	f7fd fb3d 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 8005b76:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005b78:	e019      	b.n	8005bae <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005b7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b7e:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005b80:	e015      	b.n	8005bae <UART_SetConfig+0x312>
 8005b82:	bf00      	nop
 8005b84:	efff69f3 	.word	0xefff69f3
 8005b88:	40008000 	.word	0x40008000
 8005b8c:	40013800 	.word	0x40013800
 8005b90:	40021000 	.word	0x40021000
 8005b94:	40004400 	.word	0x40004400
 8005b98:	40004800 	.word	0x40004800
 8005b9c:	40004c00 	.word	0x40004c00
 8005ba0:	40005000 	.word	0x40005000
 8005ba4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	74fb      	strb	r3, [r7, #19]
        break;
 8005bac:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 81ac 	beq.w	8005f0e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	4413      	add	r3, r2
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d305      	bcc.n	8005bd2 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d902      	bls.n	8005bd8 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	74fb      	strb	r3, [r7, #19]
 8005bd6:	e19a      	b.n	8005f0e <UART_SetConfig+0x672>
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d107      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x98>
      {
        switch (clocksource)
 8005bd8:	7efb      	ldrb	r3, [r7, #27]
 8005bda:	2b08      	cmp	r3, #8
 8005bdc:	f200 8091 	bhi.w	8005d02 <UART_SetConfig+0x466>
 8005be0:	a201      	add	r2, pc, #4	; (adr r2, 8005be8 <UART_SetConfig+0x34c>)
 8005be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be6:	bf00      	nop
 8005be8:	08005c0d 	.word	0x08005c0d
 8005bec:	08005d03 	.word	0x08005d03
 8005bf0:	08005c59 	.word	0x08005c59
 8005bf4:	08005d03 	.word	0x08005d03
 8005bf8:	08005c8d 	.word	0x08005c8d
 8005bfc:	08005d03 	.word	0x08005d03
 8005c00:	08005d03 	.word	0x08005d03
 8005c04:	08005d03 	.word	0x08005d03
 8005c08:	08005cd9 	.word	0x08005cd9
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005c0c:	f7fd fb86 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8005c10:	4603      	mov	r3, r0
 8005c12:	4619      	mov	r1, r3
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	f04f 0300 	mov.w	r3, #0
 8005c1c:	f04f 0400 	mov.w	r4, #0
 8005c20:	0214      	lsls	r4, r2, #8
 8005c22:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005c26:	020b      	lsls	r3, r1, #8
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	6852      	ldr	r2, [r2, #4]
 8005c2c:	0852      	lsrs	r2, r2, #1
 8005c2e:	4611      	mov	r1, r2
 8005c30:	f04f 0200 	mov.w	r2, #0
 8005c34:	eb13 0b01 	adds.w	fp, r3, r1
 8005c38:	eb44 0c02 	adc.w	ip, r4, r2
 8005c3c:	4658      	mov	r0, fp
 8005c3e:	4661      	mov	r1, ip
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f04f 0400 	mov.w	r4, #0
 8005c48:	461a      	mov	r2, r3
 8005c4a:	4623      	mov	r3, r4
 8005c4c:	f7fa ff36 	bl	8000abc <__aeabi_uldivmod>
 8005c50:	4603      	mov	r3, r0
 8005c52:	460c      	mov	r4, r1
 8005c54:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005c56:	e057      	b.n	8005d08 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	085b      	lsrs	r3, r3, #1
 8005c5e:	f04f 0400 	mov.w	r4, #0
 8005c62:	49b1      	ldr	r1, [pc, #708]	; (8005f28 <UART_SetConfig+0x68c>)
 8005c64:	f04f 0200 	mov.w	r2, #0
 8005c68:	eb13 0b01 	adds.w	fp, r3, r1
 8005c6c:	eb44 0c02 	adc.w	ip, r4, r2
 8005c70:	4658      	mov	r0, fp
 8005c72:	4661      	mov	r1, ip
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f04f 0400 	mov.w	r4, #0
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	4623      	mov	r3, r4
 8005c80:	f7fa ff1c 	bl	8000abc <__aeabi_uldivmod>
 8005c84:	4603      	mov	r3, r0
 8005c86:	460c      	mov	r4, r1
 8005c88:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005c8a:	e03d      	b.n	8005d08 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005c8c:	f7fd fab0 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 8005c90:	4603      	mov	r3, r0
 8005c92:	4619      	mov	r1, r3
 8005c94:	f04f 0200 	mov.w	r2, #0
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	f04f 0400 	mov.w	r4, #0
 8005ca0:	0214      	lsls	r4, r2, #8
 8005ca2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005ca6:	020b      	lsls	r3, r1, #8
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	6852      	ldr	r2, [r2, #4]
 8005cac:	0852      	lsrs	r2, r2, #1
 8005cae:	4611      	mov	r1, r2
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	eb13 0b01 	adds.w	fp, r3, r1
 8005cb8:	eb44 0c02 	adc.w	ip, r4, r2
 8005cbc:	4658      	mov	r0, fp
 8005cbe:	4661      	mov	r1, ip
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f04f 0400 	mov.w	r4, #0
 8005cc8:	461a      	mov	r2, r3
 8005cca:	4623      	mov	r3, r4
 8005ccc:	f7fa fef6 	bl	8000abc <__aeabi_uldivmod>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005cd6:	e017      	b.n	8005d08 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	085b      	lsrs	r3, r3, #1
 8005cde:	f04f 0400 	mov.w	r4, #0
 8005ce2:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8005ce6:	f144 0100 	adc.w	r1, r4, #0
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f04f 0400 	mov.w	r4, #0
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	4623      	mov	r3, r4
 8005cf6:	f7fa fee1 	bl	8000abc <__aeabi_uldivmod>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	460c      	mov	r4, r1
 8005cfe:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005d00:	e002      	b.n	8005d08 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	74fb      	strb	r3, [r7, #19]
            break;
 8005d06:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d0e:	d308      	bcc.n	8005d22 <UART_SetConfig+0x486>
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d16:	d204      	bcs.n	8005d22 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	60da      	str	r2, [r3, #12]
 8005d20:	e0f5      	b.n	8005f0e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	74fb      	strb	r3, [r7, #19]
 8005d26:	e0f2      	b.n	8005f0e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	69db      	ldr	r3, [r3, #28]
 8005d2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d30:	d17f      	bne.n	8005e32 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8005d32:	7efb      	ldrb	r3, [r7, #27]
 8005d34:	2b08      	cmp	r3, #8
 8005d36:	d85c      	bhi.n	8005df2 <UART_SetConfig+0x556>
 8005d38:	a201      	add	r2, pc, #4	; (adr r2, 8005d40 <UART_SetConfig+0x4a4>)
 8005d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3e:	bf00      	nop
 8005d40:	08005d65 	.word	0x08005d65
 8005d44:	08005d83 	.word	0x08005d83
 8005d48:	08005da1 	.word	0x08005da1
 8005d4c:	08005df3 	.word	0x08005df3
 8005d50:	08005dbd 	.word	0x08005dbd
 8005d54:	08005df3 	.word	0x08005df3
 8005d58:	08005df3 	.word	0x08005df3
 8005d5c:	08005df3 	.word	0x08005df3
 8005d60:	08005ddb 	.word	0x08005ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005d64:	f7fd fada 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	005a      	lsls	r2, r3, #1
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	085b      	lsrs	r3, r3, #1
 8005d72:	441a      	add	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d80:	e03a      	b.n	8005df8 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005d82:	f7fd fae1 	bl	8003348 <HAL_RCC_GetPCLK2Freq>
 8005d86:	4603      	mov	r3, r0
 8005d88:	005a      	lsls	r2, r3, #1
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	085b      	lsrs	r3, r3, #1
 8005d90:	441a      	add	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d9e:	e02b      	b.n	8005df8 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	085b      	lsrs	r3, r3, #1
 8005da6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8005daa:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6852      	ldr	r2, [r2, #4]
 8005db2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005dba:	e01d      	b.n	8005df8 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005dbc:	f7fd fa18 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	005a      	lsls	r2, r3, #1
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	085b      	lsrs	r3, r3, #1
 8005dca:	441a      	add	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005dd8:	e00e      	b.n	8005df8 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	085b      	lsrs	r3, r3, #1
 8005de0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005df0:	e002      	b.n	8005df8 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	74fb      	strb	r3, [r7, #19]
        break;
 8005df6:	bf00      	nop
    }
  }
#endif

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	2b0f      	cmp	r3, #15
 8005dfc:	d916      	bls.n	8005e2c <UART_SetConfig+0x590>
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e04:	d212      	bcs.n	8005e2c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	f023 030f 	bic.w	r3, r3, #15
 8005e0e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	085b      	lsrs	r3, r3, #1
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	f003 0307 	and.w	r3, r3, #7
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	897b      	ldrh	r3, [r7, #10]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	897a      	ldrh	r2, [r7, #10]
 8005e28:	60da      	str	r2, [r3, #12]
 8005e2a:	e070      	b.n	8005f0e <UART_SetConfig+0x672>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004660:	4b2c      	ldr	r3, [pc, #176]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	091b      	lsrs	r3, r3, #4
 8004666:	f003 030f 	and.w	r3, r3, #15
 800466a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800466c:	4a2a      	ldr	r2, [pc, #168]	; (8004718 <HAL_RCC_GetSysClockFreq+0x108>)
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004674:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10d      	bne.n	8004698 <HAL_RCC_GetSysClockFreq+0x88>
    {
      ret = HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	74fb      	strb	r3, [r7, #19]
 8005e30:	e06d      	b.n	8005f0e <UART_SetConfig+0x672>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	2b04      	cmp	r3, #4
 8004686:	d102      	bne.n	800468e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004688:	4b24      	ldr	r3, [pc, #144]	; (800471c <HAL_RCC_GetSysClockFreq+0x10c>)
 800468a:	61bb      	str	r3, [r7, #24]
 800468c:	e004      	b.n	8004698 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	2b08      	cmp	r3, #8
 8004692:	d101      	bne.n	8004698 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004694:	4b22      	ldr	r3, [pc, #136]	; (8004720 <HAL_RCC_GetSysClockFreq+0x110>)
 8004696:	61bb      	str	r3, [r7, #24]
  else
  {
    switch (clocksource)
 8005e32:	7efb      	ldrb	r3, [r7, #27]
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	d859      	bhi.n	8005eec <UART_SetConfig+0x650>
 8005e38:	a201      	add	r2, pc, #4	; (adr r2, 8005e40 <UART_SetConfig+0x5a4>)
 8005e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3e:	bf00      	nop
 8005e40:	08005e65 	.word	0x08005e65
 8005e44:	08005e81 	.word	0x08005e81
 8005e48:	08005e9d 	.word	0x08005e9d
 8005e4c:	08005eed 	.word	0x08005eed
 8005e50:	08005eb9 	.word	0x08005eb9
 8005e54:	08005eed 	.word	0x08005eed
 8005e58:	08005eed 	.word	0x08005eed
 8005e5c:	08005eed 	.word	0x08005eed
 8005e60:	08005ed5 	.word	0x08005ed5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005e64:	f7fd fa5a 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	085b      	lsrs	r3, r3, #1
 8005e70:	441a      	add	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005e7e:	e038      	b.n	8005ef2 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005e80:	f7fd fa62 	bl	8003348 <HAL_RCC_GetPCLK2Freq>
 8005e84:	4602      	mov	r2, r0
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	085b      	lsrs	r3, r3, #1
 8005e8c:	441a      	add	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005e9a:	e02a      	b.n	8005ef2 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	085b      	lsrs	r3, r3, #1
 8005ea2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8005ea6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6852      	ldr	r2, [r2, #4]
 8005eae:	fbb3 f3f2 	udiv	r3, r3, r2
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005eb6:	e01c      	b.n	8005ef2 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005eb8:	f7fd f99a 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	085b      	lsrs	r3, r3, #1
 8005ec4:	441a      	add	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005ed2:	e00e      	b.n	8005ef2 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	085b      	lsrs	r3, r3, #1
 8005eda:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005eea:	e002      	b.n	8005ef2 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	74fb      	strb	r3, [r7, #19]
        break;
 8005ef0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	2b0f      	cmp	r3, #15
 8005ef6:	d908      	bls.n	8005f0a <UART_SetConfig+0x66e>
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005efe:	d204      	bcs.n	8005f0a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	60da      	str	r2, [r3, #12]
 8005f08:	e001      	b.n	8005f0e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005f1a:	7cfb      	ldrb	r3, [r7, #19]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3720      	adds	r7, #32
 8005f20:	46bd      	mov	sp, r7
 8005f22:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005f26:	bf00      	nop
 8005f28:	f4240000 	.word	0xf4240000

08005f2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f38:	f003 0301 	and.w	r3, r3, #1
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00a      	beq.n	8005f56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00a      	beq.n	8005f78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	430a      	orrs	r2, r1
 8005f76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7c:	f003 0304 	and.w	r3, r3, #4
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d00a      	beq.n	8005f9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	430a      	orrs	r2, r1
 8005f98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9e:	f003 0308 	and.w	r3, r3, #8
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00a      	beq.n	8005fbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc0:	f003 0310 	and.w	r3, r3, #16
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00a      	beq.n	8005fde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe2:	f003 0320 	and.w	r3, r3, #32
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00a      	beq.n	8006000 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006008:	2b00      	cmp	r3, #0
 800600a:	d01a      	beq.n	8006042 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006026:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800602a:	d10a      	bne.n	8006042 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00a      	beq.n	8006064 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	605a      	str	r2, [r3, #4]
  }
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af02      	add	r7, sp, #8
 8006076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800607e:	f7fa ff01 	bl	8000e84 <HAL_GetTick>
 8006082:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0308 	and.w	r3, r3, #8
 800608e:	2b08      	cmp	r3, #8
 8006090:	d10e      	bne.n	80060b0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006092:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 f82a 	bl	80060fa <UART_WaitOnFlagUntilTimeout>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e020      	b.n	80060f2 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0304 	and.w	r3, r3, #4
 80060ba:	2b04      	cmp	r3, #4
 80060bc:	d10e      	bne.n	80060dc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060c2:	9300      	str	r3, [sp, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 f814 	bl	80060fa <UART_WaitOnFlagUntilTimeout>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d001      	beq.n	80060dc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e00a      	b.n	80060f2 <UART_CheckIdleState+0x82>
    }
  }
  tok = &tokens[parser->toknext++];
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	1c59      	adds	r1, r3, #1
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	6051      	str	r1, [r2, #4]
 80086a8:	011b      	lsls	r3, r3, #4
 80086aa:	68ba      	ldr	r2, [r7, #8]
 80086ac:	4413      	add	r3, r2
 80086ae:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	f04f 32ff 	mov.w	r2, #4294967295
 80086b6:	609a      	str	r2, [r3, #8]
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	689a      	ldr	r2, [r3, #8]
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	2200      	movs	r2, #0
 80086c4:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 80086c6:	697b      	ldr	r3, [r7, #20]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	371c      	adds	r7, #28
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2220      	movs	r2, #32
 80060e0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2220      	movs	r2, #32
 80060e6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b084      	sub	sp, #16
 80060fe:	af00      	add	r7, sp, #0
 8006100:	60f8      	str	r0, [r7, #12]
 8006102:	60b9      	str	r1, [r7, #8]
 8006104:	603b      	str	r3, [r7, #0]
 8006106:	4613      	mov	r3, r2
 8006108:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800610a:	e02a      	b.n	8006162 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006112:	d026      	beq.n	8006162 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006114:	f7fa feb6 	bl	8000e84 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	69ba      	ldr	r2, [r7, #24]
 8006120:	429a      	cmp	r2, r3
 8006122:	d302      	bcc.n	800612a <UART_WaitOnFlagUntilTimeout+0x30>
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d11b      	bne.n	8006162 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006138:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0201 	bic.w	r2, r2, #1
 8006148:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2220      	movs	r2, #32
 800614e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2220      	movs	r2, #32
 8006154:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800615e:	2303      	movs	r3, #3
 8006160:	e00f      	b.n	8006182 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	69da      	ldr	r2, [r3, #28]
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	4013      	ands	r3, r2
 800616c:	68ba      	ldr	r2, [r7, #8]
 800616e:	429a      	cmp	r2, r3
 8006170:	bf0c      	ite	eq
 8006172:	2301      	moveq	r3, #1
 8006174:	2300      	movne	r3, #0
 8006176:	b2db      	uxtb	r3, r3
 8006178:	461a      	mov	r2, r3
 800617a:	79fb      	ldrb	r3, [r7, #7]
 800617c:	429a      	cmp	r2, r3
 800617e:	d0c5      	beq.n	800610c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800618a:	b480      	push	{r7}
 800618c:	b083      	sub	sp, #12
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80061a0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2220      	movs	r2, #32
 80061a6:	675a      	str	r2, [r3, #116]	; 0x74
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80061ca:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689a      	ldr	r2, [r3, #8]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f022 0201 	bic.w	r2, r2, #1
 80061da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2220      	movs	r2, #32
 80061e0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	661a      	str	r2, [r3, #96]	; 0x60
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006200:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0320 	and.w	r3, r3, #32
 800620c:	2b00      	cmp	r3, #0
 800620e:	d11e      	bne.n	800624e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006226:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0201 	bic.w	r2, r2, #1
 8006236:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689a      	ldr	r2, [r3, #8]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006246:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2220      	movs	r2, #32
 800624c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f002 fdec 	bl	8008e2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006254:	bf00      	nop
 8006256:	3710      	adds	r7, #16
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006268:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800626a:	68f8      	ldr	r0, [r7, #12]
 800626c:	f7ff fb02 	bl	8005874 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006270:	bf00      	nop
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006284:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800628a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006290:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800629c:	2b80      	cmp	r3, #128	; 0x80
 800629e:	d109      	bne.n	80062b4 <UART_DMAError+0x3c>
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	2b21      	cmp	r3, #33	; 0x21
 80062a4:	d106      	bne.n	80062b4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80062ae:	6978      	ldr	r0, [r7, #20]
 80062b0:	f7ff ff6b 	bl	800618a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062be:	2b40      	cmp	r3, #64	; 0x40
 80062c0:	d109      	bne.n	80062d6 <UART_DMAError+0x5e>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2b22      	cmp	r3, #34	; 0x22
 80062c6:	d106      	bne.n	80062d6 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80062d0:	6978      	ldr	r0, [r7, #20]
 80062d2:	f7ff ff6f 	bl	80061b4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062da:	f043 0210 	orr.w	r2, r3, #16
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062e2:	6978      	ldr	r0, [r7, #20]
 80062e4:	f7ff fad0 	bl	8005888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062e8:	bf00      	nop
 80062ea:	3718      	adds	r7, #24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f7ff faba 	bl	8005888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006314:	bf00      	nop
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006332:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2220      	movs	r2, #32
 8006338:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f7ff fa8d 	bl	8005860 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006346:	bf00      	nop
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800634e:	b580      	push	{r7, lr}
 8006350:	b084      	sub	sp, #16
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800635c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006362:	2b22      	cmp	r3, #34	; 0x22
 8006364:	d13a      	bne.n	80063dc <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800636c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800636e:	89bb      	ldrh	r3, [r7, #12]
 8006370:	b2d9      	uxtb	r1, r3
 8006372:	89fb      	ldrh	r3, [r7, #14]
 8006374:	b2da      	uxtb	r2, r3
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800637a:	400a      	ands	r2, r1
 800637c:	b2d2      	uxtb	r2, r2
 800637e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006384:	1c5a      	adds	r2, r3, #1
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006390:	b29b      	uxth	r3, r3
 8006392:	3b01      	subs	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d123      	bne.n	80063f0 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80063b6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	689a      	ldr	r2, [r3, #8]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0201 	bic.w	r2, r2, #1
 80063c6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2220      	movs	r2, #32
 80063cc:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f002 fd29 	bl	8008e2c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80063da:	e009      	b.n	80063f0 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	8b1b      	ldrh	r3, [r3, #24]
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f042 0208 	orr.w	r2, r2, #8
 80063ec:	b292      	uxth	r2, r2
 80063ee:	831a      	strh	r2, [r3, #24]
}
 80063f0:	bf00      	nop
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006406:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800640c:	2b22      	cmp	r3, #34	; 0x22
 800640e:	d13a      	bne.n	8006486 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006416:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800641e:	89ba      	ldrh	r2, [r7, #12]
 8006420:	89fb      	ldrh	r3, [r7, #14]
 8006422:	4013      	ands	r3, r2
 8006424:	b29a      	uxth	r2, r3
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800642e:	1c9a      	adds	r2, r3, #2
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800643a:	b29b      	uxth	r3, r3
 800643c:	3b01      	subs	r3, #1
 800643e:	b29a      	uxth	r2, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800644c:	b29b      	uxth	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d123      	bne.n	800649a <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006460:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	689a      	ldr	r2, [r3, #8]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f022 0201 	bic.w	r2, r2, #1
 8006470:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2220      	movs	r2, #32
 8006476:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f002 fcd4 	bl	8008e2c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006484:	e009      	b.n	800649a <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	8b1b      	ldrh	r3, [r3, #24]
 800648c:	b29a      	uxth	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f042 0208 	orr.w	r2, r2, #8
 8006496:	b292      	uxth	r2, r2
 8006498:	831a      	strh	r2, [r3, #24]
}
 800649a:	bf00      	nop
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b083      	sub	sp, #12
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
	...

080064b8 <SPI_write_command>:

/**
 * Select the register to read or write
 *
 */
uint8_t SPI_write_command(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel) {
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	460b      	mov	r3, r1
 80064c2:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef status;

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 80064c4:	2200      	movs	r2, #0
 80064c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80064ca:	4815      	ldr	r0, [pc, #84]	; (8006520 <SPI_write_command+0x68>)
 80064cc:	f7fb fa44 	bl	8001958 <HAL_GPIO_WritePin>

	uint8_t reg = RA8875_CMDWRITE;
 80064d0:	2380      	movs	r3, #128	; 0x80
 80064d2:	73bb      	strb	r3, [r7, #14]
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 80064d4:	f107 010e 	add.w	r1, r7, #14
 80064d8:	230a      	movs	r3, #10
 80064da:	2201      	movs	r2, #1
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7fd fce3 	bl	8003ea8 <HAL_SPI_Transmit>
 80064e2:	4603      	mov	r3, r0
 80064e4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80064e6:	7bfb      	ldrb	r3, [r7, #15]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d001      	beq.n	80064f0 <SPI_write_command+0x38>
		return DISPLAY_ERROR;
 80064ec:	23ff      	movs	r3, #255	; 0xff
 80064ee:	e013      	b.n	8006518 <SPI_write_command+0x60>

	status = HAL_SPI_Transmit(hspi, &reg_to_sel, 1, 10);
 80064f0:	1cf9      	adds	r1, r7, #3
 80064f2:	230a      	movs	r3, #10
 80064f4:	2201      	movs	r2, #1
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f7fd fcd6 	bl	8003ea8 <HAL_SPI_Transmit>
 80064fc:	4603      	mov	r3, r0
 80064fe:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8006500:	7bfb      	ldrb	r3, [r7, #15]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d001      	beq.n	800650a <SPI_write_command+0x52>
		return DISPLAY_ERROR;
 8006506:	23ff      	movs	r3, #255	; 0xff
 8006508:	e006      	b.n	8006518 <SPI_write_command+0x60>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 800650a:	2201      	movs	r2, #1
 800650c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006510:	4803      	ldr	r0, [pc, #12]	; (8006520 <SPI_write_command+0x68>)
 8006512:	f7fb fa21 	bl	8001958 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8006516:	2300      	movs	r3, #0
}
 8006518:	4618      	mov	r0, r3
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	48001000 	.word	0x48001000

08006524 <SPI_read_data>:

/**
 * Read the data from the current register
 *
 */
uint8_t SPI_read_data(SPI_HandleTypeDef* hspi, uint8_t* Rxdata) {
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAREAD;
 800652e:	2340      	movs	r3, #64	; 0x40
 8006530:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8006532:	2200      	movs	r2, #0
 8006534:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006538:	4814      	ldr	r0, [pc, #80]	; (800658c <SPI_read_data+0x68>)
 800653a:	f7fb fa0d 	bl	8001958 <HAL_GPIO_WritePin>

	// write READ command to slave and read the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 800653e:	f107 010e 	add.w	r1, r7, #14
 8006542:	230a      	movs	r3, #10
 8006544:	2201      	movs	r2, #1
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f7fd fcae 	bl	8003ea8 <HAL_SPI_Transmit>
 800654c:	4603      	mov	r3, r0
 800654e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <SPI_read_data+0x36>
		return DISPLAY_ERROR;
 8006556:	23ff      	movs	r3, #255	; 0xff
 8006558:	e013      	b.n	8006582 <SPI_read_data+0x5e>

	status = HAL_SPI_Receive(hspi, Rxdata, 1, 10);
 800655a:	230a      	movs	r3, #10
 800655c:	2201      	movs	r2, #1
 800655e:	6839      	ldr	r1, [r7, #0]
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f7fd fe07 	bl	8004174 <HAL_SPI_Receive>
 8006566:	4603      	mov	r3, r0
 8006568:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 800656a:	7bfb      	ldrb	r3, [r7, #15]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d001      	beq.n	8006574 <SPI_read_data+0x50>
		return DISPLAY_ERROR;
 8006570:	23ff      	movs	r3, #255	; 0xff
 8006572:	e006      	b.n	8006582 <SPI_read_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8006574:	2201      	movs	r2, #1
 8006576:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800657a:	4804      	ldr	r0, [pc, #16]	; (800658c <SPI_read_data+0x68>)
 800657c:	f7fb f9ec 	bl	8001958 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	48001000 	.word	0x48001000

08006590 <SPI_write_data>:

/**
 * Write the data to the current register
 *
 */
uint8_t SPI_write_data(SPI_HandleTypeDef* hspi, uint8_t* TxData) {
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAWRITE;
 800659a:	2300      	movs	r3, #0
 800659c:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 800659e:	2200      	movs	r2, #0
 80065a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065a4:	4814      	ldr	r0, [pc, #80]	; (80065f8 <SPI_write_data+0x68>)
 80065a6:	f7fb f9d7 	bl	8001958 <HAL_GPIO_WritePin>

	// write WRITE command to slave and write the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 80065aa:	f107 010e 	add.w	r1, r7, #14
 80065ae:	230a      	movs	r3, #10
 80065b0:	2201      	movs	r2, #1
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7fd fc78 	bl	8003ea8 <HAL_SPI_Transmit>
 80065b8:	4603      	mov	r3, r0
 80065ba:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80065bc:	7bfb      	ldrb	r3, [r7, #15]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d001      	beq.n	80065c6 <SPI_write_data+0x36>
		return DISPLAY_ERROR;
 80065c2:	23ff      	movs	r3, #255	; 0xff
 80065c4:	e013      	b.n	80065ee <SPI_write_data+0x5e>

	status = HAL_SPI_Transmit(hspi, TxData, 1, 10);
 80065c6:	230a      	movs	r3, #10
 80065c8:	2201      	movs	r2, #1
 80065ca:	6839      	ldr	r1, [r7, #0]
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f7fd fc6b 	bl	8003ea8 <HAL_SPI_Transmit>
 80065d2:	4603      	mov	r3, r0
 80065d4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80065d6:	7bfb      	ldrb	r3, [r7, #15]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d001      	beq.n	80065e0 <SPI_write_data+0x50>
		return DISPLAY_ERROR;
 80065dc:	23ff      	movs	r3, #255	; 0xff
 80065de:	e006      	b.n	80065ee <SPI_write_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 80065e0:	2201      	movs	r2, #1
 80065e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065e6:	4804      	ldr	r0, [pc, #16]	; (80065f8 <SPI_write_data+0x68>)
 80065e8:	f7fb f9b6 	bl	8001958 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3710      	adds	r7, #16
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	48001000 	.word	0x48001000

080065fc <SPI_read_register>:
/**
 *  Select the register to read from and transmit the data using TxData
 *  Rxdata will be the returned data
 *
 */
uint8_t SPI_read_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* Rxdata) {
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b086      	sub	sp, #24
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	460b      	mov	r3, r1
 8006606:	607a      	str	r2, [r7, #4]
 8006608:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	// issue a read coomand and read data
	ret = SPI_write_command(hspi, reg_to_sel);
 800660a:	7afb      	ldrb	r3, [r7, #11]
 800660c:	4619      	mov	r1, r3
 800660e:	68f8      	ldr	r0, [r7, #12]
 8006610:	f7ff ff52 	bl	80064b8 <SPI_write_command>
 8006614:	4603      	mov	r3, r0
 8006616:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8006618:	7dfb      	ldrb	r3, [r7, #23]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d001      	beq.n	8006622 <SPI_read_register+0x26>
		return DISPLAY_ERROR;
 800661e:	23ff      	movs	r3, #255	; 0xff
 8006620:	e00b      	b.n	800663a <SPI_read_register+0x3e>

	ret = SPI_read_data(hspi, Rxdata);
 8006622:	6879      	ldr	r1, [r7, #4]
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f7ff ff7d 	bl	8006524 <SPI_read_data>
 800662a:	4603      	mov	r3, r0
 800662c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800662e:	7dfb      	ldrb	r3, [r7, #23]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <SPI_read_register+0x3c>
		return DISPLAY_ERROR;
 8006634:	23ff      	movs	r3, #255	; 0xff
 8006636:	e000      	b.n	800663a <SPI_read_register+0x3e>

	return DISPLAY_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <SPI_write_register>:

/**
 *  Select the register to write to and transmit the data using TxData
 *
 */
uint8_t SPI_write_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* TxData) {
 8006642:	b580      	push	{r7, lr}
 8006644:	b086      	sub	sp, #24
 8006646:	af00      	add	r7, sp, #0
 8006648:	60f8      	str	r0, [r7, #12]
 800664a:	460b      	mov	r3, r1
 800664c:	607a      	str	r2, [r7, #4]
 800664e:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	ret = SPI_write_command(hspi, reg_to_sel);
 8006650:	7afb      	ldrb	r3, [r7, #11]
 8006652:	4619      	mov	r1, r3
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f7ff ff2f 	bl	80064b8 <SPI_write_command>
 800665a:	4603      	mov	r3, r0
 800665c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800665e:	7dfb      	ldrb	r3, [r7, #23]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d001      	beq.n	8006668 <SPI_write_register+0x26>
		return DISPLAY_ERROR;
 8006664:	23ff      	movs	r3, #255	; 0xff
 8006666:	e00b      	b.n	8006680 <SPI_write_register+0x3e>

	ret = SPI_write_data(hspi, TxData);
 8006668:	6879      	ldr	r1, [r7, #4]
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f7ff ff90 	bl	8006590 <SPI_write_data>
 8006670:	4603      	mov	r3, r0
 8006672:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8006674:	7dfb      	ldrb	r3, [r7, #23]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d001      	beq.n	800667e <SPI_write_register+0x3c>
		return DISPLAY_ERROR;
 800667a:	23ff      	movs	r3, #255	; 0xff
 800667c:	e000      	b.n	8006680 <SPI_write_register+0x3e>

	return DISPLAY_OK;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3718      	adds	r7, #24
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <wait_poll>:
/**
 *  Select the register to write to and transmit the data using TxData
 *	return true if expected status has been reached
 *  return false if SPI_read has errors
 */
bool wait_poll(SPI_HandleTypeDef* hspi,uint8_t reg_to_sel, uint8_t wait_flag) {
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	460b      	mov	r3, r1
 8006692:	70fb      	strb	r3, [r7, #3]
 8006694:	4613      	mov	r3, r2
 8006696:	70bb      	strb	r3, [r7, #2]
	uint8_t RxData;
	uint8_t ret;
	// wait for the command to finish
	while(1) {
		RxData = 0;
 8006698:	2300      	movs	r3, #0
 800669a:	73bb      	strb	r3, [r7, #14]
		ret = SPI_read_register(hspi, reg_to_sel, &RxData);
 800669c:	f107 020e 	add.w	r2, r7, #14
 80066a0:	78fb      	ldrb	r3, [r7, #3]
 80066a2:	4619      	mov	r1, r3
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff ffa9 	bl	80065fc <SPI_read_register>
 80066aa:	4603      	mov	r3, r0
 80066ac:	73fb      	strb	r3, [r7, #15]
		if(ret != DISPLAY_OK)
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d001      	beq.n	80066b8 <wait_poll+0x30>
			return false;
 80066b4:	2300      	movs	r3, #0
 80066b6:	e006      	b.n	80066c6 <wait_poll+0x3e>
		if(!(RxData & wait_flag))
 80066b8:	7bba      	ldrb	r2, [r7, #14]
 80066ba:	78bb      	ldrb	r3, [r7, #2]
 80066bc:	4013      	ands	r3, r2
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d1e9      	bne.n	8006698 <wait_poll+0x10>
			return true;
 80066c4:	2301      	movs	r3, #1
	}
	// unreach but return to avoid compiler yelling
	return false;
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <rect_helper>:
 *	|					   |
 *	|					   |
 *	|					   |
 *	Y  X----------------X1 Y
 */
void rect_helper(SPI_HandleTypeDef* hspi, int16_t x, int16_t y, int16_t x1, int16_t y1, uint16_t color, bool filled){
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b086      	sub	sp, #24
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	60f8      	str	r0, [r7, #12]
 80066d6:	4608      	mov	r0, r1
 80066d8:	4611      	mov	r1, r2
 80066da:	461a      	mov	r2, r3
 80066dc:	4603      	mov	r3, r0
 80066de:	817b      	strh	r3, [r7, #10]
 80066e0:	460b      	mov	r3, r1
 80066e2:	813b      	strh	r3, [r7, #8]
 80066e4:	4613      	mov	r3, r2
 80066e6:	80fb      	strh	r3, [r7, #6]
	uint8_t TxData = 0;
 80066e8:	2300      	movs	r3, #0
 80066ea:	75fb      	strb	r3, [r7, #23]

	// Set X
	SPI_write_command(hspi, 0x91);
 80066ec:	2191      	movs	r1, #145	; 0x91
 80066ee:	68f8      	ldr	r0, [r7, #12]
 80066f0:	f7ff fee2 	bl	80064b8 <SPI_write_command>
	TxData = x;
 80066f4:	897b      	ldrh	r3, [r7, #10]
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80066fa:	f107 0317 	add.w	r3, r7, #23
 80066fe:	4619      	mov	r1, r3
 8006700:	68f8      	ldr	r0, [r7, #12]
 8006702:	f7ff ff45 	bl	8006590 <SPI_write_data>
	SPI_write_command(hspi, 0x92);
 8006706:	2192      	movs	r1, #146	; 0x92
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f7ff fed5 	bl	80064b8 <SPI_write_command>
	TxData = x >> 8;
 800670e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006712:	121b      	asrs	r3, r3, #8
 8006714:	b21b      	sxth	r3, r3
 8006716:	b2db      	uxtb	r3, r3
 8006718:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800671a:	f107 0317 	add.w	r3, r7, #23
 800671e:	4619      	mov	r1, r3
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f7ff ff35 	bl	8006590 <SPI_write_data>

	// Set Y
	SPI_write_command(hspi, 0x93);
 8006726:	2193      	movs	r1, #147	; 0x93
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f7ff fec5 	bl	80064b8 <SPI_write_command>
	TxData = y;
 800672e:	893b      	ldrh	r3, [r7, #8]
 8006730:	b2db      	uxtb	r3, r3
 8006732:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8006734:	f107 0317 	add.w	r3, r7, #23
 8006738:	4619      	mov	r1, r3
 800673a:	68f8      	ldr	r0, [r7, #12]
 800673c:	f7ff ff28 	bl	8006590 <SPI_write_data>
	SPI_write_command(hspi, 0x94);
 8006740:	2194      	movs	r1, #148	; 0x94
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f7ff feb8 	bl	80064b8 <SPI_write_command>
	TxData = y >> 8;
 8006748:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800674c:	121b      	asrs	r3, r3, #8
 800674e:	b21b      	sxth	r3, r3
 8006750:	b2db      	uxtb	r3, r3
 8006752:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8006754:	f107 0317 	add.w	r3, r7, #23
 8006758:	4619      	mov	r1, r3
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f7ff ff18 	bl	8006590 <SPI_write_data>

	// set X1
	SPI_write_command(hspi, 0x95);
 8006760:	2195      	movs	r1, #149	; 0x95
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7ff fea8 	bl	80064b8 <SPI_write_command>
	TxData = x1;
 8006768:	88fb      	ldrh	r3, [r7, #6]
 800676a:	b2db      	uxtb	r3, r3
 800676c:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800676e:	f107 0317 	add.w	r3, r7, #23
 8006772:	4619      	mov	r1, r3
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f7ff ff0b 	bl	8006590 <SPI_write_data>
	SPI_write_command(hspi, 0x96);
 800677a:	2196      	movs	r1, #150	; 0x96
 800677c:	68f8      	ldr	r0, [r7, #12]
 800677e:	f7ff fe9b 	bl	80064b8 <SPI_write_command>
	TxData = x1 >> 8;
 8006782:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006786:	121b      	asrs	r3, r3, #8
 8006788:	b21b      	sxth	r3, r3
 800678a:	b2db      	uxtb	r3, r3
 800678c:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800678e:	f107 0317 	add.w	r3, r7, #23
 8006792:	4619      	mov	r1, r3
 8006794:	68f8      	ldr	r0, [r7, #12]
 8006796:	f7ff fefb 	bl	8006590 <SPI_write_data>

	// set Y1
	SPI_write_command(hspi, 0x97);
 800679a:	2197      	movs	r1, #151	; 0x97
 800679c:	68f8      	ldr	r0, [r7, #12]
 800679e:	f7ff fe8b 	bl	80064b8 <SPI_write_command>
	TxData = y1;
 80067a2:	8c3b      	ldrh	r3, [r7, #32]
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80067a8:	f107 0317 	add.w	r3, r7, #23
 80067ac:	4619      	mov	r1, r3
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f7ff feee 	bl	8006590 <SPI_write_data>
	SPI_write_command(hspi, 0x98);
 80067b4:	2198      	movs	r1, #152	; 0x98
 80067b6:	68f8      	ldr	r0, [r7, #12]
 80067b8:	f7ff fe7e 	bl	80064b8 <SPI_write_command>
	TxData = y1 >> 8;
 80067bc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80067c0:	121b      	asrs	r3, r3, #8
 80067c2:	b21b      	sxth	r3, r3
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80067c8:	f107 0317 	add.w	r3, r7, #23
 80067cc:	4619      	mov	r1, r3
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f7ff fede 	bl	8006590 <SPI_write_data>

	// set Color
	SPI_write_command(hspi, 0x63);
 80067d4:	2163      	movs	r1, #99	; 0x63
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f7ff fe6e 	bl	80064b8 <SPI_write_command>
	TxData = (color & 0xf800) >> 11;
 80067dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80067de:	0adb      	lsrs	r3, r3, #11
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80067e6:	f107 0317 	add.w	r3, r7, #23
 80067ea:	4619      	mov	r1, r3
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f7ff fecf 	bl	8006590 <SPI_write_data>
	SPI_write_command(hspi, 0x64);
 80067f2:	2164      	movs	r1, #100	; 0x64
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f7ff fe5f 	bl	80064b8 <SPI_write_command>
	TxData = (color & 0x07e0) >> 5;
 80067fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80067fc:	115b      	asrs	r3, r3, #5
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006804:	b2db      	uxtb	r3, r3
 8006806:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8006808:	f107 0317 	add.w	r3, r7, #23
 800680c:	4619      	mov	r1, r3
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f7ff febe 	bl	8006590 <SPI_write_data>
	SPI_write_command(hspi, 0x65);
 8006814:	2165      	movs	r1, #101	; 0x65
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f7ff fe4e 	bl	80064b8 <SPI_write_command>
	TxData = color & 0x001f;
 800681c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800681e:	b2db      	uxtb	r3, r3
 8006820:	f003 031f 	and.w	r3, r3, #31
 8006824:	b2db      	uxtb	r3, r3
 8006826:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8006828:	f107 0317 	add.w	r3, r7, #23
 800682c:	4619      	mov	r1, r3
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f7ff feae 	bl	8006590 <SPI_write_data>

	// Draw
	SPI_write_command(hspi, RA8875_DCR);
 8006834:	2190      	movs	r1, #144	; 0x90
 8006836:	68f8      	ldr	r0, [r7, #12]
 8006838:	f7ff fe3e 	bl	80064b8 <SPI_write_command>
	if(filled == true) {
 800683c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006840:	2b01      	cmp	r3, #1
 8006842:	d108      	bne.n	8006856 <rect_helper+0x188>
		TxData = 0xB0;
 8006844:	23b0      	movs	r3, #176	; 0xb0
 8006846:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 8006848:	f107 0317 	add.w	r3, r7, #23
 800684c:	4619      	mov	r1, r3
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f7ff fe9e 	bl	8006590 <SPI_write_data>
 8006854:	e007      	b.n	8006866 <rect_helper+0x198>
	} else {
		TxData = 0x90;
 8006856:	2390      	movs	r3, #144	; 0x90
 8006858:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 800685a:	f107 0317 	add.w	r3, r7, #23
 800685e:	4619      	mov	r1, r3
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f7ff fe95 	bl	8006590 <SPI_write_data>
	}

	wait_poll(hspi, RA8875_DCR, RA8875_DCR_LINESQUTRI_STATUS);
 8006866:	2280      	movs	r2, #128	; 0x80
 8006868:	2190      	movs	r1, #144	; 0x90
 800686a:	68f8      	ldr	r0, [r7, #12]
 800686c:	f7ff ff0c 	bl	8006688 <wait_poll>
}
 8006870:	bf00      	nop
 8006872:	3718      	adds	r7, #24
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <initialize_PLL>:

/**
 * Initialize the PLL
 *
 */
uint8_t initialize_PLL(SPI_HandleTypeDef* hspi){
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8006880:	2300      	movs	r3, #0
 8006882:	73fb      	strb	r3, [r7, #15]
	uint8_t TxData = 0;
 8006884:	2300      	movs	r3, #0
 8006886:	73bb      	strb	r3, [r7, #14]

	TxData = RA8875_PLLC1_PLLDIV1 + 11;
 8006888:	230b      	movs	r3, #11
 800688a:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi, RA8875_PLLC1, &TxData);
 800688c:	f107 030e 	add.w	r3, r7, #14
 8006890:	461a      	mov	r2, r3
 8006892:	2188      	movs	r1, #136	; 0x88
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7ff fed4 	bl	8006642 <SPI_write_register>
 800689a:	4603      	mov	r3, r0
 800689c:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 800689e:	7bfb      	ldrb	r3, [r7, #15]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d001      	beq.n	80068a8 <initialize_PLL+0x30>
		return DISPLAY_ERROR;
 80068a4:	23ff      	movs	r3, #255	; 0xff
 80068a6:	e016      	b.n	80068d6 <initialize_PLL+0x5e>
	HAL_Delay(1);
 80068a8:	2001      	movs	r0, #1
 80068aa:	f7fa faf7 	bl	8000e9c <HAL_Delay>

	TxData = RA8875_PLLC2_DIV4;
 80068ae:	2302      	movs	r3, #2
 80068b0:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi,  RA8875_PLLC2, &TxData);
 80068b2:	f107 030e 	add.w	r3, r7, #14
 80068b6:	461a      	mov	r2, r3
 80068b8:	2189      	movs	r1, #137	; 0x89
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7ff fec1 	bl	8006642 <SPI_write_register>
 80068c0:	4603      	mov	r3, r0
 80068c2:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 80068c4:	7bfb      	ldrb	r3, [r7, #15]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <initialize_PLL+0x56>
		return DISPLAY_ERROR;
 80068ca:	23ff      	movs	r3, #255	; 0xff
 80068cc:	e003      	b.n	80068d6 <initialize_PLL+0x5e>
	HAL_Delay(1);
 80068ce:	2001      	movs	r0, #1
 80068d0:	f7fa fae4 	bl	8000e9c <HAL_Delay>

	return DISPLAY_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
	...

080068e0 <initialize_driverIC>:

/**
 *  Initialize the driver IC (clock setup, etc etc)
 */
uint8_t initialize_driverIC(SPI_HandleTypeDef* hspi){
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b086      	sub	sp, #24
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 80068e8:	2300      	movs	r3, #0
 80068ea:	75fb      	strb	r3, [r7, #23]
	uint8_t TxData = 0;
 80068ec:	2300      	movs	r3, #0
 80068ee:	733b      	strb	r3, [r7, #12]

	// Timing value
	uint8_t   pixclk = RA8875_PCSR_PDATL | RA8875_PCSR_2CLK;
 80068f0:	2381      	movs	r3, #129	; 0x81
 80068f2:	75bb      	strb	r3, [r7, #22]
	uint8_t   hsync_nondisp = 26;
 80068f4:	231a      	movs	r3, #26
 80068f6:	757b      	strb	r3, [r7, #21]
	uint8_t   hsync_start = 32;
 80068f8:	2320      	movs	r3, #32
 80068fa:	753b      	strb	r3, [r7, #20]
	uint8_t   hsync_pw = 96;
 80068fc:	2360      	movs	r3, #96	; 0x60
 80068fe:	74fb      	strb	r3, [r7, #19]
	uint8_t   hsync_finetune = 0;
 8006900:	2300      	movs	r3, #0
 8006902:	74bb      	strb	r3, [r7, #18]
	uint16_t  vsync_nondisp = 32;
 8006904:	2320      	movs	r3, #32
 8006906:	823b      	strh	r3, [r7, #16]
	uint16_t  vsync_start = 23;
 8006908:	2317      	movs	r3, #23
 800690a:	81fb      	strh	r3, [r7, #14]
	uint8_t   vsync_pw = 2;
 800690c:	2302      	movs	r3, #2
 800690e:	737b      	strb	r3, [r7, #13]
	display_voffset = 0; // vertical offset can be changed over here
 8006910:	4bd0      	ldr	r3, [pc, #832]	; (8006c54 <initialize_driverIC+0x374>)
 8006912:	2200      	movs	r2, #0
 8006914:	701a      	strb	r2, [r3, #0]

	initialize_PLL(hspi);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f7ff ffae 	bl	8006878 <initialize_PLL>

	TxData = RA8875_SYSR_16BPP | RA8875_SYSR_MCU8;
 800691c:	230c      	movs	r3, #12
 800691e:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_SYSR , &TxData);
 8006920:	f107 030c 	add.w	r3, r7, #12
 8006924:	461a      	mov	r2, r3
 8006926:	2110      	movs	r1, #16
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f7ff fe8a 	bl	8006642 <SPI_write_register>
 800692e:	4603      	mov	r3, r0
 8006930:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8006932:	7dfb      	ldrb	r3, [r7, #23]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <initialize_driverIC+0x5c>
		return DISPLAY_ERROR;
 8006938:	23ff      	movs	r3, #255	; 0xff
 800693a:	e1a2      	b.n	8006c82 <initialize_driverIC+0x3a2>

	TxData = pixclk;
 800693c:	7dbb      	ldrb	r3, [r7, #22]
 800693e:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_PCSR , &TxData);
 8006940:	f107 030c 	add.w	r3, r7, #12
 8006944:	461a      	mov	r2, r3
 8006946:	2104      	movs	r1, #4
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f7ff fe7a 	bl	8006642 <SPI_write_register>
 800694e:	4603      	mov	r3, r0
 8006950:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8006952:	7dfb      	ldrb	r3, [r7, #23]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <initialize_driverIC+0x7c>
		return DISPLAY_ERROR;
 8006958:	23ff      	movs	r3, #255	; 0xff
 800695a:	e192      	b.n	8006c82 <initialize_driverIC+0x3a2>
	HAL_Delay(1);
 800695c:	2001      	movs	r0, #1
 800695e:	f7fa fa9d 	bl	8000e9c <HAL_Delay>

	// Starting to set all the registers
	// return if errors occur in each segment (easier to debug)

	/* Horizontal settings registers */
	TxData = (display_width / 8) - 1;
 8006962:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006966:	08db      	lsrs	r3, r3, #3
 8006968:	b29b      	uxth	r3, r3
 800696a:	b2db      	uxtb	r3, r3
 800696c:	3b01      	subs	r3, #1
 800696e:	b2db      	uxtb	r3, r3
 8006970:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HDWR , &TxData);
 8006972:	f107 030c 	add.w	r3, r7, #12
 8006976:	461a      	mov	r2, r3
 8006978:	2114      	movs	r1, #20
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7ff fe61 	bl	8006642 <SPI_write_register>
 8006980:	4603      	mov	r3, r0
 8006982:	461a      	mov	r2, r3
 8006984:	7dfb      	ldrb	r3, [r7, #23]
 8006986:	4313      	orrs	r3, r2
 8006988:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HNDFTR_DE_HIGH + hsync_finetune;
 800698a:	7cbb      	ldrb	r3, [r7, #18]
 800698c:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDFTR , &TxData);
 800698e:	f107 030c 	add.w	r3, r7, #12
 8006992:	461a      	mov	r2, r3
 8006994:	2115      	movs	r1, #21
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff fe53 	bl	8006642 <SPI_write_register>
 800699c:	4603      	mov	r3, r0
 800699e:	461a      	mov	r2, r3
 80069a0:	7dfb      	ldrb	r3, [r7, #23]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	75fb      	strb	r3, [r7, #23]
	TxData =  (hsync_nondisp - hsync_finetune - 2) / 8;
 80069a6:	7d7a      	ldrb	r2, [r7, #21]
 80069a8:	7cbb      	ldrb	r3, [r7, #18]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	3b02      	subs	r3, #2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	da00      	bge.n	80069b4 <initialize_driverIC+0xd4>
 80069b2:	3307      	adds	r3, #7
 80069b4:	10db      	asrs	r3, r3, #3
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDR , &TxData);
 80069ba:	f107 030c 	add.w	r3, r7, #12
 80069be:	461a      	mov	r2, r3
 80069c0:	2116      	movs	r1, #22
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7ff fe3d 	bl	8006642 <SPI_write_register>
 80069c8:	4603      	mov	r3, r0
 80069ca:	461a      	mov	r2, r3
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	75fb      	strb	r3, [r7, #23]
	TxData = hsync_start / 8 - 1;
 80069d2:	7d3b      	ldrb	r3, [r7, #20]
 80069d4:	08db      	lsrs	r3, r3, #3
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSTR , &TxData);
 80069de:	f107 030c 	add.w	r3, r7, #12
 80069e2:	461a      	mov	r2, r3
 80069e4:	2117      	movs	r1, #23
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7ff fe2b 	bl	8006642 <SPI_write_register>
 80069ec:	4603      	mov	r3, r0
 80069ee:	461a      	mov	r2, r3
 80069f0:	7dfb      	ldrb	r3, [r7, #23]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HPWR_LOW + (hsync_pw / 8 - 1);
 80069f6:	7cfb      	ldrb	r3, [r7, #19]
 80069f8:	08db      	lsrs	r3, r3, #3
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	3b01      	subs	r3, #1
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HPWR , &TxData);
 8006a02:	f107 030c 	add.w	r3, r7, #12
 8006a06:	461a      	mov	r2, r3
 8006a08:	2118      	movs	r1, #24
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f7ff fe19 	bl	8006642 <SPI_write_register>
 8006a10:	4603      	mov	r3, r0
 8006a12:	461a      	mov	r2, r3
 8006a14:	7dfb      	ldrb	r3, [r7, #23]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8006a1a:	7dfb      	ldrb	r3, [r7, #23]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d001      	beq.n	8006a24 <initialize_driverIC+0x144>
		return DISPLAY_ERROR;
 8006a20:	23ff      	movs	r3, #255	; 0xff
 8006a22:	e12e      	b.n	8006c82 <initialize_driverIC+0x3a2>

	/* Vertical settings registers */
	TxData = (display_height - 1 + display_voffset) & 0xFF;
 8006a24:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006a28:	b2da      	uxtb	r2, r3
 8006a2a:	4b8a      	ldr	r3, [pc, #552]	; (8006c54 <initialize_driverIC+0x374>)
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	4413      	add	r3, r2
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	3b01      	subs	r3, #1
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR0 , &TxData);
 8006a38:	f107 030c 	add.w	r3, r7, #12
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	2119      	movs	r1, #25
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f7ff fdfe 	bl	8006642 <SPI_write_register>
 8006a46:	4603      	mov	r3, r0
 8006a48:	461a      	mov	r2, r3
 8006a4a:	7dfb      	ldrb	r3, [r7, #23]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 8006a50:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006a54:	3b01      	subs	r3, #1
 8006a56:	4a7f      	ldr	r2, [pc, #508]	; (8006c54 <initialize_driverIC+0x374>)
 8006a58:	7812      	ldrb	r2, [r2, #0]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	121b      	asrs	r3, r3, #8
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR1 , &TxData);
 8006a62:	f107 030c 	add.w	r3, r7, #12
 8006a66:	461a      	mov	r2, r3
 8006a68:	211a      	movs	r1, #26
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7ff fde9 	bl	8006642 <SPI_write_register>
 8006a70:	4603      	mov	r3, r0
 8006a72:	461a      	mov	r2, r3
 8006a74:	7dfb      	ldrb	r3, [r7, #23]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp - 1;
 8006a7a:	8a3b      	ldrh	r3, [r7, #16]
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR0 , &TxData);
 8006a84:	f107 030c 	add.w	r3, r7, #12
 8006a88:	461a      	mov	r2, r3
 8006a8a:	211b      	movs	r1, #27
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f7ff fdd8 	bl	8006642 <SPI_write_register>
 8006a92:	4603      	mov	r3, r0
 8006a94:	461a      	mov	r2, r3
 8006a96:	7dfb      	ldrb	r3, [r7, #23]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp >> 8;
 8006a9c:	8a3b      	ldrh	r3, [r7, #16]
 8006a9e:	0a1b      	lsrs	r3, r3, #8
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR1 , &TxData);
 8006aa6:	f107 030c 	add.w	r3, r7, #12
 8006aaa:	461a      	mov	r2, r3
 8006aac:	211c      	movs	r1, #28
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7ff fdc7 	bl	8006642 <SPI_write_register>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	7dfb      	ldrb	r3, [r7, #23]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start - 1;
 8006abe:	89fb      	ldrh	r3, [r7, #14]
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR0 , &TxData);
 8006ac8:	f107 030c 	add.w	r3, r7, #12
 8006acc:	461a      	mov	r2, r3
 8006ace:	211d      	movs	r1, #29
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f7ff fdb6 	bl	8006642 <SPI_write_register>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	461a      	mov	r2, r3
 8006ada:	7dfb      	ldrb	r3, [r7, #23]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start >> 8;
 8006ae0:	89fb      	ldrh	r3, [r7, #14]
 8006ae2:	0a1b      	lsrs	r3, r3, #8
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR1 , &TxData);
 8006aea:	f107 030c 	add.w	r3, r7, #12
 8006aee:	461a      	mov	r2, r3
 8006af0:	211e      	movs	r1, #30
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7ff fda5 	bl	8006642 <SPI_write_register>
 8006af8:	4603      	mov	r3, r0
 8006afa:	461a      	mov	r2, r3
 8006afc:	7dfb      	ldrb	r3, [r7, #23]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_VPWR_LOW + vsync_pw - 1;
 8006b02:	7b7b      	ldrb	r3, [r7, #13]
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VPWR , &TxData);
 8006b0a:	f107 030c 	add.w	r3, r7, #12
 8006b0e:	461a      	mov	r2, r3
 8006b10:	211f      	movs	r1, #31
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f7ff fd95 	bl	8006642 <SPI_write_register>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8006b22:	7dfb      	ldrb	r3, [r7, #23]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d001      	beq.n	8006b2c <initialize_driverIC+0x24c>
		return DISPLAY_ERROR;
 8006b28:	23ff      	movs	r3, #255	; 0xff
 8006b2a:	e0aa      	b.n	8006c82 <initialize_driverIC+0x3a2>

	/* Set active window X */
	TxData = 0;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW0 , &TxData);
 8006b30:	f107 030c 	add.w	r3, r7, #12
 8006b34:	461a      	mov	r2, r3
 8006b36:	2130      	movs	r1, #48	; 0x30
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f7ff fd82 	bl	8006642 <SPI_write_register>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	461a      	mov	r2, r3
 8006b42:	7dfb      	ldrb	r3, [r7, #23]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	75fb      	strb	r3, [r7, #23]
	TxData = 0;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW1 , &TxData);
 8006b4c:	f107 030c 	add.w	r3, r7, #12
 8006b50:	461a      	mov	r2, r3
 8006b52:	2131      	movs	r1, #49	; 0x31
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f7ff fd74 	bl	8006642 <SPI_write_register>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	7dfb      	ldrb	r3, [r7, #23]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_width - 1) & 0xFF;
 8006b64:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW0 , &TxData);
 8006b70:	f107 030c 	add.w	r3, r7, #12
 8006b74:	461a      	mov	r2, r3
 8006b76:	2134      	movs	r1, #52	; 0x34
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f7ff fd62 	bl	8006642 <SPI_write_register>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	461a      	mov	r2, r3
 8006b82:	7dfb      	ldrb	r3, [r7, #23]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	75fb      	strb	r3, [r7, #23]
	TxData = (display_width - 1) >> 8;
 8006b88:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	121b      	asrs	r3, r3, #8
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW1 , &TxData);
 8006b94:	f107 030c 	add.w	r3, r7, #12
 8006b98:	461a      	mov	r2, r3
 8006b9a:	2135      	movs	r1, #53	; 0x35
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7ff fd50 	bl	8006642 <SPI_write_register>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	7dfb      	ldrb	r3, [r7, #23]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d001      	beq.n	8006bb6 <initialize_driverIC+0x2d6>
		return DISPLAY_ERROR;
 8006bb2:	23ff      	movs	r3, #255	; 0xff
 8006bb4:	e065      	b.n	8006c82 <initialize_driverIC+0x3a2>

	/* Set active window Y */
	TxData = 0 + display_voffset;
 8006bb6:	4b27      	ldr	r3, [pc, #156]	; (8006c54 <initialize_driverIC+0x374>)
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW0 , &TxData);
 8006bbc:	f107 030c 	add.w	r3, r7, #12
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	2132      	movs	r1, #50	; 0x32
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f7ff fd3c 	bl	8006642 <SPI_write_register>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	461a      	mov	r2, r3
 8006bce:	7dfb      	ldrb	r3, [r7, #23]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	75fb      	strb	r3, [r7, #23]
	TxData = 0 + display_voffset;
 8006bd4:	4b1f      	ldr	r3, [pc, #124]	; (8006c54 <initialize_driverIC+0x374>)
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW1 , &TxData);
 8006bda:	f107 030c 	add.w	r3, r7, #12
 8006bde:	461a      	mov	r2, r3
 8006be0:	2133      	movs	r1, #51	; 0x33
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f7ff fd2d 	bl	8006642 <SPI_write_register>
 8006be8:	4603      	mov	r3, r0
 8006bea:	461a      	mov	r2, r3
 8006bec:	7dfb      	ldrb	r3, [r7, #23]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_height - 1 + display_voffset) & 0xFF;
 8006bf2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	4b16      	ldr	r3, [pc, #88]	; (8006c54 <initialize_driverIC+0x374>)
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	3b01      	subs	r3, #1
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW0 , &TxData);
 8006c06:	f107 030c 	add.w	r3, r7, #12
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	2136      	movs	r1, #54	; 0x36
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7ff fd17 	bl	8006642 <SPI_write_register>
 8006c14:	4603      	mov	r3, r0
 8006c16:	461a      	mov	r2, r3
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 8006c1e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006c22:	3b01      	subs	r3, #1
 8006c24:	4a0b      	ldr	r2, [pc, #44]	; (8006c54 <initialize_driverIC+0x374>)
 8006c26:	7812      	ldrb	r2, [r2, #0]
 8006c28:	4413      	add	r3, r2
 8006c2a:	121b      	asrs	r3, r3, #8
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW1 , &TxData);
 8006c30:	f107 030c 	add.w	r3, r7, #12
 8006c34:	461a      	mov	r2, r3
 8006c36:	2137      	movs	r1, #55	; 0x37
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7ff fd02 	bl	8006642 <SPI_write_register>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	461a      	mov	r2, r3
 8006c42:	7dfb      	ldrb	r3, [r7, #23]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8006c48:	7dfb      	ldrb	r3, [r7, #23]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d004      	beq.n	8006c58 <initialize_driverIC+0x378>
		return DISPLAY_ERROR;
 8006c4e:	23ff      	movs	r3, #255	; 0xff
 8006c50:	e017      	b.n	8006c82 <initialize_driverIC+0x3a2>
 8006c52:	bf00      	nop
 8006c54:	20000218 	.word	0x20000218

	/* Clear the entire window */
	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8006c58:	2380      	movs	r3, #128	; 0x80
 8006c5a:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_MCLR, &TxData);
 8006c5c:	f107 030c 	add.w	r3, r7, #12
 8006c60:	461a      	mov	r2, r3
 8006c62:	218e      	movs	r1, #142	; 0x8e
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f7ff fcec 	bl	8006642 <SPI_write_register>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8006c6e:	7dfb      	ldrb	r3, [r7, #23]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d001      	beq.n	8006c78 <initialize_driverIC+0x398>
		return DISPLAY_ERROR;
 8006c74:	23ff      	movs	r3, #255	; 0xff
 8006c76:	e004      	b.n	8006c82 <initialize_driverIC+0x3a2>

	HAL_Delay(500);
 8006c78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006c7c:	f7fa f90e 	bl	8000e9c <HAL_Delay>

	return DISPLAY_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3718      	adds	r7, #24
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
 8006c8a:	bf00      	nop

08006c8c <initialize_display>:

/**
 *  initialize the LCD driver and any HW required by the display.
 *  Returns true if display is successfully been initialized
 */
bool initialize_display(SPI_HandleTypeDef *hspi) {
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint8_t ret;
  uint8_t reg;
  uint8_t RxData = 0;
 8006c94:	2300      	movs	r3, #0
 8006c96:	737b      	strb	r3, [r7, #13]

  // CS pin to High before we start writing
  HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8006c98:	2201      	movs	r2, #1
 8006c9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006c9e:	481b      	ldr	r0, [pc, #108]	; (8006d0c <initialize_display+0x80>)
 8006ca0:	f7fa fe5a 	bl	8001958 <HAL_GPIO_WritePin>

  // CS pin to LOW and to HIGH to reset
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_RESET);
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006caa:	4818      	ldr	r0, [pc, #96]	; (8006d0c <initialize_display+0x80>)
 8006cac:	f7fa fe54 	bl	8001958 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8006cb0:	2064      	movs	r0, #100	; 0x64
 8006cb2:	f7fa f8f3 	bl	8000e9c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_SET);
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006cbc:	4813      	ldr	r0, [pc, #76]	; (8006d0c <initialize_display+0x80>)
 8006cbe:	f7fa fe4b 	bl	8001958 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8006cc2:	2064      	movs	r0, #100	; 0x64
 8006cc4:	f7fa f8ea 	bl	8000e9c <HAL_Delay>

  // read Register 0 to check the model
  reg = 0;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	73fb      	strb	r3, [r7, #15]
  ret = SPI_read_register(hspi, reg, &RxData);
 8006ccc:	f107 020d 	add.w	r2, r7, #13
 8006cd0:	7bfb      	ldrb	r3, [r7, #15]
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7ff fc91 	bl	80065fc <SPI_read_register>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK || RxData != 0x75)
 8006cde:	7bbb      	ldrb	r3, [r7, #14]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d102      	bne.n	8006cea <initialize_display+0x5e>
 8006ce4:	7b7b      	ldrb	r3, [r7, #13]
 8006ce6:	2b75      	cmp	r3, #117	; 0x75
 8006ce8:	d001      	beq.n	8006cee <initialize_display+0x62>
	  return false;
 8006cea:	2300      	movs	r3, #0
 8006cec:	e00a      	b.n	8006d04 <initialize_display+0x78>

  ret = initialize_driverIC(hspi);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7ff fdf6 	bl	80068e0 <initialize_driverIC>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK)
 8006cf8:	7bbb      	ldrb	r3, [r7, #14]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d001      	beq.n	8006d02 <initialize_display+0x76>
	  return false;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	e000      	b.n	8006d04 <initialize_display+0x78>

  return true;
 8006d02:	2301      	movs	r3, #1
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3710      	adds	r7, #16
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	48001000 	.word	0x48001000

08006d10 <display_on>:

/**
 *  Power on the display
 */
void display_on(SPI_HandleTypeDef *hspi, bool on){
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8006d20:	78fb      	ldrb	r3, [r7, #3]
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d109      	bne.n	8006d3a <display_on+0x2a>
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPON;
 8006d26:	2380      	movs	r3, #128	; 0x80
 8006d28:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 8006d2a:	f107 030f 	add.w	r3, r7, #15
 8006d2e:	461a      	mov	r2, r3
 8006d30:	2101      	movs	r1, #1
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f7ff fc85 	bl	8006642 <SPI_write_register>
	else
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
	}
	return;
 8006d38:	e009      	b.n	8006d4e <display_on+0x3e>
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 8006d3e:	f107 030f 	add.w	r3, r7, #15
 8006d42:	461a      	mov	r2, r3
 8006d44:	2101      	movs	r1, #1
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f7ff fc7b 	bl	8006642 <SPI_write_register>
	return;
 8006d4c:	bf00      	nop
}
 8006d4e:	3710      	adds	r7, #16
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <GPIOX_on>:

/**
 *  Set the Extra General Purpose IO Register
 *
 */
void GPIOX_on(SPI_HandleTypeDef *hspi, bool on){
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 8006d60:	2300      	movs	r3, #0
 8006d62:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8006d64:	78fb      	ldrb	r3, [r7, #3]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d109      	bne.n	8006d7e <GPIOX_on+0x2a>
	{
		TxData = 1;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 8006d6e:	f107 030f 	add.w	r3, r7, #15
 8006d72:	461a      	mov	r2, r3
 8006d74:	21c7      	movs	r1, #199	; 0xc7
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f7ff fc63 	bl	8006642 <SPI_write_register>
	else
	{
		TxData = 0;
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
	}
	return;
 8006d7c:	e009      	b.n	8006d92 <GPIOX_on+0x3e>
		TxData = 0;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 8006d82:	f107 030f 	add.w	r3, r7, #15
 8006d86:	461a      	mov	r2, r3
 8006d88:	21c7      	movs	r1, #199	; 0xc7
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7ff fc59 	bl	8006642 <SPI_write_register>
	return;
 8006d90:	bf00      	nop
}
 8006d92:	3710      	adds	r7, #16
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <PWM1_config>:

/**
 *  Configure the PWM1 clock
 */
void PWM1_config(SPI_HandleTypeDef *hspi, bool on, uint8_t clock){
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	460b      	mov	r3, r1
 8006da2:	70fb      	strb	r3, [r7, #3]
 8006da4:	4613      	mov	r3, r2
 8006da6:	70bb      	strb	r3, [r7, #2]
	uint8_t TxData = 0;
 8006da8:	2300      	movs	r3, #0
 8006daa:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8006dac:	78fb      	ldrb	r3, [r7, #3]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d111      	bne.n	8006dd6 <PWM1_config+0x3e>
	{
		TxData = RA8875_P1CR_ENABLE | (clock & 0xF);
 8006db2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006db6:	f003 030f 	and.w	r3, r3, #15
 8006dba:	b25b      	sxtb	r3, r3
 8006dbc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006dc0:	b25b      	sxtb	r3, r3
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 8006dc6:	f107 030f 	add.w	r3, r7, #15
 8006dca:	461a      	mov	r2, r3
 8006dcc:	218a      	movs	r1, #138	; 0x8a
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f7ff fc37 	bl	8006642 <SPI_write_register>
	else
	{
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
	}
	return;
 8006dd4:	e00c      	b.n	8006df0 <PWM1_config+0x58>
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
 8006dd6:	78bb      	ldrb	r3, [r7, #2]
 8006dd8:	f003 030f 	and.w	r3, r3, #15
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 8006de0:	f107 030f 	add.w	r3, r7, #15
 8006de4:	461a      	mov	r2, r3
 8006de6:	218a      	movs	r1, #138	; 0x8a
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f7ff fc2a 	bl	8006642 <SPI_write_register>
	return;
 8006dee:	bf00      	nop
}
 8006df0:	3710      	adds	r7, #16
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}

08006df6 <PWM1_out>:

/**
 * Configure the duty cycle of the PWM
 *
 */
void PWM1_out(SPI_HandleTypeDef *hspi, uint8_t duty_cycle){
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b084      	sub	sp, #16
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
 8006dfe:	460b      	mov	r3, r1
 8006e00:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = duty_cycle;
 8006e02:	78fb      	ldrb	r3, [r7, #3]
 8006e04:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_P1DCR, &TxData);
 8006e06:	f107 030f 	add.w	r3, r7, #15
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	218b      	movs	r1, #139	; 0x8b
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7ff fc17 	bl	8006642 <SPI_write_register>
}
 8006e14:	bf00      	nop
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <fill_screen>:

/**
 *  Fill the screen with color
 *
 */
void fill_screen(SPI_HandleTypeDef *hspi, uint16_t color) {
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b086      	sub	sp, #24
 8006e20:	af04      	add	r7, sp, #16
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	460b      	mov	r3, r1
 8006e26:	807b      	strh	r3, [r7, #2]
	rect_helper(hspi, 0, 0, display_width - 1, display_height - 1, color, true);
 8006e28:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	b219      	sxth	r1, r3
 8006e32:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006e36:	3b01      	subs	r3, #1
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	b21b      	sxth	r3, r3
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	9202      	str	r2, [sp, #8]
 8006e40:	887a      	ldrh	r2, [r7, #2]
 8006e42:	9201      	str	r2, [sp, #4]
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	460b      	mov	r3, r1
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2100      	movs	r1, #0
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7ff fc3e 	bl	80066ce <rect_helper>
}
 8006e52:	bf00      	nop
 8006e54:	3708      	adds	r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <text_mode>:

/**
 *  Sets the display in text mode
 *
 */
void text_mode(SPI_HandleTypeDef *hspi) {
 8006e5a:	b580      	push	{r7, lr}
 8006e5c:	b084      	sub	sp, #16
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	6078      	str	r0, [r7, #4]
	uint8_t RxData = 0;
 8006e62:	2300      	movs	r3, #0
 8006e64:	73fb      	strb	r3, [r7, #15]
	// Set text mode
	SPI_read_register(hspi, RA8875_MWCR0, &RxData);
 8006e66:	f107 030f 	add.w	r3, r7, #15
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	2140      	movs	r1, #64	; 0x40
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f7ff fbc4 	bl	80065fc <SPI_read_register>
	RxData |= RA8875_MWCR0_TXTMODE;
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 8006e7e:	f107 030f 	add.w	r3, r7, #15
 8006e82:	4619      	mov	r1, r3
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7ff fb83 	bl	8006590 <SPI_write_data>

	// Select internal (ROM) font
	SPI_read_register(hspi, 0x21, &RxData);
 8006e8a:	f107 030f 	add.w	r3, r7, #15
 8006e8e:	461a      	mov	r2, r3
 8006e90:	2121      	movs	r1, #33	; 0x21
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f7ff fbb2 	bl	80065fc <SPI_read_register>
	RxData &= ~((1 << 7) | (1 << 5)); // clear bits 7 and 5
 8006e98:	7bfb      	ldrb	r3, [r7, #15]
 8006e9a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 8006ea2:	f107 030f 	add.w	r3, r7, #15
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7ff fb71 	bl	8006590 <SPI_write_data>
}
 8006eae:	bf00      	nop
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}

08006eb6 <set_cursor>:

/**
 *  Set the location of the cursor
 *
 */
void set_cursor(SPI_HandleTypeDef *hspi, uint16_t x, uint16_t y){
 8006eb6:	b580      	push	{r7, lr}
 8006eb8:	b084      	sub	sp, #16
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
 8006ebe:	460b      	mov	r3, r1
 8006ec0:	807b      	strh	r3, [r7, #2]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	803b      	strh	r3, [r7, #0]
	uint8_t TxData = 0;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	73fb      	strb	r3, [r7, #15]

	TxData = x & 0xFF;
 8006eca:	887b      	ldrh	r3, [r7, #2]
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2A, &TxData);
 8006ed0:	f107 030f 	add.w	r3, r7, #15
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	212a      	movs	r1, #42	; 0x2a
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f7ff fbb2 	bl	8006642 <SPI_write_register>

	TxData = x >> 8;
 8006ede:	887b      	ldrh	r3, [r7, #2]
 8006ee0:	0a1b      	lsrs	r3, r3, #8
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2B, &TxData);
 8006ee8:	f107 030f 	add.w	r3, r7, #15
 8006eec:	461a      	mov	r2, r3
 8006eee:	212b      	movs	r1, #43	; 0x2b
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f7ff fba6 	bl	8006642 <SPI_write_register>

	TxData = y & 0xFF;
 8006ef6:	883b      	ldrh	r3, [r7, #0]
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2C, &TxData);
 8006efc:	f107 030f 	add.w	r3, r7, #15
 8006f00:	461a      	mov	r2, r3
 8006f02:	212c      	movs	r1, #44	; 0x2c
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f7ff fb9c 	bl	8006642 <SPI_write_register>

	TxData = y >> 8;
 8006f0a:	883b      	ldrh	r3, [r7, #0]
 8006f0c:	0a1b      	lsrs	r3, r3, #8
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2D, &TxData);
 8006f14:	f107 030f 	add.w	r3, r7, #15
 8006f18:	461a      	mov	r2, r3
 8006f1a:	212d      	movs	r1, #45	; 0x2d
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f7ff fb90 	bl	8006642 <SPI_write_register>
}
 8006f22:	bf00      	nop
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <text_write>:

/**
 *  Write the string to the screen
 */
void text_write(SPI_HandleTypeDef *hspi, char* buffer, uint16_t len) {
 8006f2a:	b580      	push	{r7, lr}
 8006f2c:	b086      	sub	sp, #24
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	60f8      	str	r0, [r7, #12]
 8006f32:	60b9      	str	r1, [r7, #8]
 8006f34:	4613      	mov	r3, r2
 8006f36:	80fb      	strh	r3, [r7, #6]
	SPI_write_command(hspi, RA8875_MRWC);
 8006f38:	2102      	movs	r1, #2
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f7ff fabc 	bl	80064b8 <SPI_write_command>

	for(uint16_t i = 0; i < len; i++) {
 8006f40:	2300      	movs	r3, #0
 8006f42:	82fb      	strh	r3, [r7, #22]
 8006f44:	e00d      	b.n	8006f62 <text_write+0x38>
		uint8_t each_char = buffer[i];
 8006f46:	8afb      	ldrh	r3, [r7, #22]
 8006f48:	68ba      	ldr	r2, [r7, #8]
 8006f4a:	4413      	add	r3, r2
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	757b      	strb	r3, [r7, #21]
		SPI_write_data(hspi, &each_char);
 8006f50:	f107 0315 	add.w	r3, r7, #21
 8006f54:	4619      	mov	r1, r3
 8006f56:	68f8      	ldr	r0, [r7, #12]
 8006f58:	f7ff fb1a 	bl	8006590 <SPI_write_data>
	for(uint16_t i = 0; i < len; i++) {
 8006f5c:	8afb      	ldrh	r3, [r7, #22]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	82fb      	strh	r3, [r7, #22]
 8006f62:	8afa      	ldrh	r2, [r7, #22]
 8006f64:	88fb      	ldrh	r3, [r7, #6]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d3ed      	bcc.n	8006f46 <text_write+0x1c>
	}
	HAL_Delay(1);
 8006f6a:	2001      	movs	r0, #1
 8006f6c:	f7f9 ff96 	bl	8000e9c <HAL_Delay>
}
 8006f70:	bf00      	nop
 8006f72:	3718      	adds	r7, #24
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <clear_screen>:

void clear_screen(SPI_HandleTypeDef *hspi) {
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
	uint8_t TxData = 0;
 8006f80:	2300      	movs	r3, #0
 8006f82:	73fb      	strb	r3, [r7, #15]

	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8006f84:	2380      	movs	r3, #128	; 0x80
 8006f86:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_MCLR, &TxData);
 8006f88:	f107 030f 	add.w	r3, r7, #15
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	218e      	movs	r1, #142	; 0x8e
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7ff fb56 	bl	8006642 <SPI_write_register>
}
 8006f96:	bf00      	nop
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <set_text_color>:

/**
 *  Set the color of the text
 *
 */
void set_text_color(SPI_HandleTypeDef *hspi, uint16_t text_color) {
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	807b      	strh	r3, [r7, #2]
	uint8_t TxData = 0;
 8006faa:	2300      	movs	r3, #0
 8006fac:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	73bb      	strb	r3, [r7, #14]

	// Set Fore Color
	TxData = ((text_color & 0xf800) >> 11);
 8006fb2:	887b      	ldrh	r3, [r7, #2]
 8006fb4:	0adb      	lsrs	r3, r3, #11
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x63, &TxData);
 8006fbc:	f107 030f 	add.w	r3, r7, #15
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	2163      	movs	r1, #99	; 0x63
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f7ff fb3c 	bl	8006642 <SPI_write_register>

	TxData = ((text_color & 0x07e0) >> 5);
 8006fca:	887b      	ldrh	r3, [r7, #2]
 8006fcc:	115b      	asrs	r3, r3, #5
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x64, &TxData);
 8006fd8:	f107 030f 	add.w	r3, r7, #15
 8006fdc:	461a      	mov	r2, r3
 8006fde:	2164      	movs	r1, #100	; 0x64
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f7ff fb2e 	bl	8006642 <SPI_write_register>

	TxData = text_color & 0x001f;
 8006fe6:	887b      	ldrh	r3, [r7, #2]
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	f003 031f 	and.w	r3, r3, #31
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x65, &TxData);
 8006ff2:	f107 030f 	add.w	r3, r7, #15
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	2165      	movs	r1, #101	; 0x65
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7ff fb21 	bl	8006642 <SPI_write_register>

	// Set transparency flag
	TxData = text_color & 0x001f;
 8007000:	887b      	ldrh	r3, [r7, #2]
 8007002:	b2db      	uxtb	r3, r3
 8007004:	f003 031f 	and.w	r3, r3, #31
 8007008:	b2db      	uxtb	r3, r3
 800700a:	73fb      	strb	r3, [r7, #15]
	SPI_read_register(hspi, 0x22, &RxData);
 800700c:	f107 030e 	add.w	r3, r7, #14
 8007010:	461a      	mov	r2, r3
 8007012:	2122      	movs	r1, #34	; 0x22
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f7ff faf1 	bl	80065fc <SPI_read_register>
	RxData |= (1 << 6);
 800701a:	7bbb      	ldrb	r3, [r7, #14]
 800701c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007020:	b2db      	uxtb	r3, r3
 8007022:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8007024:	f107 030e 	add.w	r3, r7, #14
 8007028:	4619      	mov	r1, r3
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f7ff fab0 	bl	8006590 <SPI_write_data>
}
 8007030:	bf00      	nop
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <enlarge_text>:

/**
 *  Enlarge the text, 4x zoom is the max
 *
 */
void enlarge_text(SPI_HandleTypeDef *hspi, uint8_t zoom) {
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	70fb      	strb	r3, [r7, #3]
	uint8_t actual_zoom = zoom - 1;
 8007044:	78fb      	ldrb	r3, [r7, #3]
 8007046:	3b01      	subs	r3, #1
 8007048:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 800704a:	2300      	movs	r3, #0
 800704c:	73bb      	strb	r3, [r7, #14]

	if(actual_zoom > 3)
 800704e:	7bfb      	ldrb	r3, [r7, #15]
 8007050:	2b03      	cmp	r3, #3
 8007052:	d901      	bls.n	8007058 <enlarge_text+0x20>
		actual_zoom = 3;
 8007054:	2303      	movs	r3, #3
 8007056:	73fb      	strb	r3, [r7, #15]

	SPI_read_register(hspi, 0x22 , &RxData);
 8007058:	f107 030e 	add.w	r3, r7, #14
 800705c:	461a      	mov	r2, r3
 800705e:	2122      	movs	r1, #34	; 0x22
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f7ff facb 	bl	80065fc <SPI_read_register>
	RxData &= ~(0xF);
 8007066:	7bbb      	ldrb	r3, [r7, #14]
 8007068:	f023 030f 	bic.w	r3, r3, #15
 800706c:	b2db      	uxtb	r3, r3
 800706e:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom << 2;
 8007070:	7bfb      	ldrb	r3, [r7, #15]
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	b25a      	sxtb	r2, r3
 8007076:	7bbb      	ldrb	r3, [r7, #14]
 8007078:	b25b      	sxtb	r3, r3
 800707a:	4313      	orrs	r3, r2
 800707c:	b25b      	sxtb	r3, r3
 800707e:	b2db      	uxtb	r3, r3
 8007080:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom;
 8007082:	7bba      	ldrb	r2, [r7, #14]
 8007084:	7bfb      	ldrb	r3, [r7, #15]
 8007086:	4313      	orrs	r3, r2
 8007088:	b2db      	uxtb	r3, r3
 800708a:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 800708c:	f107 030e 	add.w	r3, r7, #14
 8007090:	4619      	mov	r1, r3
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f7ff fa7c 	bl	8006590 <SPI_write_data>

}
 8007098:	bf00      	nop
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <main_display_init>:

/**
 * Initialize the display to our settings
 *
 */
void main_display_init(SPI_HandleTypeDef *hspi) {
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
	 initialize_display(hspi); // initialize display
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f7ff fdef 	bl	8006c8c <initialize_display>
	 display_on(hspi, true); // turn on display
 80070ae:	2101      	movs	r1, #1
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f7ff fe2d 	bl	8006d10 <display_on>
	 GPIOX_on(hspi, true);  // Enable TFT - display enable tied to GPIOX
 80070b6:	2101      	movs	r1, #1
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f7ff fe4b 	bl	8006d54 <GPIOX_on>
	 PWM1_config(hspi, true, RA8875_PWM_CLK_DIV1024); // turn on the backlight using PWM
 80070be:	220a      	movs	r2, #10
 80070c0:	2101      	movs	r1, #1
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7ff fe68 	bl	8006d98 <PWM1_config>
	 PWM1_out(hspi, 255); // set blacklight to the highest
 80070c8:	21ff      	movs	r1, #255	; 0xff
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f7ff fe93 	bl	8006df6 <PWM1_out>
	 fill_screen(hspi, RA8875_BLACK);
 80070d0:	2100      	movs	r1, #0
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7ff fea2 	bl	8006e1c <fill_screen>
	 text_mode(hspi); // Switch from graphics mode to text mode
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7ff febe 	bl	8006e5a <text_mode>

}
 80070de:	bf00      	nop
 80070e0:	3708      	adds	r7, #8
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <print_message>:

void print_message(SPI_HandleTypeDef *hspi, char *msg, int height) {
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	60f8      	str	r0, [r7, #12]
 80070ee:	60b9      	str	r1, [r7, #8]
 80070f0:	607a      	str	r2, [r7, #4]
	if(msg != NULL) {
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d017      	beq.n	8007128 <print_message+0x42>
		set_cursor(hspi, 15, 235 + height * next_line_height);
 80070f8:	2323      	movs	r3, #35	; 0x23
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	b29b      	uxth	r3, r3
 8007100:	fb12 f303 	smulbb	r3, r2, r3
 8007104:	b29b      	uxth	r3, r3
 8007106:	33eb      	adds	r3, #235	; 0xeb
 8007108:	b29b      	uxth	r3, r3
 800710a:	461a      	mov	r2, r3
 800710c:	210f      	movs	r1, #15
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f7ff fed1 	bl	8006eb6 <set_cursor>
		text_write(hspi, msg, strlen(msg)); // Write the string to the display
 8007114:	68b8      	ldr	r0, [r7, #8]
 8007116:	f7f9 f85b 	bl	80001d0 <strlen>
 800711a:	4603      	mov	r3, r0
 800711c:	b29b      	uxth	r3, r3
 800711e:	461a      	mov	r2, r3
 8007120:	68b9      	ldr	r1, [r7, #8]
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f7ff ff01 	bl	8006f2a <text_write>
	}
}
 8007128:	bf00      	nop
 800712a:	3710      	adds	r7, #16
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <main_display_info>:

/**
 * Display number of people in store, number of people in Queue and output Messages:
 * using height 35 as next line
 */
void main_display_info(SPI_HandleTypeDef *hspi, int num_people_in_store, int num_people_in_queue, int max_capacity, char *msg1, char* msg2, char* msg3, char* msg4) {
 8007130:	b590      	push	{r4, r7, lr}
 8007132:	b099      	sub	sp, #100	; 0x64
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
 800713c:	603b      	str	r3, [r7, #0]
	char buffer[64];
	char msg_header[] = "     Messages:";
 800713e:	4b45      	ldr	r3, [pc, #276]	; (8007254 <main_display_info+0x124>)
 8007140:	f107 0410 	add.w	r4, r7, #16
 8007144:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007146:	c407      	stmia	r4!, {r0, r1, r2}
 8007148:	8023      	strh	r3, [r4, #0]
 800714a:	3402      	adds	r4, #2
 800714c:	0c1b      	lsrs	r3, r3, #16
 800714e:	7023      	strb	r3, [r4, #0]

	// Basic setup, clear screen, set color and set text size
	clear_screen(hspi);
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f7ff ff11 	bl	8006f78 <clear_screen>
	set_text_color(hspi, RA8875_WHITE);
 8007156:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f7ff ff1f 	bl	8006f9e <set_text_color>
	enlarge_text(hspi, 2);
 8007160:	2102      	movs	r1, #2
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f7ff ff68 	bl	8007038 <enlarge_text>

	sprintf(buffer, "     Number of people in store: %d", num_people_in_store);
 8007168:	f107 0320 	add.w	r3, r7, #32
 800716c:	68ba      	ldr	r2, [r7, #8]
 800716e:	493a      	ldr	r1, [pc, #232]	; (8007258 <main_display_info+0x128>)
 8007170:	4618      	mov	r0, r3
 8007172:	f004 fe7d 	bl	800be70 <siprintf>
	set_cursor(hspi, 15, 20);
 8007176:	2214      	movs	r2, #20
 8007178:	210f      	movs	r1, #15
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f7ff fe9b 	bl	8006eb6 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8007180:	f107 0320 	add.w	r3, r7, #32
 8007184:	4618      	mov	r0, r3
 8007186:	f7f9 f823 	bl	80001d0 <strlen>
 800718a:	4603      	mov	r3, r0
 800718c:	b29a      	uxth	r2, r3
 800718e:	f107 0320 	add.w	r3, r7, #32
 8007192:	4619      	mov	r1, r3
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f7ff fec8 	bl	8006f2a <text_write>

	sprintf(buffer, "     Number of people on queue: %d", num_people_in_queue);
 800719a:	f107 0320 	add.w	r3, r7, #32
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	492e      	ldr	r1, [pc, #184]	; (800725c <main_display_info+0x12c>)
 80071a2:	4618      	mov	r0, r3
 80071a4:	f004 fe64 	bl	800be70 <siprintf>
	set_cursor(hspi, 15, 55);
 80071a8:	2237      	movs	r2, #55	; 0x37
 80071aa:	210f      	movs	r1, #15
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f7ff fe82 	bl	8006eb6 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 80071b2:	f107 0320 	add.w	r3, r7, #32
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7f9 f80a 	bl	80001d0 <strlen>
 80071bc:	4603      	mov	r3, r0
 80071be:	b29a      	uxth	r2, r3
 80071c0:	f107 0320 	add.w	r3, r7, #32
 80071c4:	4619      	mov	r1, r3
 80071c6:	68f8      	ldr	r0, [r7, #12]
 80071c8:	f7ff feaf 	bl	8006f2a <text_write>

	sprintf(buffer, "     Max Capacity allowed: %d", max_capacity);
 80071cc:	f107 0320 	add.w	r3, r7, #32
 80071d0:	683a      	ldr	r2, [r7, #0]
 80071d2:	4923      	ldr	r1, [pc, #140]	; (8007260 <main_display_info+0x130>)
 80071d4:	4618      	mov	r0, r3
 80071d6:	f004 fe4b 	bl	800be70 <siprintf>
	set_cursor(hspi, 15, 90);
 80071da:	225a      	movs	r2, #90	; 0x5a
 80071dc:	210f      	movs	r1, #15
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f7ff fe69 	bl	8006eb6 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 80071e4:	f107 0320 	add.w	r3, r7, #32
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7f8 fff1 	bl	80001d0 <strlen>
 80071ee:	4603      	mov	r3, r0
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	f107 0320 	add.w	r3, r7, #32
 80071f6:	4619      	mov	r1, r3
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f7ff fe96 	bl	8006f2a <text_write>

	set_cursor(hspi, 15, 200);
 80071fe:	22c8      	movs	r2, #200	; 0xc8
 8007200:	210f      	movs	r1, #15
 8007202:	68f8      	ldr	r0, [r7, #12]
 8007204:	f7ff fe57 	bl	8006eb6 <set_cursor>
	text_write(hspi, msg_header, strlen(msg_header)); // Write the string to the display
 8007208:	f107 0310 	add.w	r3, r7, #16
 800720c:	4618      	mov	r0, r3
 800720e:	f7f8 ffdf 	bl	80001d0 <strlen>
 8007212:	4603      	mov	r3, r0
 8007214:	b29a      	uxth	r2, r3
 8007216:	f107 0310 	add.w	r3, r7, #16
 800721a:	4619      	mov	r1, r3
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f7ff fe84 	bl	8006f2a <text_write>

	print_message(hspi, msg1, 0);
 8007222:	2200      	movs	r2, #0
 8007224:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	f7ff ff5d 	bl	80070e6 <print_message>
	print_message(hspi, msg2, 1);
 800722c:	2201      	movs	r2, #1
 800722e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8007230:	68f8      	ldr	r0, [r7, #12]
 8007232:	f7ff ff58 	bl	80070e6 <print_message>
	print_message(hspi, msg3, 2);
 8007236:	2202      	movs	r2, #2
 8007238:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800723a:	68f8      	ldr	r0, [r7, #12]
 800723c:	f7ff ff53 	bl	80070e6 <print_message>
	print_message(hspi, msg4, 3);
 8007240:	2203      	movs	r2, #3
 8007242:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f7ff ff4e 	bl	80070e6 <print_message>
}
 800724a:	bf00      	nop
 800724c:	3764      	adds	r7, #100	; 0x64
 800724e:	46bd      	mov	sp, r7
 8007250:	bd90      	pop	{r4, r7, pc}
 8007252:	bf00      	nop
 8007254:	0800d08c 	.word	0x0800d08c
 8007258:	0800d024 	.word	0x0800d024
 800725c:	0800d048 	.word	0x0800d048
 8007260:	0800d06c 	.word	0x0800d06c

08007264 <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 8007264:	b480      	push	{r7}
 8007266:	b087      	sub	sp, #28
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	429a      	cmp	r2, r3
 8007278:	d801      	bhi.n	800727e <jsmn_alloc_token+0x1a>
    return NULL;
 800727a:	2300      	movs	r3, #0
 800727c:	e014      	b.n	80072a8 <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	1c59      	adds	r1, r3, #1
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	6051      	str	r1, [r2, #4]
 8007288:	011b      	lsls	r3, r3, #4
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	4413      	add	r3, r2
 800728e:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f04f 32ff 	mov.w	r2, #4294967295
 8007296:	609a      	str	r2, [r3, #8]
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	689a      	ldr	r2, [r3, #8]
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	2200      	movs	r2, #0
 80072a4:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 80072a6:	697b      	ldr	r3, [r7, #20]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	371c      	adds	r7, #28
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	607a      	str	r2, [r7, #4]
 80072be:	603b      	str	r3, [r7, #0]
 80072c0:	460b      	mov	r3, r1
 80072c2:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	7afa      	ldrb	r2, [r7, #11]
 80072c8:	701a      	strb	r2, [r3, #0]
  token->start = start;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	605a      	str	r2, [r3, #4]
  token->end = end;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	683a      	ldr	r2, [r7, #0]
 80072d4:	609a      	str	r2, [r3, #8]
  token->size = 0;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2200      	movs	r2, #0
 80072da:	60da      	str	r2, [r3, #12]
}
 80072dc:	bf00      	nop
 80072de:	3714      	adds	r7, #20
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	607a      	str	r2, [r7, #4]
 80072f4:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80072fc:	e034      	b.n	8007368 <jsmn_parse_primitive+0x80>
    switch (js[parser->pos]) {
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	4413      	add	r3, r2
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	2b20      	cmp	r3, #32
 800730a:	d03a      	beq.n	8007382 <jsmn_parse_primitive+0x9a>
 800730c:	2b20      	cmp	r3, #32
 800730e:	dc06      	bgt.n	800731e <jsmn_parse_primitive+0x36>
 8007310:	2b09      	cmp	r3, #9
 8007312:	db0f      	blt.n	8007334 <jsmn_parse_primitive+0x4c>
 8007314:	2b0a      	cmp	r3, #10
 8007316:	dd34      	ble.n	8007382 <jsmn_parse_primitive+0x9a>
 8007318:	2b0d      	cmp	r3, #13
 800731a:	d032      	beq.n	8007382 <jsmn_parse_primitive+0x9a>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 800731c:	e00a      	b.n	8007334 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 800731e:	2b3a      	cmp	r3, #58	; 0x3a
 8007320:	d02f      	beq.n	8007382 <jsmn_parse_primitive+0x9a>
 8007322:	2b3a      	cmp	r3, #58	; 0x3a
 8007324:	dc02      	bgt.n	800732c <jsmn_parse_primitive+0x44>
 8007326:	2b2c      	cmp	r3, #44	; 0x2c
 8007328:	d02b      	beq.n	8007382 <jsmn_parse_primitive+0x9a>
      break;
 800732a:	e003      	b.n	8007334 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 800732c:	2b5d      	cmp	r3, #93	; 0x5d
 800732e:	d028      	beq.n	8007382 <jsmn_parse_primitive+0x9a>
 8007330:	2b7d      	cmp	r3, #125	; 0x7d
 8007332:	d026      	beq.n	8007382 <jsmn_parse_primitive+0x9a>
      break;
 8007334:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	4413      	add	r3, r2
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	2b1f      	cmp	r3, #31
 8007342:	d906      	bls.n	8007352 <jsmn_parse_primitive+0x6a>
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	4413      	add	r3, r2
 800734c:	781b      	ldrb	r3, [r3, #0]
 800734e:	2b7e      	cmp	r3, #126	; 0x7e
 8007350:	d905      	bls.n	800735e <jsmn_parse_primitive+0x76>
      parser->pos = start;
 8007352:	697a      	ldr	r2, [r7, #20]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 8007358:	f06f 0301 	mvn.w	r3, #1
 800735c:	e03a      	b.n	80073d4 <jsmn_parse_primitive+0xec>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	601a      	str	r2, [r3, #0]
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	429a      	cmp	r2, r3
 8007370:	d909      	bls.n	8007386 <jsmn_parse_primitive+0x9e>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68ba      	ldr	r2, [r7, #8]
 8007378:	4413      	add	r3, r2
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d1be      	bne.n	80072fe <jsmn_parse_primitive+0x16>
  /* In strict mode primitive must be followed by a comma/object/array */
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
 8007380:	e001      	b.n	8007386 <jsmn_parse_primitive+0x9e>
      goto found;
 8007382:	bf00      	nop
 8007384:	e000      	b.n	8007388 <jsmn_parse_primitive+0xa0>
found:
 8007386:	bf00      	nop
  if (tokens == NULL) {
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d106      	bne.n	800739c <jsmn_parse_primitive+0xb4>
    parser->pos--;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	1e5a      	subs	r2, r3, #1
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	601a      	str	r2, [r3, #0]
    return 0;
 8007398:	2300      	movs	r3, #0
 800739a:	e01b      	b.n	80073d4 <jsmn_parse_primitive+0xec>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 800739c:	6a3a      	ldr	r2, [r7, #32]
 800739e:	6839      	ldr	r1, [r7, #0]
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f7ff ff5f 	bl	8007264 <jsmn_alloc_token>
 80073a6:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d105      	bne.n	80073ba <jsmn_parse_primitive+0xd2>
    parser->pos = start;
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 80073b4:	f04f 33ff 	mov.w	r3, #4294967295
 80073b8:	e00c      	b.n	80073d4 <jsmn_parse_primitive+0xec>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	697a      	ldr	r2, [r7, #20]
 80073c0:	2104      	movs	r1, #4
 80073c2:	6938      	ldr	r0, [r7, #16]
 80073c4:	f7ff ff76 	bl	80072b4 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	1e5a      	subs	r2, r3, #1
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	601a      	str	r2, [r3, #0]
  return 0;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3718      	adds	r7, #24
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 80073dc:	b580      	push	{r7, lr}
 80073de:	b088      	sub	sp, #32
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	607a      	str	r2, [r7, #4]
 80073e8:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	61bb      	str	r3, [r7, #24]

  parser->pos++;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	1c5a      	adds	r2, r3, #1
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	601a      	str	r2, [r3, #0]

  /* Skip starting quote */
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80073fa:	e14e      	b.n	800769a <jsmn_parse_string+0x2be>
    char c = js[parser->pos];
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68ba      	ldr	r2, [r7, #8]
 8007402:	4413      	add	r3, r2
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 8007408:	7dfb      	ldrb	r3, [r7, #23]
 800740a:	2b22      	cmp	r3, #34	; 0x22
 800740c:	d11d      	bne.n	800744a <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <jsmn_parse_string+0x3c>
        return 0;
 8007414:	2300      	movs	r3, #0
 8007416:	e152      	b.n	80076be <jsmn_parse_string+0x2e2>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8007418:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f7ff ff21 	bl	8007264 <jsmn_alloc_token>
 8007422:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d105      	bne.n	8007436 <jsmn_parse_string+0x5a>
        parser->pos = start;
 800742a:	69ba      	ldr	r2, [r7, #24]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 8007430:	f04f 33ff 	mov.w	r3, #4294967295
 8007434:	e143      	b.n	80076be <jsmn_parse_string+0x2e2>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	1c5a      	adds	r2, r3, #1
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2103      	movs	r1, #3
 8007440:	6938      	ldr	r0, [r7, #16]
 8007442:	f7ff ff37 	bl	80072b4 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 8007446:	2300      	movs	r3, #0
 8007448:	e139      	b.n	80076be <jsmn_parse_string+0x2e2>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 800744a:	7dfb      	ldrb	r3, [r7, #23]
 800744c:	2b5c      	cmp	r3, #92	; 0x5c
 800744e:	f040 811c 	bne.w	800768a <jsmn_parse_string+0x2ae>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3301      	adds	r3, #1
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	429a      	cmp	r2, r3
 800745c:	f240 8115 	bls.w	800768a <jsmn_parse_string+0x2ae>
      int i;
      parser->pos++;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	1c5a      	adds	r2, r3, #1
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	4413      	add	r3, r2
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	3b22      	subs	r3, #34	; 0x22
 8007476:	2b53      	cmp	r3, #83	; 0x53
 8007478:	f200 8101 	bhi.w	800767e <jsmn_parse_string+0x2a2>
 800747c:	a201      	add	r2, pc, #4	; (adr r2, 8007484 <jsmn_parse_string+0xa8>)
 800747e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007482:	bf00      	nop
 8007484:	0800768f 	.word	0x0800768f
 8007488:	0800767f 	.word	0x0800767f
 800748c:	0800767f 	.word	0x0800767f
 8007490:	0800767f 	.word	0x0800767f
 8007494:	0800767f 	.word	0x0800767f
 8007498:	0800767f 	.word	0x0800767f
 800749c:	0800767f 	.word	0x0800767f
 80074a0:	0800767f 	.word	0x0800767f
 80074a4:	0800767f 	.word	0x0800767f
 80074a8:	0800767f 	.word	0x0800767f
 80074ac:	0800767f 	.word	0x0800767f
 80074b0:	0800767f 	.word	0x0800767f
 80074b4:	0800767f 	.word	0x0800767f
 80074b8:	0800768f 	.word	0x0800768f
 80074bc:	0800767f 	.word	0x0800767f
 80074c0:	0800767f 	.word	0x0800767f
 80074c4:	0800767f 	.word	0x0800767f
 80074c8:	0800767f 	.word	0x0800767f
 80074cc:	0800767f 	.word	0x0800767f
 80074d0:	0800767f 	.word	0x0800767f
 80074d4:	0800767f 	.word	0x0800767f
 80074d8:	0800767f 	.word	0x0800767f
 80074dc:	0800767f 	.word	0x0800767f
 80074e0:	0800767f 	.word	0x0800767f
 80074e4:	0800767f 	.word	0x0800767f
 80074e8:	0800767f 	.word	0x0800767f
 80074ec:	0800767f 	.word	0x0800767f
 80074f0:	0800767f 	.word	0x0800767f
 80074f4:	0800767f 	.word	0x0800767f
 80074f8:	0800767f 	.word	0x0800767f
 80074fc:	0800767f 	.word	0x0800767f
 8007500:	0800767f 	.word	0x0800767f
 8007504:	0800767f 	.word	0x0800767f
 8007508:	0800767f 	.word	0x0800767f
 800750c:	0800767f 	.word	0x0800767f
 8007510:	0800767f 	.word	0x0800767f
 8007514:	0800767f 	.word	0x0800767f
 8007518:	0800767f 	.word	0x0800767f
 800751c:	0800767f 	.word	0x0800767f
 8007520:	0800767f 	.word	0x0800767f
 8007524:	0800767f 	.word	0x0800767f
 8007528:	0800767f 	.word	0x0800767f
 800752c:	0800767f 	.word	0x0800767f
 8007530:	0800767f 	.word	0x0800767f
 8007534:	0800767f 	.word	0x0800767f
 8007538:	0800767f 	.word	0x0800767f
 800753c:	0800767f 	.word	0x0800767f
 8007540:	0800767f 	.word	0x0800767f
 8007544:	0800767f 	.word	0x0800767f
 8007548:	0800767f 	.word	0x0800767f
 800754c:	0800767f 	.word	0x0800767f
 8007550:	0800767f 	.word	0x0800767f
 8007554:	0800767f 	.word	0x0800767f
 8007558:	0800767f 	.word	0x0800767f
 800755c:	0800767f 	.word	0x0800767f
 8007560:	0800767f 	.word	0x0800767f
 8007564:	0800767f 	.word	0x0800767f
 8007568:	0800767f 	.word	0x0800767f
 800756c:	0800768f 	.word	0x0800768f
 8007570:	0800767f 	.word	0x0800767f
 8007574:	0800767f 	.word	0x0800767f
 8007578:	0800767f 	.word	0x0800767f
 800757c:	0800767f 	.word	0x0800767f
 8007580:	0800767f 	.word	0x0800767f
 8007584:	0800768f 	.word	0x0800768f
 8007588:	0800767f 	.word	0x0800767f
 800758c:	0800767f 	.word	0x0800767f
 8007590:	0800767f 	.word	0x0800767f
 8007594:	0800768f 	.word	0x0800768f
 8007598:	0800767f 	.word	0x0800767f
 800759c:	0800767f 	.word	0x0800767f
 80075a0:	0800767f 	.word	0x0800767f
 80075a4:	0800767f 	.word	0x0800767f
 80075a8:	0800767f 	.word	0x0800767f
 80075ac:	0800767f 	.word	0x0800767f
 80075b0:	0800767f 	.word	0x0800767f
 80075b4:	0800768f 	.word	0x0800768f
 80075b8:	0800767f 	.word	0x0800767f
 80075bc:	0800767f 	.word	0x0800767f
 80075c0:	0800767f 	.word	0x0800767f
 80075c4:	0800768f 	.word	0x0800768f
 80075c8:	0800767f 	.word	0x0800767f
 80075cc:	0800768f 	.word	0x0800768f
 80075d0:	080075d5 	.word	0x080075d5
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	1c5a      	adds	r2, r3, #1
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 80075de:	2300      	movs	r3, #0
 80075e0:	61fb      	str	r3, [r7, #28]
 80075e2:	e037      	b.n	8007654 <jsmn_parse_string+0x278>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68ba      	ldr	r2, [r7, #8]
 80075ea:	4413      	add	r3, r2
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	2b2f      	cmp	r3, #47	; 0x2f
 80075f0:	d906      	bls.n	8007600 <jsmn_parse_string+0x224>
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68ba      	ldr	r2, [r7, #8]
 80075f8:	4413      	add	r3, r2
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	2b39      	cmp	r3, #57	; 0x39
 80075fe:	d921      	bls.n	8007644 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68ba      	ldr	r2, [r7, #8]
 8007606:	4413      	add	r3, r2
 8007608:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 800760a:	2b40      	cmp	r3, #64	; 0x40
 800760c:	d906      	bls.n	800761c <jsmn_parse_string+0x240>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68ba      	ldr	r2, [r7, #8]
 8007614:	4413      	add	r3, r2
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	2b46      	cmp	r3, #70	; 0x46
 800761a:	d913      	bls.n	8007644 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	4413      	add	r3, r2
 8007624:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8007626:	2b60      	cmp	r3, #96	; 0x60
 8007628:	d906      	bls.n	8007638 <jsmn_parse_string+0x25c>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68ba      	ldr	r2, [r7, #8]
 8007630:	4413      	add	r3, r2
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	2b66      	cmp	r3, #102	; 0x66
 8007636:	d905      	bls.n	8007644 <jsmn_parse_string+0x268>
            parser->pos = start;
 8007638:	69ba      	ldr	r2, [r7, #24]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 800763e:	f06f 0301 	mvn.w	r3, #1
 8007642:	e03c      	b.n	80076be <jsmn_parse_string+0x2e2>
          }
          parser->pos++;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	1c5a      	adds	r2, r3, #1
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	601a      	str	r2, [r3, #0]
             i++) {
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	3301      	adds	r3, #1
 8007652:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	2b03      	cmp	r3, #3
 8007658:	dc0b      	bgt.n	8007672 <jsmn_parse_string+0x296>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	429a      	cmp	r2, r3
 8007662:	d906      	bls.n	8007672 <jsmn_parse_string+0x296>
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	4413      	add	r3, r2
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1b8      	bne.n	80075e4 <jsmn_parse_string+0x208>
        }
        parser->pos--;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	1e5a      	subs	r2, r3, #1
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	601a      	str	r2, [r3, #0]
        break;
 800767c:	e008      	b.n	8007690 <jsmn_parse_string+0x2b4>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 800767e:	69ba      	ldr	r2, [r7, #24]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 8007684:	f06f 0301 	mvn.w	r3, #1
 8007688:	e019      	b.n	80076be <jsmn_parse_string+0x2e2>
      }
    }
 800768a:	bf00      	nop
 800768c:	e000      	b.n	8007690 <jsmn_parse_string+0x2b4>
        break;
 800768e:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	601a      	str	r2, [r3, #0]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d907      	bls.n	80076b4 <jsmn_parse_string+0x2d8>
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	4413      	add	r3, r2
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f47f aea4 	bne.w	80073fc <jsmn_parse_string+0x20>
  }
  parser->pos = start;
 80076b4:	69ba      	ldr	r2, [r7, #24]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 80076ba:	f06f 0302 	mvn.w	r3, #2
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3720      	adds	r7, #32
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
 80076c6:	bf00      	nop

080076c8 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08c      	sub	sp, #48	; 0x30
 80076cc:	af02      	add	r7, sp, #8
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
 80076d4:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80076dc:	e15f      	b.n	800799e <jsmn_parse+0x2d6>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	4413      	add	r3, r2
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 80076ea:	7ffb      	ldrb	r3, [r7, #31]
 80076ec:	2b2c      	cmp	r3, #44	; 0x2c
 80076ee:	f000 80dd 	beq.w	80078ac <jsmn_parse+0x1e4>
 80076f2:	2b2c      	cmp	r3, #44	; 0x2c
 80076f4:	dc10      	bgt.n	8007718 <jsmn_parse+0x50>
 80076f6:	2b0d      	cmp	r3, #13
 80076f8:	f000 8141 	beq.w	800797e <jsmn_parse+0x2b6>
 80076fc:	2b0d      	cmp	r3, #13
 80076fe:	dc04      	bgt.n	800770a <jsmn_parse+0x42>
 8007700:	3b09      	subs	r3, #9
 8007702:	2b01      	cmp	r3, #1
 8007704:	f200 8119 	bhi.w	800793a <jsmn_parse+0x272>
      break;
    case '\t':
    case '\r':
    case '\n':
    case ' ':
      break;
 8007708:	e139      	b.n	800797e <jsmn_parse+0x2b6>
    switch (c) {
 800770a:	2b20      	cmp	r3, #32
 800770c:	f000 8137 	beq.w	800797e <jsmn_parse+0x2b6>
 8007710:	2b22      	cmp	r3, #34	; 0x22
 8007712:	f000 80a1 	beq.w	8007858 <jsmn_parse+0x190>
 8007716:	e110      	b.n	800793a <jsmn_parse+0x272>
 8007718:	2b5d      	cmp	r3, #93	; 0x5d
 800771a:	d043      	beq.n	80077a4 <jsmn_parse+0xdc>
 800771c:	2b5d      	cmp	r3, #93	; 0x5d
 800771e:	dc05      	bgt.n	800772c <jsmn_parse+0x64>
 8007720:	2b3a      	cmp	r3, #58	; 0x3a
 8007722:	f000 80bc 	beq.w	800789e <jsmn_parse+0x1d6>
 8007726:	2b5b      	cmp	r3, #91	; 0x5b
 8007728:	d005      	beq.n	8007736 <jsmn_parse+0x6e>
 800772a:	e106      	b.n	800793a <jsmn_parse+0x272>
 800772c:	2b7b      	cmp	r3, #123	; 0x7b
 800772e:	d002      	beq.n	8007736 <jsmn_parse+0x6e>
 8007730:	2b7d      	cmp	r3, #125	; 0x7d
 8007732:	d037      	beq.n	80077a4 <jsmn_parse+0xdc>
 8007734:	e101      	b.n	800793a <jsmn_parse+0x272>
      count++;
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	3301      	adds	r3, #1
 800773a:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 811f 	beq.w	8007982 <jsmn_parse+0x2ba>
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8007744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007746:	6839      	ldr	r1, [r7, #0]
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f7ff fd8b 	bl	8007264 <jsmn_alloc_token>
 800774e:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d102      	bne.n	800775c <jsmn_parse+0x94>
        return JSMN_ERROR_NOMEM;
 8007756:	f04f 33ff 	mov.w	r3, #4294967295
 800775a:	e14f      	b.n	80079fc <jsmn_parse+0x334>
      if (parser->toksuper != -1) {
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007764:	d00a      	beq.n	800777c <jsmn_parse+0xb4>
        jsmntok_t *t = &tokens[parser->toksuper];
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	011b      	lsls	r3, r3, #4
 800776c:	683a      	ldr	r2, [r7, #0]
 800776e:	4413      	add	r3, r2
 8007770:	617b      	str	r3, [r7, #20]
        t->size++;
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	1c5a      	adds	r2, r3, #1
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	60da      	str	r2, [r3, #12]
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 800777c:	7ffb      	ldrb	r3, [r7, #31]
 800777e:	2b7b      	cmp	r3, #123	; 0x7b
 8007780:	d101      	bne.n	8007786 <jsmn_parse+0xbe>
 8007782:	2201      	movs	r2, #1
 8007784:	e000      	b.n	8007788 <jsmn_parse+0xc0>
 8007786:	2202      	movs	r2, #2
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	461a      	mov	r2, r3
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	3b01      	subs	r3, #1
 800779c:	461a      	mov	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	609a      	str	r2, [r3, #8]
      break;
 80077a2:	e0f7      	b.n	8007994 <jsmn_parse+0x2cc>
      if (tokens == NULL) {
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f000 80ed 	beq.w	8007986 <jsmn_parse+0x2be>
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 80077ac:	7ffb      	ldrb	r3, [r7, #31]
 80077ae:	2b7d      	cmp	r3, #125	; 0x7d
 80077b0:	d101      	bne.n	80077b6 <jsmn_parse+0xee>
 80077b2:	2301      	movs	r3, #1
 80077b4:	e000      	b.n	80077b8 <jsmn_parse+0xf0>
 80077b6:	2302      	movs	r3, #2
 80077b8:	77bb      	strb	r3, [r7, #30]
      for (i = parser->toknext - 1; i >= 0; i--) {
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	3b01      	subs	r3, #1
 80077c0:	627b      	str	r3, [r7, #36]	; 0x24
 80077c2:	e024      	b.n	800780e <jsmn_parse+0x146>
        token = &tokens[i];
 80077c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c6:	011b      	lsls	r3, r3, #4
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	4413      	add	r3, r2
 80077cc:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d6:	d017      	beq.n	8007808 <jsmn_parse+0x140>
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e0:	d112      	bne.n	8007808 <jsmn_parse+0x140>
          if (token->type != type) {
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	7fba      	ldrb	r2, [r7, #30]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d002      	beq.n	80077f2 <jsmn_parse+0x12a>
            return JSMN_ERROR_INVAL;
 80077ec:	f06f 0301 	mvn.w	r3, #1
 80077f0:	e104      	b.n	80079fc <jsmn_parse+0x334>
          parser->toksuper = -1;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f04f 32ff 	mov.w	r2, #4294967295
 80077f8:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	3301      	adds	r3, #1
 8007800:	461a      	mov	r2, r3
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	609a      	str	r2, [r3, #8]
          break;
 8007806:	e005      	b.n	8007814 <jsmn_parse+0x14c>
      for (i = parser->toknext - 1; i >= 0; i--) {
 8007808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780a:	3b01      	subs	r3, #1
 800780c:	627b      	str	r3, [r7, #36]	; 0x24
 800780e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007810:	2b00      	cmp	r3, #0
 8007812:	dad7      	bge.n	80077c4 <jsmn_parse+0xfc>
      if (i == -1) {
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800781a:	d119      	bne.n	8007850 <jsmn_parse+0x188>
        return JSMN_ERROR_INVAL;
 800781c:	f06f 0301 	mvn.w	r3, #1
 8007820:	e0ec      	b.n	80079fc <jsmn_parse+0x334>
        token = &tokens[i];
 8007822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007824:	011b      	lsls	r3, r3, #4
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	4413      	add	r3, r2
 800782a:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007834:	d009      	beq.n	800784a <jsmn_parse+0x182>
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800783e:	d104      	bne.n	800784a <jsmn_parse+0x182>
          parser->toksuper = i;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007844:	609a      	str	r2, [r3, #8]
          break;
 8007846:	bf00      	nop
      break;
 8007848:	e0a4      	b.n	8007994 <jsmn_parse+0x2cc>
      for (; i >= 0; i--) {
 800784a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784c:	3b01      	subs	r3, #1
 800784e:	627b      	str	r3, [r7, #36]	; 0x24
 8007850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007852:	2b00      	cmp	r3, #0
 8007854:	dae5      	bge.n	8007822 <jsmn_parse+0x15a>
      break;
 8007856:	e09d      	b.n	8007994 <jsmn_parse+0x2cc>
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 8007858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800785a:	9300      	str	r3, [sp, #0]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	68b9      	ldr	r1, [r7, #8]
 8007862:	68f8      	ldr	r0, [r7, #12]
 8007864:	f7ff fdba 	bl	80073dc <jsmn_parse_string>
 8007868:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	da01      	bge.n	8007874 <jsmn_parse+0x1ac>
        return r;
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	e0c3      	b.n	80079fc <jsmn_parse+0x334>
      count++;
 8007874:	6a3b      	ldr	r3, [r7, #32]
 8007876:	3301      	adds	r3, #1
 8007878:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007882:	f000 8082 	beq.w	800798a <jsmn_parse+0x2c2>
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d07e      	beq.n	800798a <jsmn_parse+0x2c2>
        tokens[parser->toksuper].size++;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	011b      	lsls	r3, r3, #4
 8007892:	683a      	ldr	r2, [r7, #0]
 8007894:	4413      	add	r3, r2
 8007896:	68da      	ldr	r2, [r3, #12]
 8007898:	3201      	adds	r2, #1
 800789a:	60da      	str	r2, [r3, #12]
      break;
 800789c:	e075      	b.n	800798a <jsmn_parse+0x2c2>
    case ':':
      parser->toksuper = parser->toknext - 1;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	3b01      	subs	r3, #1
 80078a4:	461a      	mov	r2, r3
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	609a      	str	r2, [r3, #8]
      break;
 80078aa:	e073      	b.n	8007994 <jsmn_parse+0x2cc>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d06d      	beq.n	800798e <jsmn_parse+0x2c6>
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ba:	d068      	beq.n	800798e <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	011b      	lsls	r3, r3, #4
 80078c2:	683a      	ldr	r2, [r7, #0]
 80078c4:	4413      	add	r3, r2
 80078c6:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d060      	beq.n	800798e <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	011b      	lsls	r3, r3, #4
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	4413      	add	r3, r2
 80078d6:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d058      	beq.n	800798e <jsmn_parse+0x2c6>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	3b01      	subs	r3, #1
 80078e2:	627b      	str	r3, [r7, #36]	; 0x24
 80078e4:	e025      	b.n	8007932 <jsmn_parse+0x26a>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 80078e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e8:	011b      	lsls	r3, r3, #4
 80078ea:	683a      	ldr	r2, [r7, #0]
 80078ec:	4413      	add	r3, r2
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	2b02      	cmp	r3, #2
 80078f2:	d006      	beq.n	8007902 <jsmn_parse+0x23a>
 80078f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f6:	011b      	lsls	r3, r3, #4
 80078f8:	683a      	ldr	r2, [r7, #0]
 80078fa:	4413      	add	r3, r2
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d114      	bne.n	800792c <jsmn_parse+0x264>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 8007902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007904:	011b      	lsls	r3, r3, #4
 8007906:	683a      	ldr	r2, [r7, #0]
 8007908:	4413      	add	r3, r2
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007910:	d00c      	beq.n	800792c <jsmn_parse+0x264>
 8007912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007914:	011b      	lsls	r3, r3, #4
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	4413      	add	r3, r2
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007920:	d104      	bne.n	800792c <jsmn_parse+0x264>
              parser->toksuper = i;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007926:	609a      	str	r2, [r3, #8]
              break;
 8007928:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 800792a:	e030      	b.n	800798e <jsmn_parse+0x2c6>
        for (i = parser->toknext - 1; i >= 0; i--) {
 800792c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800792e:	3b01      	subs	r3, #1
 8007930:	627b      	str	r3, [r7, #36]	; 0x24
 8007932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007934:	2b00      	cmp	r3, #0
 8007936:	dad6      	bge.n	80078e6 <jsmn_parse+0x21e>
      break;
 8007938:	e029      	b.n	800798e <jsmn_parse+0x2c6>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 800793a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800793c:	9300      	str	r3, [sp, #0]
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	68b9      	ldr	r1, [r7, #8]
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f7ff fccf 	bl	80072e8 <jsmn_parse_primitive>
 800794a:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	2b00      	cmp	r3, #0
 8007950:	da01      	bge.n	8007956 <jsmn_parse+0x28e>
        return r;
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	e052      	b.n	80079fc <jsmn_parse+0x334>
      }
      count++;
 8007956:	6a3b      	ldr	r3, [r7, #32]
 8007958:	3301      	adds	r3, #1
 800795a:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007964:	d015      	beq.n	8007992 <jsmn_parse+0x2ca>
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d012      	beq.n	8007992 <jsmn_parse+0x2ca>
        tokens[parser->toksuper].size++;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	011b      	lsls	r3, r3, #4
 8007972:	683a      	ldr	r2, [r7, #0]
 8007974:	4413      	add	r3, r2
 8007976:	68da      	ldr	r2, [r3, #12]
 8007978:	3201      	adds	r2, #1
 800797a:	60da      	str	r2, [r3, #12]
      }
      break;
 800797c:	e009      	b.n	8007992 <jsmn_parse+0x2ca>
      break;
 800797e:	bf00      	nop
 8007980:	e008      	b.n	8007994 <jsmn_parse+0x2cc>
        break;
 8007982:	bf00      	nop
 8007984:	e006      	b.n	8007994 <jsmn_parse+0x2cc>
        break;
 8007986:	bf00      	nop
 8007988:	e004      	b.n	8007994 <jsmn_parse+0x2cc>
      break;
 800798a:	bf00      	nop
 800798c:	e002      	b.n	8007994 <jsmn_parse+0x2cc>
      break;
 800798e:	bf00      	nop
 8007990:	e000      	b.n	8007994 <jsmn_parse+0x2cc>
      break;
 8007992:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	1c5a      	adds	r2, r3, #1
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	687a      	ldr	r2, [r7, #4]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d907      	bls.n	80079b8 <jsmn_parse+0x2f0>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68ba      	ldr	r2, [r7, #8]
 80079ae:	4413      	add	r3, r2
 80079b0:	781b      	ldrb	r3, [r3, #0]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f47f ae93 	bne.w	80076de <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d01d      	beq.n	80079fa <jsmn_parse+0x332>
    for (i = parser->toknext - 1; i >= 0; i--) {
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	627b      	str	r3, [r7, #36]	; 0x24
 80079c6:	e015      	b.n	80079f4 <jsmn_parse+0x32c>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 80079c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ca:	011b      	lsls	r3, r3, #4
 80079cc:	683a      	ldr	r2, [r7, #0]
 80079ce:	4413      	add	r3, r2
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d6:	d00a      	beq.n	80079ee <jsmn_parse+0x326>
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079da:	011b      	lsls	r3, r3, #4
 80079dc:	683a      	ldr	r2, [r7, #0]
 80079de:	4413      	add	r3, r2
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e6:	d102      	bne.n	80079ee <jsmn_parse+0x326>
        return JSMN_ERROR_PART;
 80079e8:	f06f 0302 	mvn.w	r3, #2
 80079ec:	e006      	b.n	80079fc <jsmn_parse+0x334>
    for (i = parser->toknext - 1; i >= 0; i--) {
 80079ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f0:	3b01      	subs	r3, #1
 80079f2:	627b      	str	r3, [r7, #36]	; 0x24
 80079f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	dae6      	bge.n	80079c8 <jsmn_parse+0x300>
      }
    }
  }

  return count;
 80079fa:	6a3b      	ldr	r3, [r7, #32]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3728      	adds	r7, #40	; 0x28
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}

08007a04 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a1e:	609a      	str	r2, [r3, #8]
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <jsoneq>:
#include "stdio.h"
#include "stdlib.h"
#include "string.h"

static int jsoneq(const char *json, jsmntok_t *tok, const char *s) 
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	2b03      	cmp	r3, #3
 8007a3e:	d11e      	bne.n	8007a7e <jsoneq+0x52>
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f7f8 fbc5 	bl	80001d0 <strlen>
 8007a46:	4603      	mov	r3, r0
 8007a48:	4619      	mov	r1, r3
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	689a      	ldr	r2, [r3, #8]
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	4299      	cmp	r1, r3
 8007a56:	d112      	bne.n	8007a7e <jsoneq+0x52>
      strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	1898      	adds	r0, r3, r2
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	689a      	ldr	r2, [r3, #8]
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	6879      	ldr	r1, [r7, #4]
 8007a70:	f004 fa2b 	bl	800beca <strncmp>
 8007a74:	4603      	mov	r3, r0
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d101      	bne.n	8007a7e <jsoneq+0x52>
    return 0;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	e001      	b.n	8007a82 <jsoneq+0x56>
  }
  return -1;
 8007a7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3710      	adds	r7, #16
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}

08007a8a <my_strcpy>:

void my_strcpy(char *src, char *dst, int num)
{
 8007a8a:	b480      	push	{r7}
 8007a8c:	b087      	sub	sp, #28
 8007a8e:	af00      	add	r7, sp, #0
 8007a90:	60f8      	str	r0, [r7, #12]
 8007a92:	60b9      	str	r1, [r7, #8]
 8007a94:	607a      	str	r2, [r7, #4]
    int i;

    if(src == NULL || dst == NULL)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d033      	beq.n	8007b04 <my_strcpy+0x7a>
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d030      	beq.n	8007b04 <my_strcpy+0x7a>
        return;
    for(i = 0; i < num; i++)
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	617b      	str	r3, [r7, #20]
 8007aa6:	e022      	b.n	8007aee <my_strcpy+0x64>
    {
        if(src[i] == '\"' || src[i] == ','|| src[i] == 0)
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	4413      	add	r3, r2
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	2b22      	cmp	r3, #34	; 0x22
 8007ab2:	d00b      	beq.n	8007acc <my_strcpy+0x42>
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	4413      	add	r3, r2
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	2b2c      	cmp	r3, #44	; 0x2c
 8007abe:	d005      	beq.n	8007acc <my_strcpy+0x42>
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	68fa      	ldr	r2, [r7, #12]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d105      	bne.n	8007ad8 <my_strcpy+0x4e>
        {
            dst[i] = 0;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	701a      	strb	r2, [r3, #0]
            return;
 8007ad6:	e016      	b.n	8007b06 <my_strcpy+0x7c>
        }

        dst[i]=src[i];
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	441a      	add	r2, r3
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	68b9      	ldr	r1, [r7, #8]
 8007ae2:	440b      	add	r3, r1
 8007ae4:	7812      	ldrb	r2, [r2, #0]
 8007ae6:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < num; i++)
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	3301      	adds	r3, #1
 8007aec:	617b      	str	r3, [r7, #20]
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	dbd8      	blt.n	8007aa8 <my_strcpy+0x1e>
    }
    dst[i-1] = 0;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	3b01      	subs	r3, #1
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	4413      	add	r3, r2
 8007afe:	2200      	movs	r2, #0
 8007b00:	701a      	strb	r2, [r3, #0]
 8007b02:	e000      	b.n	8007b06 <my_strcpy+0x7c>
        return;
 8007b04:	bf00      	nop
}
 8007b06:	371c      	adds	r7, #28
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <return_true_or_false_from_str>:

int return_true_or_false_from_str(char *str)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b082      	sub	sp, #8
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
    if(strncmp(str, "true",4) == 0)
 8007b18:	2204      	movs	r2, #4
 8007b1a:	490e      	ldr	r1, [pc, #56]	; (8007b54 <return_true_or_false_from_str+0x44>)
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f004 f9d4 	bl	800beca <strncmp>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d101      	bne.n	8007b2c <return_true_or_false_from_str+0x1c>
        return true;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e00f      	b.n	8007b4c <return_true_or_false_from_str+0x3c>
    if(strncmp(str, "false",5) == 0)
 8007b2c:	2205      	movs	r2, #5
 8007b2e:	490a      	ldr	r1, [pc, #40]	; (8007b58 <return_true_or_false_from_str+0x48>)
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f004 f9ca 	bl	800beca <strncmp>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d101      	bne.n	8007b40 <return_true_or_false_from_str+0x30>
        return false;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	e005      	b.n	8007b4c <return_true_or_false_from_str+0x3c>
    printf("%s\r\n",str);
 8007b40:	6879      	ldr	r1, [r7, #4]
 8007b42:	4806      	ldr	r0, [pc, #24]	; (8007b5c <return_true_or_false_from_str+0x4c>)
 8007b44:	f004 f906 	bl	800bd54 <iprintf>
    return -1;
 8007b48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3708      	adds	r7, #8
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	0800d09c 	.word	0x0800d09c
 8007b58:	0800d0a4 	.word	0x0800d0a4
 8007b5c:	0800d0ac 	.word	0x0800d0ac

08007b60 <barcode_parse_json>:

// convert barcode scan response
barcode_server_msg* barcode_parse_json(char *json_msg)
{
 8007b60:	b590      	push	{r4, r7, lr}
 8007b62:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8007b66:	b08f      	sub	sp, #60	; 0x3c
 8007b68:	af02      	add	r7, sp, #8
 8007b6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007b6e:	3b2c      	subs	r3, #44	; 0x2c
 8007b70:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    barcode_server_msg* new_msg = malloc(sizeof (barcode_server_msg));
 8007b72:	20a0      	movs	r0, #160	; 0xa0
 8007b74:	f004 f822 	bl	800bbbc <malloc>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007b7e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8007b82:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8007b84:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007b88:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <barcode_parse_json+0x36>
        return NULL;
 8007b92:	2300      	movs	r3, #0
 8007b94:	e217      	b.n	8007fc6 <barcode_parse_json+0x466>

    jsmn_init(&p);
 8007b96:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007b9a:	f103 0314 	add.w	r3, r3, #20
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7ff ff30 	bl	8007a04 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8007ba4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007ba8:	3b2c      	subs	r3, #44	; 0x2c
 8007baa:	6818      	ldr	r0, [r3, #0]
 8007bac:	f7f8 fb10 	bl	80001d0 <strlen>
 8007bb0:	4604      	mov	r4, r0
 8007bb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007bb6:	3b1c      	subs	r3, #28
 8007bb8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007bbc:	392c      	subs	r1, #44	; 0x2c
 8007bbe:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8007bc2:	f100 0014 	add.w	r0, r0, #20
 8007bc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007bca:	9200      	str	r2, [sp, #0]
 8007bcc:	4622      	mov	r2, r4
 8007bce:	6809      	ldr	r1, [r1, #0]
 8007bd0:	f7ff fd7a 	bl	80076c8 <jsmn_parse>
 8007bd4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007bd8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007bdc:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8007bde:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007be2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	da09      	bge.n	8007c00 <barcode_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8007bec:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007bf0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007bf4:	6819      	ldr	r1, [r3, #0]
 8007bf6:	48d1      	ldr	r0, [pc, #836]	; (8007f3c <barcode_parse_json+0x3dc>)
 8007bf8:	f004 f8ac 	bl	800bd54 <iprintf>
      return NULL;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	e1e2      	b.n	8007fc6 <barcode_parse_json+0x466>
      printf("Object expected\r\n");
      return NULL;
    }*/

    /* Loop over all keys of the root object */
    for (i = 0; i < r; i++) {
 8007c00:	2300      	movs	r3, #0
 8007c02:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007c06:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007c0a:	6013      	str	r3, [r2, #0]
 8007c0c:	e1c9      	b.n	8007fa2 <barcode_parse_json+0x442>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8007c0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007c12:	3b1c      	subs	r3, #28
 8007c14:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007c18:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007c1c:	6812      	ldr	r2, [r2, #0]
 8007c1e:	0112      	lsls	r2, r2, #4
 8007c20:	1899      	adds	r1, r3, r2
 8007c22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007c26:	3b2c      	subs	r3, #44	; 0x2c
 8007c28:	4ac5      	ldr	r2, [pc, #788]	; (8007f40 <barcode_parse_json+0x3e0>)
 8007c2a:	6818      	ldr	r0, [r3, #0]
 8007c2c:	f7ff fefe 	bl	8007a2c <jsoneq>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d148      	bne.n	8007cc8 <barcode_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8007c36:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007c3a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	1c5a      	adds	r2, r3, #1
 8007c42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007c46:	3b1c      	subs	r3, #28
 8007c48:	0112      	lsls	r2, r2, #4
 8007c4a:	4413      	add	r3, r2
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	461a      	mov	r2, r3
 8007c52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007c56:	3b2c      	subs	r3, #44	; 0x2c
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	1898      	adds	r0, r3, r2
 8007c5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007c60:	3b24      	subs	r3, #36	; 0x24
 8007c62:	220a      	movs	r2, #10
 8007c64:	4619      	mov	r1, r3
 8007c66:	f7ff ff10 	bl	8007a8a <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8007c6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007c6e:	3b24      	subs	r3, #36	; 0x24
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff ff4d 	bl	8007b10 <return_true_or_false_from_str>
 8007c76:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007c7a:	f103 0320 	add.w	r3, r3, #32
 8007c7e:	6018      	str	r0, [r3, #0]
 8007c80:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007c84:	f103 0320 	add.w	r3, r3, #32
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c8e:	d103      	bne.n	8007c98 <barcode_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 8007c90:	48ac      	ldr	r0, [pc, #688]	; (8007f44 <barcode_parse_json+0x3e4>)
 8007c92:	f004 f8d3 	bl	800be3c <puts>
 8007c96:	e00b      	b.n	8007cb0 <barcode_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 8007c98:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007c9c:	f103 0320 	add.w	r3, r3, #32
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	b2da      	uxtb	r2, r3
 8007ca4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007ca8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8007cb0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007cb4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007cc0:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007cc4:	6013      	str	r3, [r2, #0]
 8007cc6:	e161      	b.n	8007f8c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "name") == 0) {
 8007cc8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007ccc:	3b1c      	subs	r3, #28
 8007cce:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007cd2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007cd6:	6812      	ldr	r2, [r2, #0]
 8007cd8:	0112      	lsls	r2, r2, #4
 8007cda:	1899      	adds	r1, r3, r2
 8007cdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007ce0:	3b2c      	subs	r3, #44	; 0x2c
 8007ce2:	4a99      	ldr	r2, [pc, #612]	; (8007f48 <barcode_parse_json+0x3e8>)
 8007ce4:	6818      	ldr	r0, [r3, #0]
 8007ce6:	f7ff fea1 	bl	8007a2c <jsoneq>
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d128      	bne.n	8007d42 <barcode_parse_json+0x1e2>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.name, JSON_ITEM_MAX_SIZE);
 8007cf0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007cf4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	1c5a      	adds	r2, r3, #1
 8007cfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d00:	3b1c      	subs	r3, #28
 8007d02:	0112      	lsls	r2, r2, #4
 8007d04:	4413      	add	r3, r2
 8007d06:	3304      	adds	r3, #4
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d10:	3b2c      	subs	r3, #44	; 0x2c
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	1898      	adds	r0, r3, r2
 8007d16:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007d1a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	3304      	adds	r3, #4
 8007d22:	2246      	movs	r2, #70	; 0x46
 8007d24:	4619      	mov	r1, r3
 8007d26:	f7ff feb0 	bl	8007a8a <my_strcpy>
            i++;
 8007d2a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007d2e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	3301      	adds	r3, #1
 8007d36:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007d3a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007d3e:	6013      	str	r3, [r2, #0]
 8007d40:	e124      	b.n	8007f8c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "email") == 0) {
 8007d42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d46:	3b1c      	subs	r3, #28
 8007d48:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007d4c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007d50:	6812      	ldr	r2, [r2, #0]
 8007d52:	0112      	lsls	r2, r2, #4
 8007d54:	1899      	adds	r1, r3, r2
 8007d56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d5a:	3b2c      	subs	r3, #44	; 0x2c
 8007d5c:	4a7b      	ldr	r2, [pc, #492]	; (8007f4c <barcode_parse_json+0x3ec>)
 8007d5e:	6818      	ldr	r0, [r3, #0]
 8007d60:	f7ff fe64 	bl	8007a2c <jsoneq>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d128      	bne.n	8007dbc <barcode_parse_json+0x25c>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.email, JSON_ITEM_MAX_SIZE);
 8007d6a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007d6e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	1c5a      	adds	r2, r3, #1
 8007d76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d7a:	3b1c      	subs	r3, #28
 8007d7c:	0112      	lsls	r2, r2, #4
 8007d7e:	4413      	add	r3, r2
 8007d80:	3304      	adds	r3, #4
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	461a      	mov	r2, r3
 8007d86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d8a:	3b2c      	subs	r3, #44	; 0x2c
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	1898      	adds	r0, r3, r2
 8007d90:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007d94:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	334a      	adds	r3, #74	; 0x4a
 8007d9c:	2246      	movs	r2, #70	; 0x46
 8007d9e:	4619      	mov	r1, r3
 8007da0:	f7ff fe73 	bl	8007a8a <my_strcpy>
            i++;
 8007da4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007da8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	3301      	adds	r3, #1
 8007db0:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007db4:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007db8:	6013      	str	r3, [r2, #0]
 8007dba:	e0e7      	b.n	8007f8c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "id") == 0) {
 8007dbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007dc0:	3b1c      	subs	r3, #28
 8007dc2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007dc6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007dca:	6812      	ldr	r2, [r2, #0]
 8007dcc:	0112      	lsls	r2, r2, #4
 8007dce:	1899      	adds	r1, r3, r2
 8007dd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007dd4:	3b2c      	subs	r3, #44	; 0x2c
 8007dd6:	4a5e      	ldr	r2, [pc, #376]	; (8007f50 <barcode_parse_json+0x3f0>)
 8007dd8:	6818      	ldr	r0, [r3, #0]
 8007dda:	f7ff fe27 	bl	8007a2c <jsoneq>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d128      	bne.n	8007e36 <barcode_parse_json+0x2d6>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.id, 8);
 8007de4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007de8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	1c5a      	adds	r2, r3, #1
 8007df0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007df4:	3b1c      	subs	r3, #28
 8007df6:	0112      	lsls	r2, r2, #4
 8007df8:	4413      	add	r3, r2
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007e04:	3b2c      	subs	r3, #44	; 0x2c
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	1898      	adds	r0, r3, r2
 8007e0a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007e0e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	3390      	adds	r3, #144	; 0x90
 8007e16:	2208      	movs	r2, #8
 8007e18:	4619      	mov	r1, r3
 8007e1a:	f7ff fe36 	bl	8007a8a <my_strcpy>
            i++;
 8007e1e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007e22:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007e2e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007e32:	6013      	str	r3, [r2, #0]
 8007e34:	e0aa      	b.n	8007f8c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "numPeople") == 0) {
 8007e36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007e3a:	3b1c      	subs	r3, #28
 8007e3c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007e40:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007e44:	6812      	ldr	r2, [r2, #0]
 8007e46:	0112      	lsls	r2, r2, #4
 8007e48:	1899      	adds	r1, r3, r2
 8007e4a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007e4e:	3b2c      	subs	r3, #44	; 0x2c
 8007e50:	4a40      	ldr	r2, [pc, #256]	; (8007f54 <barcode_parse_json+0x3f4>)
 8007e52:	6818      	ldr	r0, [r3, #0]
 8007e54:	f7ff fdea 	bl	8007a2c <jsoneq>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d129      	bne.n	8007eb2 <barcode_parse_json+0x352>
    		new_msg -> customer.numPeople = atoi(json_msg + token[i+1].start);
 8007e5e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007e62:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	1c5a      	adds	r2, r3, #1
 8007e6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007e6e:	3b1c      	subs	r3, #28
 8007e70:	0112      	lsls	r2, r2, #4
 8007e72:	4413      	add	r3, r2
 8007e74:	3304      	adds	r3, #4
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	461a      	mov	r2, r3
 8007e7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007e7e:	3b2c      	subs	r3, #44	; 0x2c
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4413      	add	r3, r2
 8007e84:	4618      	mov	r0, r3
 8007e86:	f003 fe68 	bl	800bb5a <atoi>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007e90:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    	        i++;
 8007e9a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007e9e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007eaa:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007eae:	6013      	str	r3, [r2, #0]
 8007eb0:	e06c      	b.n	8007f8c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "isCheckingIn") == 0) {
 8007eb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007eb6:	3b1c      	subs	r3, #28
 8007eb8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007ebc:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007ec0:	6812      	ldr	r2, [r2, #0]
 8007ec2:	0112      	lsls	r2, r2, #4
 8007ec4:	1899      	adds	r1, r3, r2
 8007ec6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007eca:	3b2c      	subs	r3, #44	; 0x2c
 8007ecc:	4a22      	ldr	r2, [pc, #136]	; (8007f58 <barcode_parse_json+0x3f8>)
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	f7ff fdac 	bl	8007a2c <jsoneq>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d158      	bne.n	8007f8c <barcode_parse_json+0x42c>
            my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8007eda:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007ede:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	1c5a      	adds	r2, r3, #1
 8007ee6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007eea:	3b1c      	subs	r3, #28
 8007eec:	0112      	lsls	r2, r2, #4
 8007eee:	4413      	add	r3, r2
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007efa:	3b2c      	subs	r3, #44	; 0x2c
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	1898      	adds	r0, r3, r2
 8007f00:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007f04:	3b24      	subs	r3, #36	; 0x24
 8007f06:	220a      	movs	r2, #10
 8007f08:	4619      	mov	r1, r3
 8007f0a:	f7ff fdbe 	bl	8007a8a <my_strcpy>
            if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8007f0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007f12:	3b24      	subs	r3, #36	; 0x24
 8007f14:	4618      	mov	r0, r3
 8007f16:	f7ff fdfb 	bl	8007b10 <return_true_or_false_from_str>
 8007f1a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007f1e:	f103 0320 	add.w	r3, r3, #32
 8007f22:	6018      	str	r0, [r3, #0]
 8007f24:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007f28:	f103 0320 	add.w	r3, r3, #32
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f32:	d113      	bne.n	8007f5c <barcode_parse_json+0x3fc>
            {
                printf("string is not true or false\r\n");
 8007f34:	4803      	ldr	r0, [pc, #12]	; (8007f44 <barcode_parse_json+0x3e4>)
 8007f36:	f003 ff81 	bl	800be3c <puts>
 8007f3a:	e01c      	b.n	8007f76 <barcode_parse_json+0x416>
 8007f3c:	0800d0b4 	.word	0x0800d0b4
 8007f40:	0800d0d0 	.word	0x0800d0d0
 8007f44:	0800d0d4 	.word	0x0800d0d4
 8007f48:	0800d0f4 	.word	0x0800d0f4
 8007f4c:	0800d0fc 	.word	0x0800d0fc
 8007f50:	0800d104 	.word	0x0800d104
 8007f54:	0800d108 	.word	0x0800d108
 8007f58:	0800d114 	.word	0x0800d114
            }
            else
            {
            	new_msg -> isCheckingIn = ret;
 8007f5c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007f60:	f103 0320 	add.w	r3, r3, #32
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007f6c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
            }
            i++;
 8007f76:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007f7a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	3301      	adds	r3, #1
 8007f82:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007f86:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007f8a:	6013      	str	r3, [r2, #0]
    for (i = 0; i < r; i++) {
 8007f8c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007f90:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	3301      	adds	r3, #1
 8007f98:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007f9c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007fa0:	6013      	str	r3, [r2, #0]
 8007fa2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007fa6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007fb0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	f6ff ae29 	blt.w	8007c0e <barcode_parse_json+0xae>
    	}
    }

    return new_msg;
 8007fbc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007fc0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007fc4:	681b      	ldr	r3, [r3, #0]
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8007fcc:	3734      	adds	r7, #52	; 0x34
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd90      	pop	{r4, r7, pc}
 8007fd2:	bf00      	nop

08007fd4 <no_data_parse_json>:

// convert no data type response
no_data_server_msg* no_data_parse_json(char *json_msg)
{
 8007fd4:	b590      	push	{r4, r7, lr}
 8007fd6:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8007fda:	b08f      	sub	sp, #60	; 0x3c
 8007fdc:	af02      	add	r7, sp, #8
 8007fde:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007fe2:	3b2c      	subs	r3, #44	; 0x2c
 8007fe4:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    no_data_server_msg* new_msg = malloc(sizeof (no_data_server_msg));
 8007fe6:	2001      	movs	r0, #1
 8007fe8:	f003 fde8 	bl	800bbbc <malloc>
 8007fec:	4603      	mov	r3, r0
 8007fee:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007ff2:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8007ff6:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8007ff8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007ffc:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <no_data_parse_json+0x36>
        return NULL;
 8008006:	2300      	movs	r3, #0
 8008008:	e0ba      	b.n	8008180 <no_data_parse_json+0x1ac>

    jsmn_init(&p);
 800800a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800800e:	f103 0314 	add.w	r3, r3, #20
 8008012:	4618      	mov	r0, r3
 8008014:	f7ff fcf6 	bl	8007a04 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8008018:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800801c:	3b2c      	subs	r3, #44	; 0x2c
 800801e:	6818      	ldr	r0, [r3, #0]
 8008020:	f7f8 f8d6 	bl	80001d0 <strlen>
 8008024:	4604      	mov	r4, r0
 8008026:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800802a:	3b1c      	subs	r3, #28
 800802c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8008030:	392c      	subs	r1, #44	; 0x2c
 8008032:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8008036:	f100 0014 	add.w	r0, r0, #20
 800803a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800803e:	9200      	str	r2, [sp, #0]
 8008040:	4622      	mov	r2, r4
 8008042:	6809      	ldr	r1, [r1, #0]
 8008044:	f7ff fb40 	bl	80076c8 <jsmn_parse>
 8008048:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800804c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008050:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8008052:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008056:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	da09      	bge.n	8008074 <no_data_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8008060:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008064:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008068:	6819      	ldr	r1, [r3, #0]
 800806a:	4848      	ldr	r0, [pc, #288]	; (800818c <no_data_parse_json+0x1b8>)
 800806c:	f003 fe72 	bl	800bd54 <iprintf>
      return NULL;
 8008070:	2300      	movs	r3, #0
 8008072:	e085      	b.n	8008180 <no_data_parse_json+0x1ac>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 8008074:	2300      	movs	r3, #0
 8008076:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800807a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800807e:	6013      	str	r3, [r2, #0]
 8008080:	e06d      	b.n	800815e <no_data_parse_json+0x18a>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8008082:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008086:	3b1c      	subs	r3, #28
 8008088:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800808c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008090:	6812      	ldr	r2, [r2, #0]
 8008092:	0112      	lsls	r2, r2, #4
 8008094:	1899      	adds	r1, r3, r2
 8008096:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800809a:	3b2c      	subs	r3, #44	; 0x2c
 800809c:	4a3c      	ldr	r2, [pc, #240]	; (8008190 <no_data_parse_json+0x1bc>)
 800809e:	6818      	ldr	r0, [r3, #0]
 80080a0:	f7ff fcc4 	bl	8007a2c <jsoneq>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d14e      	bne.n	8008148 <no_data_parse_json+0x174>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 80080aa:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80080ae:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	1c5a      	adds	r2, r3, #1
 80080b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80080ba:	3b1c      	subs	r3, #28
 80080bc:	0112      	lsls	r2, r2, #4
 80080be:	4413      	add	r3, r2
 80080c0:	3304      	adds	r3, #4
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	461a      	mov	r2, r3
 80080c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80080ca:	3b2c      	subs	r3, #44	; 0x2c
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	1898      	adds	r0, r3, r2
 80080d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80080d4:	3b24      	subs	r3, #36	; 0x24
 80080d6:	220a      	movs	r2, #10
 80080d8:	4619      	mov	r1, r3
 80080da:	f7ff fcd6 	bl	8007a8a <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 80080de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80080e2:	3b24      	subs	r3, #36	; 0x24
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7ff fd13 	bl	8007b10 <return_true_or_false_from_str>
 80080ea:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80080ee:	f103 0320 	add.w	r3, r3, #32
 80080f2:	6018      	str	r0, [r3, #0]
 80080f4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80080f8:	f103 0320 	add.w	r3, r3, #32
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008102:	d10a      	bne.n	800811a <no_data_parse_json+0x146>
			{
				printf("string is not true or false\r\n");
 8008104:	4823      	ldr	r0, [pc, #140]	; (8008194 <no_data_parse_json+0x1c0>)
 8008106:	f003 fe99 	bl	800be3c <puts>
				printf("%s\r\n", temp_str);
 800810a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800810e:	3b24      	subs	r3, #36	; 0x24
 8008110:	4619      	mov	r1, r3
 8008112:	4821      	ldr	r0, [pc, #132]	; (8008198 <no_data_parse_json+0x1c4>)
 8008114:	f003 fe1e 	bl	800bd54 <iprintf>
 8008118:	e00b      	b.n	8008132 <no_data_parse_json+0x15e>
			}
			else
			{
				new_msg -> ok = ret;
 800811a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800811e:	f103 0320 	add.w	r3, r3, #32
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	b2da      	uxtb	r2, r3
 8008126:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800812a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8008132:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008136:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	3301      	adds	r3, #1
 800813e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008142:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008146:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8008148:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800814c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	3301      	adds	r3, #1
 8008154:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008158:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800815c:	6013      	str	r3, [r2, #0]
 800815e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008162:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800816c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	429a      	cmp	r2, r3
 8008174:	db85      	blt.n	8008082 <no_data_parse_json+0xae>
    	}
    }

    return new_msg;
 8008176:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800817a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800817e:	681b      	ldr	r3, [r3, #0]
}
 8008180:	4618      	mov	r0, r3
 8008182:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8008186:	3734      	adds	r7, #52	; 0x34
 8008188:	46bd      	mov	sp, r7
 800818a:	bd90      	pop	{r4, r7, pc}
 800818c:	0800d0b4 	.word	0x0800d0b4
 8008190:	0800d0d0 	.word	0x0800d0d0
 8008194:	0800d0d4 	.word	0x0800d0d4
 8008198:	0800d0ac 	.word	0x0800d0ac

0800819c <status_parse_json>:

// convert queue status response
status_server_msg* status_parse_json(char *json_msg)
{
 800819c:	b590      	push	{r4, r7, lr}
 800819e:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 80081a2:	b08f      	sub	sp, #60	; 0x3c
 80081a4:	af02      	add	r7, sp, #8
 80081a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80081aa:	3b2c      	subs	r3, #44	; 0x2c
 80081ac:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    status_server_msg* new_msg = malloc(sizeof (status_server_msg));
 80081ae:	2010      	movs	r0, #16
 80081b0:	f003 fd04 	bl	800bbbc <malloc>
 80081b4:	4603      	mov	r3, r0
 80081b6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80081ba:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80081be:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 80081c0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80081c4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d101      	bne.n	80081d2 <status_parse_json+0x36>
        return NULL;
 80081ce:	2300      	movs	r3, #0
 80081d0:	e16b      	b.n	80084aa <status_parse_json+0x30e>

    jsmn_init(&p);
 80081d2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80081d6:	f103 0314 	add.w	r3, r3, #20
 80081da:	4618      	mov	r0, r3
 80081dc:	f7ff fc12 	bl	8007a04 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 80081e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80081e4:	3b2c      	subs	r3, #44	; 0x2c
 80081e6:	6818      	ldr	r0, [r3, #0]
 80081e8:	f7f7 fff2 	bl	80001d0 <strlen>
 80081ec:	4604      	mov	r4, r0
 80081ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80081f2:	3b1c      	subs	r3, #28
 80081f4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80081f8:	392c      	subs	r1, #44	; 0x2c
 80081fa:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 80081fe:	f100 0014 	add.w	r0, r0, #20
 8008202:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008206:	9200      	str	r2, [sp, #0]
 8008208:	4622      	mov	r2, r4
 800820a:	6809      	ldr	r1, [r1, #0]
 800820c:	f7ff fa5c 	bl	80076c8 <jsmn_parse>
 8008210:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008214:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008218:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 800821a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800821e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	da09      	bge.n	800823c <status_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8008228:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800822c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008230:	6819      	ldr	r1, [r3, #0]
 8008232:	48a1      	ldr	r0, [pc, #644]	; (80084b8 <status_parse_json+0x31c>)
 8008234:	f003 fd8e 	bl	800bd54 <iprintf>
      return NULL;
 8008238:	2300      	movs	r3, #0
 800823a:	e136      	b.n	80084aa <status_parse_json+0x30e>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 800823c:	2300      	movs	r3, #0
 800823e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008242:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008246:	6013      	str	r3, [r2, #0]
 8008248:	e11d      	b.n	8008486 <status_parse_json+0x2ea>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 800824a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800824e:	3b1c      	subs	r3, #28
 8008250:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008254:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008258:	6812      	ldr	r2, [r2, #0]
 800825a:	0112      	lsls	r2, r2, #4
 800825c:	1899      	adds	r1, r3, r2
 800825e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008262:	3b2c      	subs	r3, #44	; 0x2c
 8008264:	4a95      	ldr	r2, [pc, #596]	; (80084bc <status_parse_json+0x320>)
 8008266:	6818      	ldr	r0, [r3, #0]
 8008268:	f7ff fbe0 	bl	8007a2c <jsoneq>
 800826c:	4603      	mov	r3, r0
 800826e:	2b00      	cmp	r3, #0
 8008270:	d148      	bne.n	8008304 <status_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8008272:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008276:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	1c5a      	adds	r2, r3, #1
 800827e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008282:	3b1c      	subs	r3, #28
 8008284:	0112      	lsls	r2, r2, #4
 8008286:	4413      	add	r3, r2
 8008288:	3304      	adds	r3, #4
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	461a      	mov	r2, r3
 800828e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008292:	3b2c      	subs	r3, #44	; 0x2c
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	1898      	adds	r0, r3, r2
 8008298:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800829c:	3b24      	subs	r3, #36	; 0x24
 800829e:	220a      	movs	r2, #10
 80082a0:	4619      	mov	r1, r3
 80082a2:	f7ff fbf2 	bl	8007a8a <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 80082a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80082aa:	3b24      	subs	r3, #36	; 0x24
 80082ac:	4618      	mov	r0, r3
 80082ae:	f7ff fc2f 	bl	8007b10 <return_true_or_false_from_str>
 80082b2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80082b6:	f103 0320 	add.w	r3, r3, #32
 80082ba:	6018      	str	r0, [r3, #0]
 80082bc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80082c0:	f103 0320 	add.w	r3, r3, #32
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ca:	d103      	bne.n	80082d4 <status_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 80082cc:	487c      	ldr	r0, [pc, #496]	; (80084c0 <status_parse_json+0x324>)
 80082ce:	f003 fdb5 	bl	800be3c <puts>
 80082d2:	e00b      	b.n	80082ec <status_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 80082d4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80082d8:	f103 0320 	add.w	r3, r3, #32
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	b2da      	uxtb	r2, r3
 80082e0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80082e4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	701a      	strb	r2, [r3, #0]
			}
			i++;
 80082ec:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80082f0:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3301      	adds	r3, #1
 80082f8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80082fc:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008300:	6013      	str	r3, [r2, #0]
 8008302:	e0b5      	b.n	8008470 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "queueLength") == 0) {
 8008304:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008308:	3b1c      	subs	r3, #28
 800830a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800830e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008312:	6812      	ldr	r2, [r2, #0]
 8008314:	0112      	lsls	r2, r2, #4
 8008316:	1899      	adds	r1, r3, r2
 8008318:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800831c:	3b2c      	subs	r3, #44	; 0x2c
 800831e:	4a69      	ldr	r2, [pc, #420]	; (80084c4 <status_parse_json+0x328>)
 8008320:	6818      	ldr	r0, [r3, #0]
 8008322:	f7ff fb83 	bl	8007a2c <jsoneq>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d128      	bne.n	800837e <status_parse_json+0x1e2>
    		new_msg -> queueLength = atoi(json_msg + token[i+1].start);
 800832c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008330:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	1c5a      	adds	r2, r3, #1
 8008338:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800833c:	3b1c      	subs	r3, #28
 800833e:	0112      	lsls	r2, r2, #4
 8008340:	4413      	add	r3, r2
 8008342:	3304      	adds	r3, #4
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	461a      	mov	r2, r3
 8008348:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800834c:	3b2c      	subs	r3, #44	; 0x2c
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4413      	add	r3, r2
 8008352:	4618      	mov	r0, r3
 8008354:	f003 fc01 	bl	800bb5a <atoi>
 8008358:	4602      	mov	r2, r0
 800835a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800835e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	605a      	str	r2, [r3, #4]
    	        i++;
 8008366:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800836a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	3301      	adds	r3, #1
 8008372:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008376:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800837a:	6013      	str	r3, [r2, #0]
 800837c:	e078      	b.n	8008470 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "numPeopleInStore") == 0) {
 800837e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008382:	3b1c      	subs	r3, #28
 8008384:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008388:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800838c:	6812      	ldr	r2, [r2, #0]
 800838e:	0112      	lsls	r2, r2, #4
 8008390:	1899      	adds	r1, r3, r2
 8008392:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008396:	3b2c      	subs	r3, #44	; 0x2c
 8008398:	4a4b      	ldr	r2, [pc, #300]	; (80084c8 <status_parse_json+0x32c>)
 800839a:	6818      	ldr	r0, [r3, #0]
 800839c:	f7ff fb46 	bl	8007a2c <jsoneq>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d128      	bne.n	80083f8 <status_parse_json+0x25c>
    		new_msg -> numPeopleInStore = atoi(json_msg + token[i+1].start);
 80083a6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80083aa:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	1c5a      	adds	r2, r3, #1
 80083b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80083b6:	3b1c      	subs	r3, #28
 80083b8:	0112      	lsls	r2, r2, #4
 80083ba:	4413      	add	r3, r2
 80083bc:	3304      	adds	r3, #4
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	461a      	mov	r2, r3
 80083c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80083c6:	3b2c      	subs	r3, #44	; 0x2c
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4413      	add	r3, r2
 80083cc:	4618      	mov	r0, r3
 80083ce:	f003 fbc4 	bl	800bb5a <atoi>
 80083d2:	4602      	mov	r2, r0
 80083d4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80083d8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	609a      	str	r2, [r3, #8]
    	        i++;
 80083e0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80083e4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	3301      	adds	r3, #1
 80083ec:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80083f0:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80083f4:	6013      	str	r3, [r2, #0]
 80083f6:	e03b      	b.n	8008470 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "maxCapacity") == 0) {
 80083f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80083fc:	3b1c      	subs	r3, #28
 80083fe:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008402:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008406:	6812      	ldr	r2, [r2, #0]
 8008408:	0112      	lsls	r2, r2, #4
 800840a:	1899      	adds	r1, r3, r2
 800840c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008410:	3b2c      	subs	r3, #44	; 0x2c
 8008412:	4a2e      	ldr	r2, [pc, #184]	; (80084cc <status_parse_json+0x330>)
 8008414:	6818      	ldr	r0, [r3, #0]
 8008416:	f7ff fb09 	bl	8007a2c <jsoneq>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d127      	bne.n	8008470 <status_parse_json+0x2d4>
    		new_msg -> maxCapacity = atoi(json_msg + token[i+1].start);
 8008420:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008424:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	1c5a      	adds	r2, r3, #1
 800842c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008430:	3b1c      	subs	r3, #28
 8008432:	0112      	lsls	r2, r2, #4
 8008434:	4413      	add	r3, r2
 8008436:	3304      	adds	r3, #4
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008440:	3b2c      	subs	r3, #44	; 0x2c
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4413      	add	r3, r2
 8008446:	4618      	mov	r0, r3
 8008448:	f003 fb87 	bl	800bb5a <atoi>
 800844c:	4602      	mov	r2, r0
 800844e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008452:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	60da      	str	r2, [r3, #12]
    	        i++;
 800845a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800845e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	3301      	adds	r3, #1
 8008466:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800846a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800846e:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8008470:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008474:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	3301      	adds	r3, #1
 800847c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008480:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8008484:	6013      	str	r3, [r2, #0]
 8008486:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800848a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008494:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	429a      	cmp	r2, r3
 800849c:	f6ff aed5 	blt.w	800824a <status_parse_json+0xae>
    	}
    }

    return new_msg;
 80084a0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80084a4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80084a8:	681b      	ldr	r3, [r3, #0]
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 80084b0:	3734      	adds	r7, #52	; 0x34
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd90      	pop	{r4, r7, pc}
 80084b6:	bf00      	nop
 80084b8:	0800d0b4 	.word	0x0800d0b4
 80084bc:	0800d0d0 	.word	0x0800d0d0
 80084c0:	0800d0d4 	.word	0x0800d0d4
 80084c4:	0800d124 	.word	0x0800d124
 80084c8:	0800d130 	.word	0x0800d130
 80084cc:	0800d144 	.word	0x0800d144

080084d0 <print_out_barcode_msg>:

void print_out_barcode_msg(barcode_server_msg* msg)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b082      	sub	sp, #8
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	4619      	mov	r1, r3
 80084de:	4813      	ldr	r0, [pc, #76]	; (800852c <print_out_barcode_msg+0x5c>)
 80084e0:	f003 fc38 	bl	800bd54 <iprintf>
    printf("customer name: %s\r\n", msg->customer.name);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	3304      	adds	r3, #4
 80084e8:	4619      	mov	r1, r3
 80084ea:	4811      	ldr	r0, [pc, #68]	; (8008530 <print_out_barcode_msg+0x60>)
 80084ec:	f003 fc32 	bl	800bd54 <iprintf>
    printf("customer email: %s\r\n", msg->customer.email);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	334a      	adds	r3, #74	; 0x4a
 80084f4:	4619      	mov	r1, r3
 80084f6:	480f      	ldr	r0, [pc, #60]	; (8008534 <print_out_barcode_msg+0x64>)
 80084f8:	f003 fc2c 	bl	800bd54 <iprintf>
    printf("customer id: %s\r\n", msg->customer.id);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	3390      	adds	r3, #144	; 0x90
 8008500:	4619      	mov	r1, r3
 8008502:	480d      	ldr	r0, [pc, #52]	; (8008538 <print_out_barcode_msg+0x68>)
 8008504:	f003 fc26 	bl	800bd54 <iprintf>
    printf("customer numPeople: %d\r\n", msg->customer.numPeople);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800850e:	4619      	mov	r1, r3
 8008510:	480a      	ldr	r0, [pc, #40]	; (800853c <print_out_barcode_msg+0x6c>)
 8008512:	f003 fc1f 	bl	800bd54 <iprintf>
    printf("isCheckingIn: %d\r\n", msg->isCheckingIn);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800851c:	4619      	mov	r1, r3
 800851e:	4808      	ldr	r0, [pc, #32]	; (8008540 <print_out_barcode_msg+0x70>)
 8008520:	f003 fc18 	bl	800bd54 <iprintf>
}
 8008524:	bf00      	nop
 8008526:	3708      	adds	r7, #8
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}
 800852c:	0800d150 	.word	0x0800d150
 8008530:	0800d15c 	.word	0x0800d15c
 8008534:	0800d170 	.word	0x0800d170
 8008538:	0800d188 	.word	0x0800d188
 800853c:	0800d19c 	.word	0x0800d19c
 8008540:	0800d1b8 	.word	0x0800d1b8

08008544 <print_out_no_data_msg>:

void print_out_no_data_msg(no_data_server_msg* msg)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	4619      	mov	r1, r3
 8008552:	4803      	ldr	r0, [pc, #12]	; (8008560 <print_out_no_data_msg+0x1c>)
 8008554:	f003 fbfe 	bl	800bd54 <iprintf>
}
 8008558:	bf00      	nop
 800855a:	3708      	adds	r7, #8
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}
 8008560:	0800d150 	.word	0x0800d150

08008564 <print_out_status_msg>:

void print_out_status_msg(status_server_msg* msg)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b082      	sub	sp, #8
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
	printf("ok: %d\r\n", msg->ok);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	4619      	mov	r1, r3
 8008572:	480c      	ldr	r0, [pc, #48]	; (80085a4 <print_out_status_msg+0x40>)
 8008574:	f003 fbee 	bl	800bd54 <iprintf>
	printf("queueLength: %d\r\n", msg->queueLength);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	4619      	mov	r1, r3
 800857e:	480a      	ldr	r0, [pc, #40]	; (80085a8 <print_out_status_msg+0x44>)
 8008580:	f003 fbe8 	bl	800bd54 <iprintf>
	printf("numPeopleInStore: %d\r\n", msg->numPeopleInStore);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	4619      	mov	r1, r3
 800858a:	4808      	ldr	r0, [pc, #32]	; (80085ac <print_out_status_msg+0x48>)
 800858c:	f003 fbe2 	bl	800bd54 <iprintf>
	printf("maxCapacity: %d\r\n", msg->maxCapacity);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	4619      	mov	r1, r3
 8008596:	4806      	ldr	r0, [pc, #24]	; (80085b0 <print_out_status_msg+0x4c>)
 8008598:	f003 fbdc 	bl	800bd54 <iprintf>
}
 800859c:	bf00      	nop
 800859e:	3708      	adds	r7, #8
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	0800d150 	.word	0x0800d150
 80085a8:	0800d1cc 	.word	0x0800d1cc
 80085ac:	0800d1e0 	.word	0x0800d1e0
 80085b0:	0800d1f8 	.word	0x0800d1f8

080085b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80085b4:	b5b0      	push	{r4, r5, r7, lr}
 80085b6:	b090      	sub	sp, #64	; 0x40
 80085b8:	af04      	add	r7, sp, #16
 80085ba:	466b      	mov	r3, sp
 80085bc:	461d      	mov	r5, r3
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80085be:	f7f8 fbfd 	bl	8000dbc <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 80085c2:	f001 f979 	bl	80098b8 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80085c6:	f000 f9eb 	bl	80089a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80085ca:	f000 fbb5 	bl	8008d38 <MX_GPIO_Init>
  MX_DMA_Init();
 80085ce:	f000 fb95 	bl	8008cfc <MX_DMA_Init>
  MX_LCD_Init();
 80085d2:	f000 fa95 	bl	8008b00 <MX_LCD_Init>
  MX_USART2_UART_Init();
 80085d6:	f000 fb61 	bl	8008c9c <MX_USART2_UART_Init>
  MX_UART4_Init();
 80085da:	f000 fb2f 	bl	8008c3c <MX_UART4_Init>
  MX_I2C1_Init();
 80085de:	f000 fa51 	bl	8008a84 <MX_I2C1_Init>
  MX_SPI1_Init();
 80085e2:	f000 fac5 	bl	8008b70 <MX_SPI1_Init>
  MX_TIM16_Init();
 80085e6:	f000 fb01 	bl	8008bec <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  //RetargetInit(&huart2);
  printf("\r\nStarting\r\n");
 80085ea:	48a7      	ldr	r0, [pc, #668]	; (8008888 <main+0x2d4>)
 80085ec:	f003 fc26 	bl	800be3c <puts>

  // INITS
  main_display_init(&hspi1); // THIS SHOULD INIT FIRST so other modules can use it for error printing
 80085f0:	48a6      	ldr	r0, [pc, #664]	; (800888c <main+0x2d8>)
 80085f2:	f7fe fd55 	bl	80070a0 <main_display_init>
  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Starting up...", "Please wait", NULL, NULL);
 80085f6:	4ba6      	ldr	r3, [pc, #664]	; (8008890 <main+0x2dc>)
 80085f8:	6818      	ldr	r0, [r3, #0]
 80085fa:	4ba6      	ldr	r3, [pc, #664]	; (8008894 <main+0x2e0>)
 80085fc:	6819      	ldr	r1, [r3, #0]
 80085fe:	4ba6      	ldr	r3, [pc, #664]	; (8008898 <main+0x2e4>)
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	4ba6      	ldr	r3, [pc, #664]	; (800889c <main+0x2e8>)
 8008604:	681c      	ldr	r4, [r3, #0]
 8008606:	2300      	movs	r3, #0
 8008608:	9303      	str	r3, [sp, #12]
 800860a:	2300      	movs	r3, #0
 800860c:	9302      	str	r3, [sp, #8]
 800860e:	4ba4      	ldr	r3, [pc, #656]	; (80088a0 <main+0x2ec>)
 8008610:	9301      	str	r3, [sp, #4]
 8008612:	4ba4      	ldr	r3, [pc, #656]	; (80088a4 <main+0x2f0>)
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	4623      	mov	r3, r4
 8008618:	f7fe fd8a 	bl	8007130 <main_display_info>
  qr_scanner_init(&huart2, 0); // note - THIS SHOULD BE CALLED BEFORE esp8266_init() if using QR scanning for WiFi setup
 800861c:	2100      	movs	r1, #0
 800861e:	48a2      	ldr	r0, [pc, #648]	; (80088a8 <main+0x2f4>)
 8008620:	f000 ffea 	bl	80095f8 <qr_scanner_init>
  bool esp_ok = esp8266_init(&huart4, &hspi1, 2, 1);
 8008624:	2301      	movs	r3, #1
 8008626:	2202      	movs	r2, #2
 8008628:	4998      	ldr	r1, [pc, #608]	; (800888c <main+0x2d8>)
 800862a:	48a0      	ldr	r0, [pc, #640]	; (80088ac <main+0x2f8>)
 800862c:	f002 fa20 	bl	800aa70 <esp8266_init>
 8008630:	4603      	mov	r3, r0
 8008632:	76fb      	strb	r3, [r7, #27]
  if (esp_ok == false) {
 8008634:	7efb      	ldrb	r3, [r7, #27]
 8008636:	2b00      	cmp	r3, #0
 8008638:	f000 8197 	beq.w	800896a <main+0x3b6>
	  return;
  }
  qr_scan_pending = 0;
 800863c:	4b9c      	ldr	r3, [pc, #624]	; (80088b0 <main+0x2fc>)
 800863e:	2200      	movs	r2, #0
 8008640:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE); // note - CALL THIS HERE to restart QR scanning after WiFi setup via QR
 8008642:	4b9c      	ldr	r3, [pc, #624]	; (80088b4 <main+0x300>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2209      	movs	r2, #9
 8008648:	499b      	ldr	r1, [pc, #620]	; (80088b8 <main+0x304>)
 800864a:	4618      	mov	r0, r3
 800864c:	f7fc fe46 	bl	80052dc <HAL_UART_Receive_IT>
  get_status(); // get initial queue status for monitor
 8008650:	f003 fa18 	bl	800ba84 <get_status>
  HAL_TIM_Base_Start_IT(&htim16);
 8008654:	4899      	ldr	r0, [pc, #612]	; (80088bc <main+0x308>)
 8008656:	f7fc fa69 	bl	8004b2c <HAL_TIM_Base_Start_IT>
  initialize_motion_sensor(&hi2c1);
 800865a:	4899      	ldr	r0, [pc, #612]	; (80088c0 <main+0x30c>)
 800865c:	f000 fc76 	bl	8008f4c <initialize_motion_sensor>

  // MOTION SENSOR BUFFER VARIABLES
  int pir_size = 50; // size of buffer
 8008660:	2332      	movs	r3, #50	; 0x32
 8008662:	617b      	str	r3, [r7, #20]
  int pir_samples[pir_size]; // buffer
 8008664:	6978      	ldr	r0, [r7, #20]
 8008666:	1e43      	subs	r3, r0, #1
 8008668:	613b      	str	r3, [r7, #16]
 800866a:	4603      	mov	r3, r0
 800866c:	4619      	mov	r1, r3
 800866e:	f04f 0200 	mov.w	r2, #0
 8008672:	f04f 0300 	mov.w	r3, #0
 8008676:	f04f 0400 	mov.w	r4, #0
 800867a:	0154      	lsls	r4, r2, #5
 800867c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008680:	014b      	lsls	r3, r1, #5
 8008682:	4603      	mov	r3, r0
 8008684:	4619      	mov	r1, r3
 8008686:	f04f 0200 	mov.w	r2, #0
 800868a:	f04f 0300 	mov.w	r3, #0
 800868e:	f04f 0400 	mov.w	r4, #0
 8008692:	0154      	lsls	r4, r2, #5
 8008694:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008698:	014b      	lsls	r3, r1, #5
 800869a:	4603      	mov	r3, r0
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	3303      	adds	r3, #3
 80086a0:	3307      	adds	r3, #7
 80086a2:	08db      	lsrs	r3, r3, #3
 80086a4:	00db      	lsls	r3, r3, #3
 80086a6:	ebad 0d03 	sub.w	sp, sp, r3
 80086aa:	ab04      	add	r3, sp, #16
 80086ac:	3303      	adds	r3, #3
 80086ae:	089b      	lsrs	r3, r3, #2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	60fb      	str	r3, [r7, #12]
  int threshold = 6; // number of readings in buffer to trigger motion
 80086b4:	2306      	movs	r3, #6
 80086b6:	60bb      	str	r3, [r7, #8]
  int left = 0; // number of lefts
 80086b8:	2300      	movs	r3, #0
 80086ba:	62bb      	str	r3, [r7, #40]	; 0x28
  int right = 0; // number of rights
 80086bc:	2300      	movs	r3, #0
 80086be:	62fb      	str	r3, [r7, #44]	; 0x2c
  int nothing = pir_size; // number of no motions
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	627b      	str	r3, [r7, #36]	; 0x24
  bool send_enable = false; // flag to prevent constantly sending when threshold met
 80086c4:	2300      	movs	r3, #0
 80086c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  int sample_i = 0; // sample index
 80086ca:	2300      	movs	r3, #0
 80086cc:	61fb      	str	r3, [r7, #28]
  memset(pir_samples, 0, pir_size);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	2100      	movs	r1, #0
 80086d4:	4618      	mov	r0, r3
 80086d6:	f003 fa8c 	bl	800bbf2 <memset>

  printf("INIT DONE\r\n");
 80086da:	487a      	ldr	r0, [pc, #488]	; (80088c4 <main+0x310>)
 80086dc:	f003 fbae 	bl	800be3c <puts>
  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Setup complete!", NULL, NULL, NULL);
 80086e0:	4b6b      	ldr	r3, [pc, #428]	; (8008890 <main+0x2dc>)
 80086e2:	6818      	ldr	r0, [r3, #0]
 80086e4:	4b6b      	ldr	r3, [pc, #428]	; (8008894 <main+0x2e0>)
 80086e6:	6819      	ldr	r1, [r3, #0]
 80086e8:	4b6b      	ldr	r3, [pc, #428]	; (8008898 <main+0x2e4>)
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	4b6b      	ldr	r3, [pc, #428]	; (800889c <main+0x2e8>)
 80086ee:	681c      	ldr	r4, [r3, #0]
 80086f0:	2300      	movs	r3, #0
 80086f2:	9303      	str	r3, [sp, #12]
 80086f4:	2300      	movs	r3, #0
 80086f6:	9302      	str	r3, [sp, #8]
 80086f8:	2300      	movs	r3, #0
 80086fa:	9301      	str	r3, [sp, #4]
 80086fc:	4b72      	ldr	r3, [pc, #456]	; (80088c8 <main+0x314>)
 80086fe:	9300      	str	r3, [sp, #0]
 8008700:	4623      	mov	r3, r4
 8008702:	f7fe fd15 	bl	8007130 <main_display_info>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // QR HANDLING
    // if a qr scan has OCCURRED, handle
	if (qr_scan_pending == 1) {
 8008706:	4b6a      	ldr	r3, [pc, #424]	; (80088b0 <main+0x2fc>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	2b01      	cmp	r3, #1
 800870c:	d104      	bne.n	8008718 <main+0x164>
		printf("BEGIN SEND SCAN\r\n");
 800870e:	486f      	ldr	r0, [pc, #444]	; (80088cc <main+0x318>)
 8008710:	f003 fb94 	bl	800be3c <puts>
		qr_scan_received();
 8008714:	f000 ff90 	bl	8009638 <qr_scan_received>
	}

    // MOTION SENSOR HANDLING
	if (loop_motion_sensor(&hi2c1) == true) {
 8008718:	4869      	ldr	r0, [pc, #420]	; (80088c0 <main+0x30c>)
 800871a:	f000 fe0d 	bl	8009338 <loop_motion_sensor>
 800871e:	4603      	mov	r3, r0
 8008720:	2b01      	cmp	r3, #1
 8008722:	f040 8108 	bne.w	8008936 <main+0x382>
		uint8_t movement = motion_sensor_get_moment();
 8008726:	f000 ff55 	bl	80095d4 <motion_sensor_get_moment>
 800872a:	4603      	mov	r3, r0
 800872c:	71fb      	strb	r3, [r7, #7]

        // decrement count of motion type that is being overwritten
		if (pir_samples[sample_i] == 1) {
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	69fa      	ldr	r2, [r7, #28]
 8008732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008736:	2b01      	cmp	r3, #1
 8008738:	d103      	bne.n	8008742 <main+0x18e>
			--right;
 800873a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800873c:	3b01      	subs	r3, #1
 800873e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008740:	e00d      	b.n	800875e <main+0x1aa>
		} else if (pir_samples[sample_i] == -1) {
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	69fa      	ldr	r2, [r7, #28]
 8008746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800874a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800874e:	d103      	bne.n	8008758 <main+0x1a4>
			--left;
 8008750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008752:	3b01      	subs	r3, #1
 8008754:	62bb      	str	r3, [r7, #40]	; 0x28
 8008756:	e002      	b.n	800875e <main+0x1aa>
		} else {
			--nothing;
 8008758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800875a:	3b01      	subs	r3, #1
 800875c:	627b      	str	r3, [r7, #36]	; 0x24
		}

        // increase appropriate motion type count
		if (movement & MOVEMENT_FROM_2_TO_4)
 800875e:	79fb      	ldrb	r3, [r7, #7]
 8008760:	f003 0304 	and.w	r3, r3, #4
 8008764:	2b00      	cmp	r3, #0
 8008766:	d008      	beq.n	800877a <main+0x1c6>
	    {
		  // RIGHT
	      pir_samples[sample_i] = 1;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	69fa      	ldr	r2, [r7, #28]
 800876c:	2101      	movs	r1, #1
 800876e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++right;
 8008772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008774:	3301      	adds	r3, #1
 8008776:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008778:	e016      	b.n	80087a8 <main+0x1f4>
	    }
	    else if(movement & MOVEMENT_FROM_4_TO_2)
 800877a:	79fb      	ldrb	r3, [r7, #7]
 800877c:	f003 0308 	and.w	r3, r3, #8
 8008780:	2b00      	cmp	r3, #0
 8008782:	d009      	beq.n	8008798 <main+0x1e4>
	    {
	      // LEFT
	      pir_samples[sample_i] = -1;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	69fa      	ldr	r2, [r7, #28]
 8008788:	f04f 31ff 	mov.w	r1, #4294967295
 800878c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++left;
 8008790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008792:	3301      	adds	r3, #1
 8008794:	62bb      	str	r3, [r7, #40]	; 0x28
 8008796:	e007      	b.n	80087a8 <main+0x1f4>
	    } else {
	      pir_samples[sample_i] = 0;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	69fa      	ldr	r2, [r7, #28]
 800879c:	2100      	movs	r1, #0
 800879e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++nothing;
 80087a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a4:	3301      	adds	r3, #1
 80087a6:	627b      	str	r3, [r7, #36]	; 0x24
	    }

        // increment buffer index
		sample_i++;
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	3301      	adds	r3, #1
 80087ac:	61fb      	str	r3, [r7, #28]
		if (sample_i >= pir_size) {
 80087ae:	69fa      	ldr	r2, [r7, #28]
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	db01      	blt.n	80087ba <main+0x206>
			sample_i = 0;
 80087b6:	2300      	movs	r3, #0
 80087b8:	61fb      	str	r3, [r7, #28]
		}

        // if motion type has exceeded threshold and able to send,
        // send that type and disable sending
		if (left > threshold && send_enable) {
 80087ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	429a      	cmp	r2, r3
 80087c0:	dd3e      	ble.n	8008840 <main+0x28c>
 80087c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d03a      	beq.n	8008840 <main+0x28c>
			printf("SEND LEFT\r\n");
 80087ca:	4841      	ldr	r0, [pc, #260]	; (80088d0 <main+0x31c>)
 80087cc:	f003 fb36 	bl	800be3c <puts>
			if (valid_entries > 0) {
 80087d0:	4b40      	ldr	r3, [pc, #256]	; (80088d4 <main+0x320>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	dd1a      	ble.n	800880e <main+0x25a>
				send_entry();
 80087d8:	f003 f928 	bl	800ba2c <send_entry>
				--valid_entries;
 80087dc:	4b3d      	ldr	r3, [pc, #244]	; (80088d4 <main+0x320>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	3b01      	subs	r3, #1
 80087e2:	4a3c      	ldr	r2, [pc, #240]	; (80088d4 <main+0x320>)
 80087e4:	6013      	str	r3, [r2, #0]
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Welcome to the ABC Store!", "Please wait to enter...", NULL, NULL);
 80087e6:	4b2a      	ldr	r3, [pc, #168]	; (8008890 <main+0x2dc>)
 80087e8:	6818      	ldr	r0, [r3, #0]
 80087ea:	4b2a      	ldr	r3, [pc, #168]	; (8008894 <main+0x2e0>)
 80087ec:	6819      	ldr	r1, [r3, #0]
 80087ee:	4b2a      	ldr	r3, [pc, #168]	; (8008898 <main+0x2e4>)
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	4b2a      	ldr	r3, [pc, #168]	; (800889c <main+0x2e8>)
 80087f4:	681c      	ldr	r4, [r3, #0]
 80087f6:	2300      	movs	r3, #0
 80087f8:	9303      	str	r3, [sp, #12]
 80087fa:	2300      	movs	r3, #0
 80087fc:	9302      	str	r3, [sp, #8]
 80087fe:	4b36      	ldr	r3, [pc, #216]	; (80088d8 <main+0x324>)
 8008800:	9301      	str	r3, [sp, #4]
 8008802:	4b36      	ldr	r3, [pc, #216]	; (80088dc <main+0x328>)
 8008804:	9300      	str	r3, [sp, #0]
 8008806:	4623      	mov	r3, r4
 8008808:	f7fe fc92 	bl	8007130 <main_display_info>
 800880c:	e014      	b.n	8008838 <main+0x284>
			} else {
				send_unauthorizedEntry();
 800880e:	f003 f965 	bl	800badc <send_unauthorizedEntry>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "WARNING:", "UNAUTHORIZED ENTRY", NULL, NULL);
 8008812:	4b1f      	ldr	r3, [pc, #124]	; (8008890 <main+0x2dc>)
 8008814:	6818      	ldr	r0, [r3, #0]
 8008816:	4b1f      	ldr	r3, [pc, #124]	; (8008894 <main+0x2e0>)
 8008818:	6819      	ldr	r1, [r3, #0]
 800881a:	4b1f      	ldr	r3, [pc, #124]	; (8008898 <main+0x2e4>)
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	4b1f      	ldr	r3, [pc, #124]	; (800889c <main+0x2e8>)
 8008820:	681c      	ldr	r4, [r3, #0]
 8008822:	2300      	movs	r3, #0
 8008824:	9303      	str	r3, [sp, #12]
 8008826:	2300      	movs	r3, #0
 8008828:	9302      	str	r3, [sp, #8]
 800882a:	4b2d      	ldr	r3, [pc, #180]	; (80088e0 <main+0x32c>)
 800882c:	9301      	str	r3, [sp, #4]
 800882e:	4b2d      	ldr	r3, [pc, #180]	; (80088e4 <main+0x330>)
 8008830:	9300      	str	r3, [sp, #0]
 8008832:	4623      	mov	r3, r4
 8008834:	f7fe fc7c 	bl	8007130 <main_display_info>
			}
			send_enable = false;
 8008838:	2300      	movs	r3, #0
 800883a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800883e:	e07a      	b.n	8008936 <main+0x382>
		} else if (right > threshold && send_enable) {
 8008840:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	429a      	cmp	r2, r3
 8008846:	dd51      	ble.n	80088ec <main+0x338>
 8008848:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800884c:	2b00      	cmp	r3, #0
 800884e:	d04d      	beq.n	80088ec <main+0x338>
			printf("SEND RIGHT\r\n");
 8008850:	4825      	ldr	r0, [pc, #148]	; (80088e8 <main+0x334>)
 8008852:	f003 faf3 	bl	800be3c <puts>
			send_exit();
 8008856:	f003 f8ff 	bl	800ba58 <send_exit>
			send_enable = false;
 800885a:	2300      	movs	r3, #0
 800885c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Welcome to the ABC Store!", "Please wait to enter...", NULL, NULL);
 8008860:	4b0b      	ldr	r3, [pc, #44]	; (8008890 <main+0x2dc>)
 8008862:	6818      	ldr	r0, [r3, #0]
 8008864:	4b0b      	ldr	r3, [pc, #44]	; (8008894 <main+0x2e0>)
 8008866:	6819      	ldr	r1, [r3, #0]
 8008868:	4b0b      	ldr	r3, [pc, #44]	; (8008898 <main+0x2e4>)
 800886a:	681a      	ldr	r2, [r3, #0]
 800886c:	4b0b      	ldr	r3, [pc, #44]	; (800889c <main+0x2e8>)
 800886e:	681c      	ldr	r4, [r3, #0]
 8008870:	2300      	movs	r3, #0
 8008872:	9303      	str	r3, [sp, #12]
 8008874:	2300      	movs	r3, #0
 8008876:	9302      	str	r3, [sp, #8]
 8008878:	4b17      	ldr	r3, [pc, #92]	; (80088d8 <main+0x324>)
 800887a:	9301      	str	r3, [sp, #4]
 800887c:	4b17      	ldr	r3, [pc, #92]	; (80088dc <main+0x328>)
 800887e:	9300      	str	r3, [sp, #0]
 8008880:	4623      	mov	r3, r4
 8008882:	f7fe fc55 	bl	8007130 <main_display_info>
 8008886:	e056      	b.n	8008936 <main+0x382>
 8008888:	0800d20c 	.word	0x0800d20c
 800888c:	200003bc 	.word	0x200003bc
 8008890:	200002f8 	.word	0x200002f8
 8008894:	20000d38 	.word	0x20000d38
 8008898:	20000d34 	.word	0x20000d34
 800889c:	20000d1c 	.word	0x20000d1c
 80088a0:	0800d218 	.word	0x0800d218
 80088a4:	0800d224 	.word	0x0800d224
 80088a8:	20000420 	.word	0x20000420
 80088ac:	2000033c 	.word	0x2000033c
 80088b0:	200004e0 	.word	0x200004e0
 80088b4:	200004e4 	.word	0x200004e4
 80088b8:	200004e8 	.word	0x200004e8
 80088bc:	200004a0 	.word	0x200004a0
 80088c0:	200002ac 	.word	0x200002ac
 80088c4:	0800d234 	.word	0x0800d234
 80088c8:	0800d240 	.word	0x0800d240
 80088cc:	0800d250 	.word	0x0800d250
 80088d0:	0800d264 	.word	0x0800d264
 80088d4:	20000d28 	.word	0x20000d28
 80088d8:	0800d270 	.word	0x0800d270
 80088dc:	0800d288 	.word	0x0800d288
 80088e0:	0800d2a4 	.word	0x0800d2a4
 80088e4:	0800d2b8 	.word	0x0800d2b8
 80088e8:	0800d2c4 	.word	0x0800d2c4
		} else if (right < threshold && left < threshold) {
 80088ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	da20      	bge.n	8008936 <main+0x382>
 80088f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	429a      	cmp	r2, r3
 80088fa:	da1c      	bge.n	8008936 <main+0x382>
            // if both motion types below threshold, enable sending
			if (!send_enable) {
 80088fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008900:	2b00      	cmp	r3, #0
 8008902:	d118      	bne.n	8008936 <main+0x382>
				printf("SEND ENABLE\r\n");
 8008904:	481c      	ldr	r0, [pc, #112]	; (8008978 <main+0x3c4>)
 8008906:	f003 fa99 	bl	800be3c <puts>
				send_enable = true;
 800890a:	2301      	movs	r3, #1
 800890c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Welcome to the ABC Store!", NULL, NULL, NULL);
 8008910:	4b1a      	ldr	r3, [pc, #104]	; (800897c <main+0x3c8>)
 8008912:	6818      	ldr	r0, [r3, #0]
 8008914:	4b1a      	ldr	r3, [pc, #104]	; (8008980 <main+0x3cc>)
 8008916:	6819      	ldr	r1, [r3, #0]
 8008918:	4b1a      	ldr	r3, [pc, #104]	; (8008984 <main+0x3d0>)
 800891a:	681a      	ldr	r2, [r3, #0]
 800891c:	4b1a      	ldr	r3, [pc, #104]	; (8008988 <main+0x3d4>)
 800891e:	681c      	ldr	r4, [r3, #0]
 8008920:	2300      	movs	r3, #0
 8008922:	9303      	str	r3, [sp, #12]
 8008924:	2300      	movs	r3, #0
 8008926:	9302      	str	r3, [sp, #8]
 8008928:	2300      	movs	r3, #0
 800892a:	9301      	str	r3, [sp, #4]
 800892c:	4b17      	ldr	r3, [pc, #92]	; (800898c <main+0x3d8>)
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	4623      	mov	r3, r4
 8008932:	f7fe fbfd 	bl	8007130 <main_display_info>
		}
	}

    // WIFI HANDLING
    // if have a response to handle
	if (message_pending_handling == 1) {
 8008936:	4b16      	ldr	r3, [pc, #88]	; (8008990 <main+0x3dc>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2b01      	cmp	r3, #1
 800893c:	d101      	bne.n	8008942 <main+0x38e>
		handle_message_response();
 800893e:	f002 fd7d 	bl	800b43c <handle_message_response>
	}
    // if messages pending, get ok and then send
	if (message_queue_head != NULL) {
 8008942:	4b14      	ldr	r3, [pc, #80]	; (8008994 <main+0x3e0>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	f43f aedd 	beq.w	8008706 <main+0x152>
		if (ready_for_next_message == 1) {
 800894c:	4b12      	ldr	r3, [pc, #72]	; (8008998 <main+0x3e4>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2b01      	cmp	r3, #1
 8008952:	d102      	bne.n	800895a <main+0x3a6>
			get_ok_to_send();
 8008954:	f002 fc2e 	bl	800b1b4 <get_ok_to_send>
 8008958:	e6d5      	b.n	8008706 <main+0x152>
		} else if (good_for_send == 1) {
 800895a:	4b10      	ldr	r3, [pc, #64]	; (800899c <main+0x3e8>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2b01      	cmp	r3, #1
 8008960:	f47f aed1 	bne.w	8008706 <main+0x152>
			send_message();
 8008964:	f002 fcc2 	bl	800b2ec <send_message>
	if (qr_scan_pending == 1) {
 8008968:	e6cd      	b.n	8008706 <main+0x152>
	  return;
 800896a:	bf00      	nop
 800896c:	46ad      	mov	sp, r5
 800896e:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8008970:	4618      	mov	r0, r3
 8008972:	3730      	adds	r7, #48	; 0x30
 8008974:	46bd      	mov	sp, r7
 8008976:	bdb0      	pop	{r4, r5, r7, pc}
 8008978:	0800d2d0 	.word	0x0800d2d0
 800897c:	200002f8 	.word	0x200002f8
 8008980:	20000d38 	.word	0x20000d38
 8008984:	20000d34 	.word	0x20000d34
 8008988:	20000d1c 	.word	0x20000d1c
 800898c:	0800d288 	.word	0x0800d288
 8008990:	20000548 	.word	0x20000548
 8008994:	200002fc 	.word	0x200002fc
 8008998:	20000d30 	.word	0x20000d30
 800899c:	20000d2c 	.word	0x20000d2c

080089a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b0b8      	sub	sp, #224	; 0xe0
 80089a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80089a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80089aa:	2244      	movs	r2, #68	; 0x44
 80089ac:	2100      	movs	r1, #0
 80089ae:	4618      	mov	r0, r3
 80089b0:	f003 f91f 	bl	800bbf2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80089b4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80089b8:	2200      	movs	r2, #0
 80089ba:	601a      	str	r2, [r3, #0]
 80089bc:	605a      	str	r2, [r3, #4]
 80089be:	609a      	str	r2, [r3, #8]
 80089c0:	60da      	str	r2, [r3, #12]
 80089c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80089c4:	463b      	mov	r3, r7
 80089c6:	2288      	movs	r2, #136	; 0x88
 80089c8:	2100      	movs	r1, #0
 80089ca:	4618      	mov	r0, r3
 80089cc:	f003 f911 	bl	800bbf2 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80089d0:	2318      	movs	r3, #24
 80089d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80089d6:	2301      	movs	r3, #1
 80089d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80089dc:	2301      	movs	r3, #1
 80089de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80089e2:	2300      	movs	r3, #0
 80089e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80089e8:	2360      	movs	r3, #96	; 0x60
 80089ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80089ee:	2300      	movs	r3, #0
 80089f0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80089f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7f9 ff67 	bl	80028cc <HAL_RCC_OscConfig>
 80089fe:	4603      	mov	r3, r0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d001      	beq.n	8008a08 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8008a04:	f000 fa46 	bl	8008e94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008a08:	230f      	movs	r3, #15
 8008a0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008a14:	2300      	movs	r3, #0
 8008a16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008a20:	2300      	movs	r3, #0
 8008a22:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8008a26:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8008a2a:	2100      	movs	r1, #0
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f7fa fafd 	bl	800302c <HAL_RCC_ClockConfig>
 8008a32:	4603      	mov	r3, r0
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d001      	beq.n	8008a3c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8008a38:	f000 fa2c 	bl	8008e94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8008a3c:	4b10      	ldr	r3, [pc, #64]	; (8008a80 <SystemClock_Config+0xe0>)
 8008a3e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008a40:	2300      	movs	r3, #0
 8008a42:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8008a44:	2300      	movs	r3, #0
 8008a46:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8008a4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008a54:	463b      	mov	r3, r7
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7fa fcec 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d001      	beq.n	8008a66 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8008a62:	f000 fa17 	bl	8008e94 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8008a66:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008a6a:	f7f9 fed9 	bl	8002820 <HAL_PWREx_ControlVoltageScaling>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d001      	beq.n	8008a78 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8008a74:	f000 fa0e 	bl	8008e94 <Error_Handler>
  }
}
 8008a78:	bf00      	nop
 8008a7a:	37e0      	adds	r7, #224	; 0xe0
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}
 8008a80:	0002004a 	.word	0x0002004a

08008a84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8008a88:	4b1b      	ldr	r3, [pc, #108]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008a8a:	4a1c      	ldr	r2, [pc, #112]	; (8008afc <MX_I2C1_Init+0x78>)
 8008a8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8008a8e:	4b1a      	ldr	r3, [pc, #104]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008a90:	f640 6214 	movw	r2, #3604	; 0xe14
 8008a94:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8008a96:	4b18      	ldr	r3, [pc, #96]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008a9c:	4b16      	ldr	r3, [pc, #88]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008aa2:	4b15      	ldr	r3, [pc, #84]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8008aa8:	4b13      	ldr	r3, [pc, #76]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008aae:	4b12      	ldr	r3, [pc, #72]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008ab4:	4b10      	ldr	r3, [pc, #64]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008aba:	4b0f      	ldr	r3, [pc, #60]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008abc:	2200      	movs	r2, #0
 8008abe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008ac0:	480d      	ldr	r0, [pc, #52]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008ac2:	f7f8 ff61 	bl	8001988 <HAL_I2C_Init>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d001      	beq.n	8008ad0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8008acc:	f000 f9e2 	bl	8008e94 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	4809      	ldr	r0, [pc, #36]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008ad4:	f7f9 fc32 	bl	800233c <HAL_I2CEx_ConfigAnalogFilter>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d001      	beq.n	8008ae2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8008ade:	f000 f9d9 	bl	8008e94 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8008ae2:	2100      	movs	r1, #0
 8008ae4:	4804      	ldr	r0, [pc, #16]	; (8008af8 <MX_I2C1_Init+0x74>)
 8008ae6:	f7f9 fc74 	bl	80023d2 <HAL_I2CEx_ConfigDigitalFilter>
 8008aea:	4603      	mov	r3, r0
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d001      	beq.n	8008af4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8008af0:	f000 f9d0 	bl	8008e94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8008af4:	bf00      	nop
 8008af6:	bd80      	pop	{r7, pc}
 8008af8:	200002ac 	.word	0x200002ac
 8008afc:	40005400 	.word	0x40005400

08008b00 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8008b04:	4b18      	ldr	r3, [pc, #96]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b06:	4a19      	ldr	r2, [pc, #100]	; (8008b6c <MX_LCD_Init+0x6c>)
 8008b08:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8008b0a:	4b17      	ldr	r3, [pc, #92]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8008b10:	4b15      	ldr	r3, [pc, #84]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b12:	2200      	movs	r2, #0
 8008b14:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 8008b16:	4b14      	ldr	r3, [pc, #80]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b18:	2204      	movs	r2, #4
 8008b1a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8008b1c:	4b12      	ldr	r3, [pc, #72]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b1e:	2200      	movs	r2, #0
 8008b20:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8008b22:	4b11      	ldr	r3, [pc, #68]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b24:	2200      	movs	r2, #0
 8008b26:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8008b28:	4b0f      	ldr	r3, [pc, #60]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8008b2e:	4b0e      	ldr	r3, [pc, #56]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b30:	2200      	movs	r2, #0
 8008b32:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8008b34:	4b0c      	ldr	r3, [pc, #48]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b36:	2200      	movs	r2, #0
 8008b38:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8008b3a:	4b0b      	ldr	r3, [pc, #44]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8008b40:	4b09      	ldr	r3, [pc, #36]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b42:	2200      	movs	r2, #0
 8008b44:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8008b46:	4b08      	ldr	r3, [pc, #32]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b48:	2200      	movs	r2, #0
 8008b4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8008b4c:	4b06      	ldr	r3, [pc, #24]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b4e:	2200      	movs	r2, #0
 8008b50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8008b52:	4805      	ldr	r0, [pc, #20]	; (8008b68 <MX_LCD_Init+0x68>)
 8008b54:	f7f9 fc8a 	bl	800246c <HAL_LCD_Init>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d001      	beq.n	8008b62 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8008b5e:	f000 f999 	bl	8008e94 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8008b62:	bf00      	nop
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	20000300 	.word	0x20000300
 8008b6c:	40002400 	.word	0x40002400

08008b70 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8008b74:	4b1b      	ldr	r3, [pc, #108]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008b76:	4a1c      	ldr	r2, [pc, #112]	; (8008be8 <MX_SPI1_Init+0x78>)
 8008b78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8008b7a:	4b1a      	ldr	r3, [pc, #104]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008b7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008b80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8008b82:	4b18      	ldr	r3, [pc, #96]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008b84:	2200      	movs	r2, #0
 8008b86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8008b88:	4b16      	ldr	r3, [pc, #88]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008b8a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008b8e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008b90:	4b14      	ldr	r3, [pc, #80]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008b96:	4b13      	ldr	r3, [pc, #76]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008b98:	2200      	movs	r2, #0
 8008b9a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8008b9c:	4b11      	ldr	r3, [pc, #68]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008b9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ba2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8008ba4:	4b0f      	ldr	r3, [pc, #60]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008ba6:	2208      	movs	r2, #8
 8008ba8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008baa:	4b0e      	ldr	r3, [pc, #56]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008bac:	2200      	movs	r2, #0
 8008bae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8008bb0:	4b0c      	ldr	r3, [pc, #48]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bb6:	4b0b      	ldr	r3, [pc, #44]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008bb8:	2200      	movs	r2, #0
 8008bba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8008bbc:	4b09      	ldr	r3, [pc, #36]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008bbe:	2207      	movs	r2, #7
 8008bc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008bc2:	4b08      	ldr	r3, [pc, #32]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8008bc8:	4b06      	ldr	r3, [pc, #24]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008bca:	2200      	movs	r2, #0
 8008bcc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8008bce:	4805      	ldr	r0, [pc, #20]	; (8008be4 <MX_SPI1_Init+0x74>)
 8008bd0:	f7fb f8e0 	bl	8003d94 <HAL_SPI_Init>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d001      	beq.n	8008bde <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8008bda:	f000 f95b 	bl	8008e94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8008bde:	bf00      	nop
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	bf00      	nop
 8008be4:	200003bc 	.word	0x200003bc
 8008be8:	40013000 	.word	0x40013000

08008bec <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8008bf0:	4b10      	ldr	r3, [pc, #64]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008bf2:	4a11      	ldr	r2, [pc, #68]	; (8008c38 <MX_TIM16_Init+0x4c>)
 8008bf4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 7999;
 8008bf6:	4b0f      	ldr	r3, [pc, #60]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008bf8:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8008bfc:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008bfe:	4b0d      	ldr	r3, [pc, #52]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008c00:	2200      	movs	r2, #0
 8008c02:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 4999;
 8008c04:	4b0b      	ldr	r3, [pc, #44]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008c06:	f241 3287 	movw	r2, #4999	; 0x1387
 8008c0a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c0c:	4b09      	ldr	r3, [pc, #36]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8008c12:	4b08      	ldr	r3, [pc, #32]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008c14:	2200      	movs	r2, #0
 8008c16:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c18:	4b06      	ldr	r3, [pc, #24]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008c1e:	4805      	ldr	r0, [pc, #20]	; (8008c34 <MX_TIM16_Init+0x48>)
 8008c20:	f7fb ff58 	bl	8004ad4 <HAL_TIM_Base_Init>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d001      	beq.n	8008c2e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8008c2a:	f000 f933 	bl	8008e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8008c2e:	bf00      	nop
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	200004a0 	.word	0x200004a0
 8008c38:	40014400 	.word	0x40014400

08008c3c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8008c40:	4b14      	ldr	r3, [pc, #80]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c42:	4a15      	ldr	r2, [pc, #84]	; (8008c98 <MX_UART4_Init+0x5c>)
 8008c44:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8008c46:	4b13      	ldr	r3, [pc, #76]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008c4c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8008c4e:	4b11      	ldr	r3, [pc, #68]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c50:	2200      	movs	r2, #0
 8008c52:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8008c54:	4b0f      	ldr	r3, [pc, #60]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8008c5a:	4b0e      	ldr	r3, [pc, #56]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8008c60:	4b0c      	ldr	r3, [pc, #48]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c62:	220c      	movs	r2, #12
 8008c64:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008c66:	4b0b      	ldr	r3, [pc, #44]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c68:	2200      	movs	r2, #0
 8008c6a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8008c6c:	4b09      	ldr	r3, [pc, #36]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c6e:	2200      	movs	r2, #0
 8008c70:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008c72:	4b08      	ldr	r3, [pc, #32]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c74:	2200      	movs	r2, #0
 8008c76:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008c78:	4b06      	ldr	r3, [pc, #24]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8008c7e:	4805      	ldr	r0, [pc, #20]	; (8008c94 <MX_UART4_Init+0x58>)
 8008c80:	f7fc f97e 	bl	8004f80 <HAL_UART_Init>
 8008c84:	4603      	mov	r3, r0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d001      	beq.n	8008c8e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8008c8a:	f000 f903 	bl	8008e94 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8008c8e:	bf00      	nop
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	2000033c 	.word	0x2000033c
 8008c98:	40004c00 	.word	0x40004c00

08008c9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008ca0:	4b14      	ldr	r3, [pc, #80]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008ca2:	4a15      	ldr	r2, [pc, #84]	; (8008cf8 <MX_USART2_UART_Init+0x5c>)
 8008ca4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8008ca6:	4b13      	ldr	r3, [pc, #76]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008ca8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8008cac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008cae:	4b11      	ldr	r3, [pc, #68]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008cb4:	4b0f      	ldr	r3, [pc, #60]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008cba:	4b0e      	ldr	r3, [pc, #56]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008cc0:	4b0c      	ldr	r3, [pc, #48]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cc2:	220c      	movs	r2, #12
 8008cc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008cc6:	4b0b      	ldr	r3, [pc, #44]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cc8:	2200      	movs	r2, #0
 8008cca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008ccc:	4b09      	ldr	r3, [pc, #36]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cce:	2200      	movs	r2, #0
 8008cd0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008cd2:	4b08      	ldr	r3, [pc, #32]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008cd8:	4b06      	ldr	r3, [pc, #24]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008cda:	2200      	movs	r2, #0
 8008cdc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008cde:	4805      	ldr	r0, [pc, #20]	; (8008cf4 <MX_USART2_UART_Init+0x58>)
 8008ce0:	f7fc f94e 	bl	8004f80 <HAL_UART_Init>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d001      	beq.n	8008cee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8008cea:	f000 f8d3 	bl	8008e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008cee:	bf00      	nop
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	20000420 	.word	0x20000420
 8008cf8:	40004400 	.word	0x40004400

08008cfc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8008d02:	4b0c      	ldr	r3, [pc, #48]	; (8008d34 <MX_DMA_Init+0x38>)
 8008d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d06:	4a0b      	ldr	r2, [pc, #44]	; (8008d34 <MX_DMA_Init+0x38>)
 8008d08:	f043 0302 	orr.w	r3, r3, #2
 8008d0c:	6493      	str	r3, [r2, #72]	; 0x48
 8008d0e:	4b09      	ldr	r3, [pc, #36]	; (8008d34 <MX_DMA_Init+0x38>)
 8008d10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d12:	f003 0302 	and.w	r3, r3, #2
 8008d16:	607b      	str	r3, [r7, #4]
 8008d18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	203c      	movs	r0, #60	; 0x3c
 8008d20:	f7f8 f9b9 	bl	8001096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8008d24:	203c      	movs	r0, #60	; 0x3c
 8008d26:	f7f8 f9d2 	bl	80010ce <HAL_NVIC_EnableIRQ>

}
 8008d2a:	bf00      	nop
 8008d2c:	3708      	adds	r7, #8
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	40021000 	.word	0x40021000

08008d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b08a      	sub	sp, #40	; 0x28
 8008d3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d3e:	f107 0314 	add.w	r3, r7, #20
 8008d42:	2200      	movs	r2, #0
 8008d44:	601a      	str	r2, [r3, #0]
 8008d46:	605a      	str	r2, [r3, #4]
 8008d48:	609a      	str	r2, [r3, #8]
 8008d4a:	60da      	str	r2, [r3, #12]
 8008d4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008d4e:	4b34      	ldr	r3, [pc, #208]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d52:	4a33      	ldr	r2, [pc, #204]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d54:	f043 0304 	orr.w	r3, r3, #4
 8008d58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008d5a:	4b31      	ldr	r3, [pc, #196]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d5e:	f003 0304 	and.w	r3, r3, #4
 8008d62:	613b      	str	r3, [r7, #16]
 8008d64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d66:	4b2e      	ldr	r3, [pc, #184]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d6a:	4a2d      	ldr	r2, [pc, #180]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d6c:	f043 0301 	orr.w	r3, r3, #1
 8008d70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008d72:	4b2b      	ldr	r3, [pc, #172]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d76:	f003 0301 	and.w	r3, r3, #1
 8008d7a:	60fb      	str	r3, [r7, #12]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008d7e:	4b28      	ldr	r3, [pc, #160]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d82:	4a27      	ldr	r2, [pc, #156]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d84:	f043 0302 	orr.w	r3, r3, #2
 8008d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008d8a:	4b25      	ldr	r3, [pc, #148]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d8e:	f003 0302 	and.w	r3, r3, #2
 8008d92:	60bb      	str	r3, [r7, #8]
 8008d94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008d96:	4b22      	ldr	r3, [pc, #136]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d9a:	4a21      	ldr	r2, [pc, #132]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008d9c:	f043 0310 	orr.w	r3, r3, #16
 8008da0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008da2:	4b1f      	ldr	r3, [pc, #124]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008da6:	f003 0310 	and.w	r3, r3, #16
 8008daa:	607b      	str	r3, [r7, #4]
 8008dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008dae:	4b1c      	ldr	r3, [pc, #112]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008db2:	4a1b      	ldr	r2, [pc, #108]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008db4:	f043 0308 	orr.w	r3, r3, #8
 8008db8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008dba:	4b19      	ldr	r3, [pc, #100]	; (8008e20 <MX_GPIO_Init+0xe8>)
 8008dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dbe:	f003 0308 	and.w	r3, r3, #8
 8008dc2:	603b      	str	r3, [r7, #0]
 8008dc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	2104      	movs	r1, #4
 8008dca:	4816      	ldr	r0, [pc, #88]	; (8008e24 <MX_GPIO_Init+0xec>)
 8008dcc:	f7f8 fdc4 	bl	8001958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RST_Pin|CS_Pin, GPIO_PIN_RESET);
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8008dd6:	4814      	ldr	r0, [pc, #80]	; (8008e28 <MX_GPIO_Init+0xf0>)
 8008dd8:	f7f8 fdbe 	bl	8001958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8008ddc:	2304      	movs	r3, #4
 8008dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008de0:	2301      	movs	r3, #1
 8008de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008de4:	2300      	movs	r3, #0
 8008de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008de8:	2300      	movs	r3, #0
 8008dea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008dec:	f107 0314 	add.w	r3, r7, #20
 8008df0:	4619      	mov	r1, r3
 8008df2:	480c      	ldr	r0, [pc, #48]	; (8008e24 <MX_GPIO_Init+0xec>)
 8008df4:	f7f8 fc08 	bl	8001608 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|CS_Pin;
 8008df8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008dfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e02:	2300      	movs	r3, #0
 8008e04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e06:	2300      	movs	r3, #0
 8008e08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008e0a:	f107 0314 	add.w	r3, r7, #20
 8008e0e:	4619      	mov	r1, r3
 8008e10:	4805      	ldr	r0, [pc, #20]	; (8008e28 <MX_GPIO_Init+0xf0>)
 8008e12:	f7f8 fbf9 	bl	8001608 <HAL_GPIO_Init>

}
 8008e16:	bf00      	nop
 8008e18:	3728      	adds	r7, #40	; 0x28
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	40021000 	.word	0x40021000
 8008e24:	48000400 	.word	0x48000400
 8008e28:	48001000 	.word	0x48001000

08008e2c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

// Only used for QR callback.
// If triggered, a QR code has been scanned, set flag.
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 8008e34:	4808      	ldr	r0, [pc, #32]	; (8008e58 <HAL_UART_RxCpltCallback+0x2c>)
 8008e36:	f003 f801 	bl	800be3c <puts>
	if (huart == qr_huart) {
 8008e3a:	4b08      	ldr	r3, [pc, #32]	; (8008e5c <HAL_UART_RxCpltCallback+0x30>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d105      	bne.n	8008e50 <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 8008e44:	4806      	ldr	r0, [pc, #24]	; (8008e60 <HAL_UART_RxCpltCallback+0x34>)
 8008e46:	f002 fff9 	bl	800be3c <puts>
		qr_scan_pending = 1;
 8008e4a:	4b06      	ldr	r3, [pc, #24]	; (8008e64 <HAL_UART_RxCpltCallback+0x38>)
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	601a      	str	r2, [r3, #0]
	}
}
 8008e50:	bf00      	nop
 8008e52:	3708      	adds	r7, #8
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}
 8008e58:	0800d2e0 	.word	0x0800d2e0
 8008e5c:	200004e4 	.word	0x200004e4
 8008e60:	0800d2f4 	.word	0x0800d2f4
 8008e64:	200004e0 	.word	0x200004e0

08008e68 <HAL_TIM_PeriodElapsedCallback>:

// Called when timer is up.
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
    // if is display status timer, get status
	if (htim == &htim16 ) {
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	4a06      	ldr	r2, [pc, #24]	; (8008e8c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d104      	bne.n	8008e82 <HAL_TIM_PeriodElapsedCallback+0x1a>
		printf("GETTING STATUS\r\n");
 8008e78:	4805      	ldr	r0, [pc, #20]	; (8008e90 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8008e7a:	f002 ffdf 	bl	800be3c <puts>
		get_status();
 8008e7e:	f002 fe01 	bl	800ba84 <get_status>
	}
}
 8008e82:	bf00      	nop
 8008e84:	3708      	adds	r7, #8
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	200004a0 	.word	0x200004a0
 8008e90:	0800d2fc 	.word	0x0800d2fc

08008e94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008e94:	b480      	push	{r7}
 8008e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008e98:	bf00      	nop
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr

08008ea2 <I2C_read_register>:

static uint8_t movement = MOVEMENT_NONE;


// Functions start here
uint8_t I2C_read_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len) {
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b08a      	sub	sp, #40	; 0x28
 8008ea6:	af04      	add	r7, sp, #16
 8008ea8:	60f8      	str	r0, [r7, #12]
 8008eaa:	607a      	str	r2, [r7, #4]
 8008eac:	603b      	str	r3, [r7, #0]
 8008eae:	460b      	mov	r3, r1
 8008eb0:	817b      	strh	r3, [r7, #10]
	 HAL_StatusTypeDef status;

	 status = HAL_I2C_Mem_Read(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data , len, 100);
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	8979      	ldrh	r1, [r7, #10]
 8008eb8:	2264      	movs	r2, #100	; 0x64
 8008eba:	9202      	str	r2, [sp, #8]
 8008ebc:	9301      	str	r3, [sp, #4]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	9300      	str	r3, [sp, #0]
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	460a      	mov	r2, r1
 8008ec6:	21c8      	movs	r1, #200	; 0xc8
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f7f8 ff01 	bl	8001cd0 <HAL_I2C_Mem_Read>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	75fb      	strb	r3, [r7, #23]
	    if(status != HAL_OK)
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d001      	beq.n	8008edc <I2C_read_register+0x3a>
	   		return MOTION_ERROR;
 8008ed8:	23ff      	movs	r3, #255	; 0xff
 8008eda:	e000      	b.n	8008ede <I2C_read_register+0x3c>

	return MOTION_OK;
 8008edc:	2300      	movs	r3, #0
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3718      	adds	r7, #24
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <I2C_write_register>:

uint8_t I2C_write_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len){
 8008ee6:	b580      	push	{r7, lr}
 8008ee8:	b08a      	sub	sp, #40	; 0x28
 8008eea:	af04      	add	r7, sp, #16
 8008eec:	60f8      	str	r0, [r7, #12]
 8008eee:	607a      	str	r2, [r7, #4]
 8008ef0:	603b      	str	r3, [r7, #0]
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data, len, 100);
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	8979      	ldrh	r1, [r7, #10]
 8008efc:	2264      	movs	r2, #100	; 0x64
 8008efe:	9202      	str	r2, [sp, #8]
 8008f00:	9301      	str	r3, [sp, #4]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	9300      	str	r3, [sp, #0]
 8008f06:	2301      	movs	r3, #1
 8008f08:	460a      	mov	r2, r1
 8008f0a:	21c8      	movs	r1, #200	; 0xc8
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f7f8 fdcb 	bl	8001aa8 <HAL_I2C_Mem_Write>
 8008f12:	4603      	mov	r3, r0
 8008f14:	75fb      	strb	r3, [r7, #23]
    if(status != HAL_OK)
 8008f16:	7dfb      	ldrb	r3, [r7, #23]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d001      	beq.n	8008f20 <I2C_write_register+0x3a>
   		return MOTION_ERROR;
 8008f1c:	23ff      	movs	r3, #255	; 0xff
 8008f1e:	e000      	b.n	8008f22 <I2C_write_register+0x3c>

    return MOTION_OK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3718      	adds	r7, #24
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <refresh>:

void refresh(I2C_HandleTypeDef* hi2c) {
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b084      	sub	sp, #16
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
	uint8_t data = 0; // dummy val
 8008f32:	2300      	movs	r3, #0
 8008f34:	73fb      	strb	r3, [r7, #15]
	I2C_read_register(hi2c, AK975X_ST2, &data, 1);
 8008f36:	f107 020f 	add.w	r2, r7, #15
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	2110      	movs	r1, #16
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f7ff ffaf 	bl	8008ea2 <I2C_read_register>
}
 8008f44:	bf00      	nop
 8008f46:	3710      	adds	r7, #16
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <initialize_motion_sensor>:


bool initialize_motion_sensor(I2C_HandleTypeDef* hi2c)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8008f54:	2300      	movs	r3, #0
 8008f56:	73bb      	strb	r3, [r7, #14]
	uint8_t ret;
	// wait 3ms
	HAL_Delay(3);
 8008f58:	2003      	movs	r0, #3
 8008f5a:	f7f7 ff9f 	bl	8000e9c <HAL_Delay>

	// soft Reset
    data = 0xFF;
 8008f5e:	23ff      	movs	r3, #255	; 0xff
 8008f60:	73bb      	strb	r3, [r7, #14]
    ret = I2C_write_register(hi2c, AK975X_CNTL2, &data, 1);
 8008f62:	f107 020e 	add.w	r2, r7, #14
 8008f66:	2301      	movs	r3, #1
 8008f68:	211d      	movs	r1, #29
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f7ff ffbb 	bl	8008ee6 <I2C_write_register>
 8008f70:	4603      	mov	r3, r0
 8008f72:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8008f74:	7bfb      	ldrb	r3, [r7, #15]
 8008f76:	2bff      	cmp	r3, #255	; 0xff
 8008f78:	d104      	bne.n	8008f84 <initialize_motion_sensor+0x38>
    {
	  BSP_LCD_GLASS_DisplayString("Error0");
 8008f7a:	4827      	ldr	r0, [pc, #156]	; (8009018 <initialize_motion_sensor+0xcc>)
 8008f7c:	f000 fcd6 	bl	800992c <BSP_LCD_GLASS_DisplayString>
	  return false;
 8008f80:	2300      	movs	r3, #0
 8008f82:	e044      	b.n	800900e <initialize_motion_sensor+0xc2>
    }

    // check sensor type
	uint8_t sensor_type = 0;
 8008f84:	2300      	movs	r3, #0
 8008f86:	737b      	strb	r3, [r7, #13]
	ret = I2C_read_register(hi2c,AK975X_WIA2, &sensor_type , 1);
 8008f88:	f107 020d 	add.w	r2, r7, #13
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	2101      	movs	r1, #1
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f7ff ff86 	bl	8008ea2 <I2C_read_register>
 8008f96:	4603      	mov	r3, r0
 8008f98:	73fb      	strb	r3, [r7, #15]
	if(ret == MOTION_ERROR)
 8008f9a:	7bfb      	ldrb	r3, [r7, #15]
 8008f9c:	2bff      	cmp	r3, #255	; 0xff
 8008f9e:	d104      	bne.n	8008faa <initialize_motion_sensor+0x5e>
	{
		BSP_LCD_GLASS_DisplayString("Error1");
 8008fa0:	481e      	ldr	r0, [pc, #120]	; (800901c <initialize_motion_sensor+0xd0>)
 8008fa2:	f000 fcc3 	bl	800992c <BSP_LCD_GLASS_DisplayString>
		return false;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	e031      	b.n	800900e <initialize_motion_sensor+0xc2>
	}
	if(sensor_type != 0x13)
 8008faa:	7b7b      	ldrb	r3, [r7, #13]
 8008fac:	2b13      	cmp	r3, #19
 8008fae:	d004      	beq.n	8008fba <initialize_motion_sensor+0x6e>
	{
		BSP_LCD_GLASS_DisplayString("Error2");
 8008fb0:	481b      	ldr	r0, [pc, #108]	; (8009020 <initialize_motion_sensor+0xd4>)
 8008fb2:	f000 fcbb 	bl	800992c <BSP_LCD_GLASS_DisplayString>
		return false;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	e029      	b.n	800900e <initialize_motion_sensor+0xc2>
	}

	// set to continous read and output frequency to fastest
	data = (AK975X_FREQ_8_8HZ << 3) | AK975X_MODE_0;
 8008fba:	232c      	movs	r3, #44	; 0x2c
 8008fbc:	73bb      	strb	r3, [r7, #14]
	ret = I2C_write_register(hi2c, AK975X_ECNTL1, &data, 1);
 8008fbe:	f107 020e 	add.w	r2, r7, #14
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	211c      	movs	r1, #28
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f7ff ff8d 	bl	8008ee6 <I2C_write_register>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8008fd0:	7bfb      	ldrb	r3, [r7, #15]
 8008fd2:	2bff      	cmp	r3, #255	; 0xff
 8008fd4:	d104      	bne.n	8008fe0 <initialize_motion_sensor+0x94>
	{
	  BSP_LCD_GLASS_DisplayString("Error3");
 8008fd6:	4813      	ldr	r0, [pc, #76]	; (8009024 <initialize_motion_sensor+0xd8>)
 8008fd8:	f000 fca8 	bl	800992c <BSP_LCD_GLASS_DisplayString>
	  return false;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	e016      	b.n	800900e <initialize_motion_sensor+0xc2>
	}

    // enable interrupt
    data = 0x1f;
 8008fe0:	231f      	movs	r3, #31
 8008fe2:	73bb      	strb	r3, [r7, #14]
    ret = I2C_write_register(hi2c, AK975X_EINTEN, &data, 1);
 8008fe4:	f107 020e 	add.w	r2, r7, #14
 8008fe8:	2301      	movs	r3, #1
 8008fea:	211b      	movs	r1, #27
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7ff ff7a 	bl	8008ee6 <I2C_write_register>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8008ff6:	7bfb      	ldrb	r3, [r7, #15]
 8008ff8:	2bff      	cmp	r3, #255	; 0xff
 8008ffa:	d104      	bne.n	8009006 <initialize_motion_sensor+0xba>
    {
    	BSP_LCD_GLASS_DisplayString("Error4");
 8008ffc:	480a      	ldr	r0, [pc, #40]	; (8009028 <initialize_motion_sensor+0xdc>)
 8008ffe:	f000 fc95 	bl	800992c <BSP_LCD_GLASS_DisplayString>
    	return false;
 8009002:	2300      	movs	r3, #0
 8009004:	e003      	b.n	800900e <initialize_motion_sensor+0xc2>
    }

    // reading dummy register return 255 so we don't need to check return value
    refresh(hi2c);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7ff ff8f 	bl	8008f2a <refresh>

	return true;
 800900c:	2301      	movs	r3, #1
}
 800900e:	4618      	mov	r0, r3
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	0800d30c 	.word	0x0800d30c
 800901c:	0800d314 	.word	0x0800d314
 8009020:	0800d31c 	.word	0x0800d31c
 8009024:	0800d324 	.word	0x0800d324
 8009028:	0800d32c 	.word	0x0800d32c

0800902c <is_motion_data_ready>:

bool is_motion_data_ready(I2C_HandleTypeDef* hi2c) {
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t ret;
	ret = I2C_read_register(hi2c, AK975X_ST1, &data, 1);
 8009034:	f107 020e 	add.w	r2, r7, #14
 8009038:	2301      	movs	r3, #1
 800903a:	2105      	movs	r1, #5
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f7ff ff30 	bl	8008ea2 <I2C_read_register>
 8009042:	4603      	mov	r3, r0
 8009044:	73fb      	strb	r3, [r7, #15]
	if(ret != MOTION_OK)
 8009046:	7bfb      	ldrb	r3, [r7, #15]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d004      	beq.n	8009056 <is_motion_data_ready+0x2a>
	{
		BSP_LCD_GLASS_DisplayString("Error6");
 800904c:	4808      	ldr	r0, [pc, #32]	; (8009070 <is_motion_data_ready+0x44>)
 800904e:	f000 fc6d 	bl	800992c <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 8009052:	23ff      	movs	r3, #255	; 0xff
 8009054:	e007      	b.n	8009066 <is_motion_data_ready+0x3a>
	}
	return ((data & 0x01) == 0x01);
 8009056:	7bbb      	ldrb	r3, [r7, #14]
 8009058:	f003 0301 	and.w	r3, r3, #1
 800905c:	2b00      	cmp	r3, #0
 800905e:	bf14      	ite	ne
 8009060:	2301      	movne	r3, #1
 8009062:	2300      	moveq	r3, #0
 8009064:	b2db      	uxtb	r3, r3
}
 8009066:	4618      	mov	r0, r3
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	0800d334 	.word	0x0800d334

08009074 <get_raw_IR>:

uint16_t get_raw_IR(I2C_HandleTypeDef* hi2c, uint16_t IR_address ) {
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	460b      	mov	r3, r1
 800907e:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	uint16_t ret;
	ret = I2C_read_register(hi2c, IR_address, data, 2);
 8009080:	f107 020c 	add.w	r2, r7, #12
 8009084:	8879      	ldrh	r1, [r7, #2]
 8009086:	2302      	movs	r3, #2
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f7ff ff0a 	bl	8008ea2 <I2C_read_register>
 800908e:	4603      	mov	r3, r0
 8009090:	81fb      	strh	r3, [r7, #14]
	if(ret != MOTION_OK)
 8009092:	89fb      	ldrh	r3, [r7, #14]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d004      	beq.n	80090a2 <get_raw_IR+0x2e>
	{
		BSP_LCD_GLASS_DisplayString("Error7");
 8009098:	4808      	ldr	r0, [pc, #32]	; (80090bc <get_raw_IR+0x48>)
 800909a:	f000 fc47 	bl	800992c <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 800909e:	23ff      	movs	r3, #255	; 0xff
 80090a0:	e008      	b.n	80090b4 <get_raw_IR+0x40>
	}
	ret = data[1] << 8 | data[0];
 80090a2:	7b7b      	ldrb	r3, [r7, #13]
 80090a4:	021b      	lsls	r3, r3, #8
 80090a6:	b21a      	sxth	r2, r3
 80090a8:	7b3b      	ldrb	r3, [r7, #12]
 80090aa:	b21b      	sxth	r3, r3
 80090ac:	4313      	orrs	r3, r2
 80090ae:	b21b      	sxth	r3, r3
 80090b0:	81fb      	strh	r3, [r7, #14]
	return ret;
 80090b2:	89fb      	ldrh	r3, [r7, #14]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3710      	adds	r7, #16
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	0800d33c 	.word	0x0800d33c

080090c0 <get_IR_or_TMP>:

float get_IR_or_TMP(I2C_HandleTypeDef* hi2c, uint8_t which_IR) {
 80090c0:	b590      	push	{r4, r7, lr}
 80090c2:	b085      	sub	sp, #20
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	460b      	mov	r3, r1
 80090ca:	70fb      	strb	r3, [r7, #3]
	uint16_t IR_address;
	switch (which_IR) {
 80090cc:	78fb      	ldrb	r3, [r7, #3]
 80090ce:	3b01      	subs	r3, #1
 80090d0:	2b04      	cmp	r3, #4
 80090d2:	d81c      	bhi.n	800910e <get_IR_or_TMP+0x4e>
 80090d4:	a201      	add	r2, pc, #4	; (adr r2, 80090dc <get_IR_or_TMP+0x1c>)
 80090d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090da:	bf00      	nop
 80090dc:	080090f1 	.word	0x080090f1
 80090e0:	080090f7 	.word	0x080090f7
 80090e4:	080090fd 	.word	0x080090fd
 80090e8:	08009103 	.word	0x08009103
 80090ec:	08009109 	.word	0x08009109
	case 1:
		IR_address = AK975X_IR1;
 80090f0:	2306      	movs	r3, #6
 80090f2:	81fb      	strh	r3, [r7, #14]
		break;
 80090f4:	e00e      	b.n	8009114 <get_IR_or_TMP+0x54>
	case 2:
		IR_address = AK975X_IR2;
 80090f6:	2308      	movs	r3, #8
 80090f8:	81fb      	strh	r3, [r7, #14]
		break;
 80090fa:	e00b      	b.n	8009114 <get_IR_or_TMP+0x54>
	case 3:
		IR_address = AK975X_IR3;
 80090fc:	230a      	movs	r3, #10
 80090fe:	81fb      	strh	r3, [r7, #14]
		break;
 8009100:	e008      	b.n	8009114 <get_IR_or_TMP+0x54>
	case 4:
		IR_address = AK975X_IR4;
 8009102:	230c      	movs	r3, #12
 8009104:	81fb      	strh	r3, [r7, #14]
		break;
 8009106:	e005      	b.n	8009114 <get_IR_or_TMP+0x54>
	case 5:
		IR_address = AK975X_TMP;
 8009108:	230e      	movs	r3, #14
 800910a:	81fb      	strh	r3, [r7, #14]
		break;
 800910c:	e002      	b.n	8009114 <get_IR_or_TMP+0x54>
	default:
		return 0;
 800910e:	f04f 0300 	mov.w	r3, #0
 8009112:	e041      	b.n	8009198 <get_IR_or_TMP+0xd8>
	}
	short IR_val = (short) get_raw_IR(hi2c, IR_address);
 8009114:	89fb      	ldrh	r3, [r7, #14]
 8009116:	4619      	mov	r1, r3
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f7ff ffab 	bl	8009074 <get_raw_IR>
 800911e:	4603      	mov	r3, r0
 8009120:	81bb      	strh	r3, [r7, #12]

	if(which_IR == 5){
 8009122:	78fb      	ldrb	r3, [r7, #3]
 8009124:	2b05      	cmp	r3, #5
 8009126:	d11d      	bne.n	8009164 <get_IR_or_TMP+0xa4>
		 float temperature = 26.75 + IR_val/ 512.0;
 8009128:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800912c:	4618      	mov	r0, r3
 800912e:	f7f7 f9f9 	bl	8000524 <__aeabi_i2d>
 8009132:	f04f 0200 	mov.w	r2, #0
 8009136:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800913a:	f7f7 fb87 	bl	800084c <__aeabi_ddiv>
 800913e:	4603      	mov	r3, r0
 8009140:	460c      	mov	r4, r1
 8009142:	4618      	mov	r0, r3
 8009144:	4621      	mov	r1, r4
 8009146:	f04f 0200 	mov.w	r2, #0
 800914a:	4b19      	ldr	r3, [pc, #100]	; (80091b0 <get_IR_or_TMP+0xf0>)
 800914c:	f7f7 f89e 	bl	800028c <__adddf3>
 8009150:	4603      	mov	r3, r0
 8009152:	460c      	mov	r4, r1
 8009154:	4618      	mov	r0, r3
 8009156:	4621      	mov	r1, r4
 8009158:	f7f7 fc60 	bl	8000a1c <__aeabi_d2f>
 800915c:	4603      	mov	r3, r0
 800915e:	60bb      	str	r3, [r7, #8]
		 return temperature;
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	e019      	b.n	8009198 <get_IR_or_TMP+0xd8>
	}

	return 14286.8 * IR_val / 32768.0;
 8009164:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009168:	4618      	mov	r0, r3
 800916a:	f7f7 f9db 	bl	8000524 <__aeabi_i2d>
 800916e:	a30e      	add	r3, pc, #56	; (adr r3, 80091a8 <get_IR_or_TMP+0xe8>)
 8009170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009174:	f7f7 fa40 	bl	80005f8 <__aeabi_dmul>
 8009178:	4603      	mov	r3, r0
 800917a:	460c      	mov	r4, r1
 800917c:	4618      	mov	r0, r3
 800917e:	4621      	mov	r1, r4
 8009180:	f04f 0200 	mov.w	r2, #0
 8009184:	4b0b      	ldr	r3, [pc, #44]	; (80091b4 <get_IR_or_TMP+0xf4>)
 8009186:	f7f7 fb61 	bl	800084c <__aeabi_ddiv>
 800918a:	4603      	mov	r3, r0
 800918c:	460c      	mov	r4, r1
 800918e:	4618      	mov	r0, r3
 8009190:	4621      	mov	r1, r4
 8009192:	f7f7 fc43 	bl	8000a1c <__aeabi_d2f>
 8009196:	4603      	mov	r3, r0
 8009198:	ee07 3a90 	vmov	s15, r3
}
 800919c:	eeb0 0a67 	vmov.f32	s0, s15
 80091a0:	3714      	adds	r7, #20
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd90      	pop	{r4, r7, pc}
 80091a6:	bf00      	nop
 80091a8:	66666666 	.word	0x66666666
 80091ac:	40cbe766 	.word	0x40cbe766
 80091b0:	403ac000 	.word	0x403ac000
 80091b4:	40e00000 	.word	0x40e00000

080091b8 <add_data_point>:

float add_data_point(float data, float m_average_weight, float m_average) {
 80091b8:	b480      	push	{r7}
 80091ba:	b085      	sub	sp, #20
 80091bc:	af00      	add	r7, sp, #0
 80091be:	ed87 0a03 	vstr	s0, [r7, #12]
 80091c2:	edc7 0a02 	vstr	s1, [r7, #8]
 80091c6:	ed87 1a01 	vstr	s2, [r7, #4]
	return m_average_weight * data + (1 - m_average_weight) * m_average;
 80091ca:	ed97 7a02 	vldr	s14, [r7, #8]
 80091ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80091d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80091d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80091da:	edd7 7a02 	vldr	s15, [r7, #8]
 80091de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80091e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80091e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091ea:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80091ee:	eeb0 0a67 	vmov.f32	s0, s15
 80091f2:	3714      	adds	r7, #20
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <get_deriviative>:

float get_deriviative(uint8_t which_der) {
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
 8009202:	4603      	mov	r3, r0
 8009204:	71fb      	strb	r3, [r7, #7]
	float d = 0;
 8009206:	f04f 0300 	mov.w	r3, #0
 800920a:	60fb      	str	r3, [r7, #12]
	switch(which_der) {
 800920c:	79fb      	ldrb	r3, [r7, #7]
 800920e:	3b01      	subs	r3, #1
 8009210:	2b05      	cmp	r3, #5
 8009212:	d86f      	bhi.n	80092f4 <get_deriviative+0xf8>
 8009214:	a201      	add	r2, pc, #4	; (adr r2, 800921c <get_deriviative+0x20>)
 8009216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800921a:	bf00      	nop
 800921c:	08009235 	.word	0x08009235
 8009220:	08009255 	.word	0x08009255
 8009224:	08009275 	.word	0x08009275
 8009228:	08009295 	.word	0x08009295
 800922c:	080092b5 	.word	0x080092b5
 8009230:	080092d5 	.word	0x080092d5
	case 1:
		d = m_average_1 - m_last_mark_value_1;
 8009234:	4b34      	ldr	r3, [pc, #208]	; (8009308 <get_deriviative+0x10c>)
 8009236:	ed93 7a00 	vldr	s14, [r3]
 800923a:	4b34      	ldr	r3, [pc, #208]	; (800930c <get_deriviative+0x110>)
 800923c:	edd3 7a00 	vldr	s15, [r3]
 8009240:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009244:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_1 = m_average_1;
 8009248:	4b2f      	ldr	r3, [pc, #188]	; (8009308 <get_deriviative+0x10c>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a2f      	ldr	r2, [pc, #188]	; (800930c <get_deriviative+0x110>)
 800924e:	6013      	str	r3, [r2, #0]
		return d;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	e050      	b.n	80092f6 <get_deriviative+0xfa>
	case 2:
		d = m_average_2 - m_last_mark_value_2;
 8009254:	4b2e      	ldr	r3, [pc, #184]	; (8009310 <get_deriviative+0x114>)
 8009256:	ed93 7a00 	vldr	s14, [r3]
 800925a:	4b2e      	ldr	r3, [pc, #184]	; (8009314 <get_deriviative+0x118>)
 800925c:	edd3 7a00 	vldr	s15, [r3]
 8009260:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009264:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_2 = m_average_2;
 8009268:	4b29      	ldr	r3, [pc, #164]	; (8009310 <get_deriviative+0x114>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a29      	ldr	r2, [pc, #164]	; (8009314 <get_deriviative+0x118>)
 800926e:	6013      	str	r3, [r2, #0]
		return d;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	e040      	b.n	80092f6 <get_deriviative+0xfa>
	case 3:
		d = m_average_3 - m_last_mark_value_3;
 8009274:	4b28      	ldr	r3, [pc, #160]	; (8009318 <get_deriviative+0x11c>)
 8009276:	ed93 7a00 	vldr	s14, [r3]
 800927a:	4b28      	ldr	r3, [pc, #160]	; (800931c <get_deriviative+0x120>)
 800927c:	edd3 7a00 	vldr	s15, [r3]
 8009280:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009284:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_3 = m_average_3;
 8009288:	4b23      	ldr	r3, [pc, #140]	; (8009318 <get_deriviative+0x11c>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a23      	ldr	r2, [pc, #140]	; (800931c <get_deriviative+0x120>)
 800928e:	6013      	str	r3, [r2, #0]
		return d;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	e030      	b.n	80092f6 <get_deriviative+0xfa>
	case 4:
		d = m_average_4 - m_last_mark_value_4;
 8009294:	4b22      	ldr	r3, [pc, #136]	; (8009320 <get_deriviative+0x124>)
 8009296:	ed93 7a00 	vldr	s14, [r3]
 800929a:	4b22      	ldr	r3, [pc, #136]	; (8009324 <get_deriviative+0x128>)
 800929c:	edd3 7a00 	vldr	s15, [r3]
 80092a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092a4:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_4 = m_average_4;
 80092a8:	4b1d      	ldr	r3, [pc, #116]	; (8009320 <get_deriviative+0x124>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4a1d      	ldr	r2, [pc, #116]	; (8009324 <get_deriviative+0x128>)
 80092ae:	6013      	str	r3, [r2, #0]
		return d;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	e020      	b.n	80092f6 <get_deriviative+0xfa>
	case 5:
		d = m_average_diff13 - m_last_mark_value_diff13;
 80092b4:	4b1c      	ldr	r3, [pc, #112]	; (8009328 <get_deriviative+0x12c>)
 80092b6:	ed93 7a00 	vldr	s14, [r3]
 80092ba:	4b1c      	ldr	r3, [pc, #112]	; (800932c <get_deriviative+0x130>)
 80092bc:	edd3 7a00 	vldr	s15, [r3]
 80092c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092c4:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff13 = m_average_diff13;
 80092c8:	4b17      	ldr	r3, [pc, #92]	; (8009328 <get_deriviative+0x12c>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a17      	ldr	r2, [pc, #92]	; (800932c <get_deriviative+0x130>)
 80092ce:	6013      	str	r3, [r2, #0]
		return d;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	e010      	b.n	80092f6 <get_deriviative+0xfa>
	case 6:
		d = m_average_diff24 - m_last_mark_value_diff24;
 80092d4:	4b16      	ldr	r3, [pc, #88]	; (8009330 <get_deriviative+0x134>)
 80092d6:	ed93 7a00 	vldr	s14, [r3]
 80092da:	4b16      	ldr	r3, [pc, #88]	; (8009334 <get_deriviative+0x138>)
 80092dc:	edd3 7a00 	vldr	s15, [r3]
 80092e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092e4:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff24 = m_average_diff24;
 80092e8:	4b11      	ldr	r3, [pc, #68]	; (8009330 <get_deriviative+0x134>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a11      	ldr	r2, [pc, #68]	; (8009334 <get_deriviative+0x138>)
 80092ee:	6013      	str	r3, [r2, #0]
		return d;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	e000      	b.n	80092f6 <get_deriviative+0xfa>
	default:
		return d;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	ee07 3a90 	vmov	s15, r3
	}
}
 80092fa:	eeb0 0a67 	vmov.f32	s0, s15
 80092fe:	3714      	adds	r7, #20
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr
 8009308:	2000021c 	.word	0x2000021c
 800930c:	20000234 	.word	0x20000234
 8009310:	20000220 	.word	0x20000220
 8009314:	20000238 	.word	0x20000238
 8009318:	20000224 	.word	0x20000224
 800931c:	2000023c 	.word	0x2000023c
 8009320:	20000228 	.word	0x20000228
 8009324:	20000240 	.word	0x20000240
 8009328:	2000022c 	.word	0x2000022c
 800932c:	20000244 	.word	0x20000244
 8009330:	20000230 	.word	0x20000230
 8009334:	20000248 	.word	0x20000248

08009338 <loop_motion_sensor>:

bool loop_motion_sensor(I2C_HandleTypeDef* hi2c) {
 8009338:	b580      	push	{r7, lr}
 800933a:	b08c      	sub	sp, #48	; 0x30
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]

	uint32_t now = HAL_GetTick();
 8009340:	f7f7 fda0 	bl	8000e84 <HAL_GetTick>
 8009344:	62f8      	str	r0, [r7, #44]	; 0x2c

	if(is_motion_data_ready(hi2c) == false)
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f7ff fe70 	bl	800902c <is_motion_data_ready>
 800934c:	4603      	mov	r3, r0
 800934e:	2b00      	cmp	r3, #0
 8009350:	d101      	bne.n	8009356 <loop_motion_sensor+0x1e>
		return false;
 8009352:	2300      	movs	r3, #0
 8009354:	e11a      	b.n	800958c <loop_motion_sensor+0x254>

	float IR1 = get_IR_or_TMP(hi2c, 1);
 8009356:	2101      	movs	r1, #1
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f7ff feb1 	bl	80090c0 <get_IR_or_TMP>
 800935e:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
	float IR2 = get_IR_or_TMP(hi2c, 2);
 8009362:	2102      	movs	r1, #2
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f7ff feab 	bl	80090c0 <get_IR_or_TMP>
 800936a:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float IR3 = get_IR_or_TMP(hi2c, 3);
 800936e:	2103      	movs	r1, #3
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f7ff fea5 	bl	80090c0 <get_IR_or_TMP>
 8009376:	ed87 0a08 	vstr	s0, [r7, #32]
	float IR4 = get_IR_or_TMP(hi2c, 4);
 800937a:	2104      	movs	r1, #4
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff fe9f 	bl	80090c0 <get_IR_or_TMP>
 8009382:	ed87 0a07 	vstr	s0, [r7, #28]
	float diff13 = IR1 - IR3;
 8009386:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800938a:	edd7 7a08 	vldr	s15, [r7, #32]
 800938e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009392:	edc7 7a06 	vstr	s15, [r7, #24]
	float diff24 = IR2 - IR4;
 8009396:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800939a:	edd7 7a07 	vldr	s15, [r7, #28]
 800939e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80093a2:	edc7 7a05 	vstr	s15, [r7, #20]

	refresh(hi2c);
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f7ff fdbf 	bl	8008f2a <refresh>

	m_average_1 = add_data_point(IR1, m_average_weight_1, m_average_1);
 80093ac:	4b79      	ldr	r3, [pc, #484]	; (8009594 <loop_motion_sensor+0x25c>)
 80093ae:	edd3 7a00 	vldr	s15, [r3]
 80093b2:	4b79      	ldr	r3, [pc, #484]	; (8009598 <loop_motion_sensor+0x260>)
 80093b4:	ed93 7a00 	vldr	s14, [r3]
 80093b8:	eeb0 1a47 	vmov.f32	s2, s14
 80093bc:	eef0 0a67 	vmov.f32	s1, s15
 80093c0:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 80093c4:	f7ff fef8 	bl	80091b8 <add_data_point>
 80093c8:	eef0 7a40 	vmov.f32	s15, s0
 80093cc:	4b72      	ldr	r3, [pc, #456]	; (8009598 <loop_motion_sensor+0x260>)
 80093ce:	edc3 7a00 	vstr	s15, [r3]
	m_average_2 = add_data_point(IR2, m_average_weight_2, m_average_2);
 80093d2:	4b72      	ldr	r3, [pc, #456]	; (800959c <loop_motion_sensor+0x264>)
 80093d4:	edd3 7a00 	vldr	s15, [r3]
 80093d8:	4b71      	ldr	r3, [pc, #452]	; (80095a0 <loop_motion_sensor+0x268>)
 80093da:	ed93 7a00 	vldr	s14, [r3]
 80093de:	eeb0 1a47 	vmov.f32	s2, s14
 80093e2:	eef0 0a67 	vmov.f32	s1, s15
 80093e6:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80093ea:	f7ff fee5 	bl	80091b8 <add_data_point>
 80093ee:	eef0 7a40 	vmov.f32	s15, s0
 80093f2:	4b6b      	ldr	r3, [pc, #428]	; (80095a0 <loop_motion_sensor+0x268>)
 80093f4:	edc3 7a00 	vstr	s15, [r3]
	m_average_3 = add_data_point(IR3, m_average_weight_3, m_average_3);
 80093f8:	4b6a      	ldr	r3, [pc, #424]	; (80095a4 <loop_motion_sensor+0x26c>)
 80093fa:	edd3 7a00 	vldr	s15, [r3]
 80093fe:	4b6a      	ldr	r3, [pc, #424]	; (80095a8 <loop_motion_sensor+0x270>)
 8009400:	ed93 7a00 	vldr	s14, [r3]
 8009404:	eeb0 1a47 	vmov.f32	s2, s14
 8009408:	eef0 0a67 	vmov.f32	s1, s15
 800940c:	ed97 0a08 	vldr	s0, [r7, #32]
 8009410:	f7ff fed2 	bl	80091b8 <add_data_point>
 8009414:	eef0 7a40 	vmov.f32	s15, s0
 8009418:	4b63      	ldr	r3, [pc, #396]	; (80095a8 <loop_motion_sensor+0x270>)
 800941a:	edc3 7a00 	vstr	s15, [r3]
	m_average_4 = add_data_point(IR4, m_average_weight_4, m_average_4);
 800941e:	4b63      	ldr	r3, [pc, #396]	; (80095ac <loop_motion_sensor+0x274>)
 8009420:	edd3 7a00 	vldr	s15, [r3]
 8009424:	4b62      	ldr	r3, [pc, #392]	; (80095b0 <loop_motion_sensor+0x278>)
 8009426:	ed93 7a00 	vldr	s14, [r3]
 800942a:	eeb0 1a47 	vmov.f32	s2, s14
 800942e:	eef0 0a67 	vmov.f32	s1, s15
 8009432:	ed97 0a07 	vldr	s0, [r7, #28]
 8009436:	f7ff febf 	bl	80091b8 <add_data_point>
 800943a:	eef0 7a40 	vmov.f32	s15, s0
 800943e:	4b5c      	ldr	r3, [pc, #368]	; (80095b0 <loop_motion_sensor+0x278>)
 8009440:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff13 = add_data_point(diff13, m_average_weight_diff13, m_average_diff13);
 8009444:	4b5b      	ldr	r3, [pc, #364]	; (80095b4 <loop_motion_sensor+0x27c>)
 8009446:	edd3 7a00 	vldr	s15, [r3]
 800944a:	4b5b      	ldr	r3, [pc, #364]	; (80095b8 <loop_motion_sensor+0x280>)
 800944c:	ed93 7a00 	vldr	s14, [r3]
 8009450:	eeb0 1a47 	vmov.f32	s2, s14
 8009454:	eef0 0a67 	vmov.f32	s1, s15
 8009458:	ed97 0a06 	vldr	s0, [r7, #24]
 800945c:	f7ff feac 	bl	80091b8 <add_data_point>
 8009460:	eef0 7a40 	vmov.f32	s15, s0
 8009464:	4b54      	ldr	r3, [pc, #336]	; (80095b8 <loop_motion_sensor+0x280>)
 8009466:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff24 = add_data_point(diff24, m_average_weight_diff24, m_average_diff24);
 800946a:	4b54      	ldr	r3, [pc, #336]	; (80095bc <loop_motion_sensor+0x284>)
 800946c:	edd3 7a00 	vldr	s15, [r3]
 8009470:	4b53      	ldr	r3, [pc, #332]	; (80095c0 <loop_motion_sensor+0x288>)
 8009472:	ed93 7a00 	vldr	s14, [r3]
 8009476:	eeb0 1a47 	vmov.f32	s2, s14
 800947a:	eef0 0a67 	vmov.f32	s1, s15
 800947e:	ed97 0a05 	vldr	s0, [r7, #20]
 8009482:	f7ff fe99 	bl	80091b8 <add_data_point>
 8009486:	eef0 7a40 	vmov.f32	s15, s0
 800948a:	4b4d      	ldr	r3, [pc, #308]	; (80095c0 <loop_motion_sensor+0x288>)
 800948c:	edc3 7a00 	vstr	s15, [r3]

	if(now - last_time > detect_interval){
 8009490:	4b4c      	ldr	r3, [pc, #304]	; (80095c4 <loop_motion_sensor+0x28c>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009496:	1ad2      	subs	r2, r2, r3
 8009498:	4b4b      	ldr	r3, [pc, #300]	; (80095c8 <loop_motion_sensor+0x290>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	429a      	cmp	r2, r3
 800949e:	d974      	bls.n	800958a <loop_motion_sensor+0x252>

		float deriviative13 = get_deriviative(5);
 80094a0:	2005      	movs	r0, #5
 80094a2:	f7ff feab 	bl	80091fc <get_deriviative>
 80094a6:	ed87 0a04 	vstr	s0, [r7, #16]
		if(deriviative13 > threshold_movement)
 80094aa:	4b48      	ldr	r3, [pc, #288]	; (80095cc <loop_motion_sensor+0x294>)
 80094ac:	edd3 7a00 	vldr	s15, [r3]
 80094b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80094b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094bc:	dd0e      	ble.n	80094dc <loop_motion_sensor+0x1a4>
		{
			 movement &= 0b11111100;
 80094be:	4b44      	ldr	r3, [pc, #272]	; (80095d0 <loop_motion_sensor+0x298>)
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	f023 0303 	bic.w	r3, r3, #3
 80094c6:	b2da      	uxtb	r2, r3
 80094c8:	4b41      	ldr	r3, [pc, #260]	; (80095d0 <loop_motion_sensor+0x298>)
 80094ca:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_3_TO_1;
 80094cc:	4b40      	ldr	r3, [pc, #256]	; (80095d0 <loop_motion_sensor+0x298>)
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	f043 0302 	orr.w	r3, r3, #2
 80094d4:	b2da      	uxtb	r2, r3
 80094d6:	4b3e      	ldr	r3, [pc, #248]	; (80095d0 <loop_motion_sensor+0x298>)
 80094d8:	701a      	strb	r2, [r3, #0]
 80094da:	e019      	b.n	8009510 <loop_motion_sensor+0x1d8>
		}
		else if (deriviative13 < (-threshold_movement))
 80094dc:	4b3b      	ldr	r3, [pc, #236]	; (80095cc <loop_motion_sensor+0x294>)
 80094de:	edd3 7a00 	vldr	s15, [r3]
 80094e2:	eef1 7a67 	vneg.f32	s15, s15
 80094e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80094ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f2:	d50d      	bpl.n	8009510 <loop_motion_sensor+0x1d8>
		{
			 movement &= 0b11111100;
 80094f4:	4b36      	ldr	r3, [pc, #216]	; (80095d0 <loop_motion_sensor+0x298>)
 80094f6:	781b      	ldrb	r3, [r3, #0]
 80094f8:	f023 0303 	bic.w	r3, r3, #3
 80094fc:	b2da      	uxtb	r2, r3
 80094fe:	4b34      	ldr	r3, [pc, #208]	; (80095d0 <loop_motion_sensor+0x298>)
 8009500:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_1_TO_3;
 8009502:	4b33      	ldr	r3, [pc, #204]	; (80095d0 <loop_motion_sensor+0x298>)
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	f043 0301 	orr.w	r3, r3, #1
 800950a:	b2da      	uxtb	r2, r3
 800950c:	4b30      	ldr	r3, [pc, #192]	; (80095d0 <loop_motion_sensor+0x298>)
 800950e:	701a      	strb	r2, [r3, #0]
		}

		float deriviative24 = get_deriviative(6);
 8009510:	2006      	movs	r0, #6
 8009512:	f7ff fe73 	bl	80091fc <get_deriviative>
 8009516:	ed87 0a03 	vstr	s0, [r7, #12]
		if(deriviative24 > threshold_movement)
 800951a:	4b2c      	ldr	r3, [pc, #176]	; (80095cc <loop_motion_sensor+0x294>)
 800951c:	edd3 7a00 	vldr	s15, [r3]
 8009520:	ed97 7a03 	vldr	s14, [r7, #12]
 8009524:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800952c:	dd0e      	ble.n	800954c <loop_motion_sensor+0x214>
		{
			 movement &= 0b11110011;
 800952e:	4b28      	ldr	r3, [pc, #160]	; (80095d0 <loop_motion_sensor+0x298>)
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	f023 030c 	bic.w	r3, r3, #12
 8009536:	b2da      	uxtb	r2, r3
 8009538:	4b25      	ldr	r3, [pc, #148]	; (80095d0 <loop_motion_sensor+0x298>)
 800953a:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_4_TO_2;
 800953c:	4b24      	ldr	r3, [pc, #144]	; (80095d0 <loop_motion_sensor+0x298>)
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	f043 0308 	orr.w	r3, r3, #8
 8009544:	b2da      	uxtb	r2, r3
 8009546:	4b22      	ldr	r3, [pc, #136]	; (80095d0 <loop_motion_sensor+0x298>)
 8009548:	701a      	strb	r2, [r3, #0]
 800954a:	e019      	b.n	8009580 <loop_motion_sensor+0x248>
		}
		else if (deriviative24 < (-threshold_movement))
 800954c:	4b1f      	ldr	r3, [pc, #124]	; (80095cc <loop_motion_sensor+0x294>)
 800954e:	edd3 7a00 	vldr	s15, [r3]
 8009552:	eef1 7a67 	vneg.f32	s15, s15
 8009556:	ed97 7a03 	vldr	s14, [r7, #12]
 800955a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800955e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009562:	d50d      	bpl.n	8009580 <loop_motion_sensor+0x248>
		{
			movement &= 0b11110011;
 8009564:	4b1a      	ldr	r3, [pc, #104]	; (80095d0 <loop_motion_sensor+0x298>)
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	f023 030c 	bic.w	r3, r3, #12
 800956c:	b2da      	uxtb	r2, r3
 800956e:	4b18      	ldr	r3, [pc, #96]	; (80095d0 <loop_motion_sensor+0x298>)
 8009570:	701a      	strb	r2, [r3, #0]
            movement |= MOVEMENT_FROM_2_TO_4;
 8009572:	4b17      	ldr	r3, [pc, #92]	; (80095d0 <loop_motion_sensor+0x298>)
 8009574:	781b      	ldrb	r3, [r3, #0]
 8009576:	f043 0304 	orr.w	r3, r3, #4
 800957a:	b2da      	uxtb	r2, r3
 800957c:	4b14      	ldr	r3, [pc, #80]	; (80095d0 <loop_motion_sensor+0x298>)
 800957e:	701a      	strb	r2, [r3, #0]
		}

		last_time = HAL_GetTick();
 8009580:	f7f7 fc80 	bl	8000e84 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	4b0f      	ldr	r3, [pc, #60]	; (80095c4 <loop_motion_sensor+0x28c>)
 8009588:	601a      	str	r2, [r3, #0]
	}

	return true;
 800958a:	2301      	movs	r3, #1
}
 800958c:	4618      	mov	r0, r3
 800958e:	3730      	adds	r7, #48	; 0x30
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	20000008 	.word	0x20000008
 8009598:	2000021c 	.word	0x2000021c
 800959c:	2000000c 	.word	0x2000000c
 80095a0:	20000220 	.word	0x20000220
 80095a4:	20000010 	.word	0x20000010
 80095a8:	20000224 	.word	0x20000224
 80095ac:	20000014 	.word	0x20000014
 80095b0:	20000228 	.word	0x20000228
 80095b4:	20000018 	.word	0x20000018
 80095b8:	2000022c 	.word	0x2000022c
 80095bc:	2000001c 	.word	0x2000001c
 80095c0:	20000230 	.word	0x20000230
 80095c4:	2000024c 	.word	0x2000024c
 80095c8:	20000020 	.word	0x20000020
 80095cc:	20000024 	.word	0x20000024
 80095d0:	20000250 	.word	0x20000250

080095d4 <motion_sensor_get_moment>:

uint8_t motion_sensor_get_moment(){
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
	uint8_t ret = movement;
 80095da:	4b06      	ldr	r3, [pc, #24]	; (80095f4 <motion_sensor_get_moment+0x20>)
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	71fb      	strb	r3, [r7, #7]
	movement = MOVEMENT_NONE;
 80095e0:	4b04      	ldr	r3, [pc, #16]	; (80095f4 <motion_sensor_get_moment+0x20>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	701a      	strb	r2, [r3, #0]
	return ret;
 80095e6:	79fb      	ldrb	r3, [r7, #7]
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr
 80095f4:	20000250 	.word	0x20000250

080095f8 <qr_scanner_init>:
	wifi=0 means use qr to set up, wifi=1 means no qr to set up
	if using qr scanner for wifi setup, call this before esp8266_init
	and then reset qr_scan_pending to 0 and call HAL_UART_Receive_IT 
	immediately after esp8266_init
*/
void qr_scanner_init(UART_HandleTypeDef* huart, int wifi) {
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b082      	sub	sp, #8
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
	qr_huart = huart;
 8009602:	4a0a      	ldr	r2, [pc, #40]	; (800962c <qr_scanner_init+0x34>)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6013      	str	r3, [r2, #0]
	qr_scan_pending = 0;
 8009608:	4b09      	ldr	r3, [pc, #36]	; (8009630 <qr_scanner_init+0x38>)
 800960a:	2200      	movs	r2, #0
 800960c:	601a      	str	r2, [r3, #0]
	if (wifi != 0) {
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d006      	beq.n	8009622 <qr_scanner_init+0x2a>
		HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 8009614:	4b05      	ldr	r3, [pc, #20]	; (800962c <qr_scanner_init+0x34>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	2209      	movs	r2, #9
 800961a:	4906      	ldr	r1, [pc, #24]	; (8009634 <qr_scanner_init+0x3c>)
 800961c:	4618      	mov	r0, r3
 800961e:	f7fb fe5d 	bl	80052dc <HAL_UART_Receive_IT>
	}
}
 8009622:	bf00      	nop
 8009624:	3708      	adds	r7, #8
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	200004e4 	.word	0x200004e4
 8009630:	200004e0 	.word	0x200004e0
 8009634:	200004e8 	.word	0x200004e8

08009638 <qr_scan_received>:

// handles a new qr scan
// to call, set a flag in RxComplete callback. 
// DO NOT CALL IN THE CALLBACK. Call from main loop instead.
void qr_scan_received(void) {
 8009638:	b590      	push	{r4, r7, lr}
 800963a:	b089      	sub	sp, #36	; 0x24
 800963c:	af04      	add	r7, sp, #16
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	printf("Got QR scan: %s\r\n", qr_buf);
 800963e:	4924      	ldr	r1, [pc, #144]	; (80096d0 <qr_scan_received+0x98>)
 8009640:	4824      	ldr	r0, [pc, #144]	; (80096d4 <qr_scan_received+0x9c>)
 8009642:	f002 fb87 	bl	800bd54 <iprintf>
	int i;
	for (i=0; i<8; ++i) {
 8009646:	2300      	movs	r3, #0
 8009648:	60fb      	str	r3, [r7, #12]
 800964a:	e00a      	b.n	8009662 <qr_scan_received+0x2a>
		printf("%d ", qr_buf[i]);
 800964c:	4a20      	ldr	r2, [pc, #128]	; (80096d0 <qr_scan_received+0x98>)
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	4413      	add	r3, r2
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	4619      	mov	r1, r3
 8009656:	4820      	ldr	r0, [pc, #128]	; (80096d8 <qr_scan_received+0xa0>)
 8009658:	f002 fb7c 	bl	800bd54 <iprintf>
	for (i=0; i<8; ++i) {
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	3301      	adds	r3, #1
 8009660:	60fb      	str	r3, [r7, #12]
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2b07      	cmp	r3, #7
 8009666:	ddf1      	ble.n	800964c <qr_scan_received+0x14>
	}
	printf("\r\n");
 8009668:	481c      	ldr	r0, [pc, #112]	; (80096dc <qr_scan_received+0xa4>)
 800966a:	f002 fbe7 	bl	800be3c <puts>
	char qr_to_send[QR_SIZE];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 800966e:	4a18      	ldr	r2, [pc, #96]	; (80096d0 <qr_scan_received+0x98>)
 8009670:	463b      	mov	r3, r7
 8009672:	6810      	ldr	r0, [r2, #0]
 8009674:	6851      	ldr	r1, [r2, #4]
 8009676:	c303      	stmia	r3!, {r0, r1}
 8009678:	7a12      	ldrb	r2, [r2, #8]
 800967a:	701a      	strb	r2, [r3, #0]
	qr_scan_pending = 0;
 800967c:	4b18      	ldr	r3, [pc, #96]	; (80096e0 <qr_scan_received+0xa8>)
 800967e:	2200      	movs	r2, #0
 8009680:	601a      	str	r2, [r3, #0]
	main_display_info(display_handle, num_in_store, queue_length, store_capacity, "QR SCAN", qr_to_send, NULL, NULL);
 8009682:	4b18      	ldr	r3, [pc, #96]	; (80096e4 <qr_scan_received+0xac>)
 8009684:	6818      	ldr	r0, [r3, #0]
 8009686:	4b18      	ldr	r3, [pc, #96]	; (80096e8 <qr_scan_received+0xb0>)
 8009688:	6819      	ldr	r1, [r3, #0]
 800968a:	4b18      	ldr	r3, [pc, #96]	; (80096ec <qr_scan_received+0xb4>)
 800968c:	681a      	ldr	r2, [r3, #0]
 800968e:	4b18      	ldr	r3, [pc, #96]	; (80096f0 <qr_scan_received+0xb8>)
 8009690:	681c      	ldr	r4, [r3, #0]
 8009692:	2300      	movs	r3, #0
 8009694:	9303      	str	r3, [sp, #12]
 8009696:	2300      	movs	r3, #0
 8009698:	9302      	str	r3, [sp, #8]
 800969a:	463b      	mov	r3, r7
 800969c:	9301      	str	r3, [sp, #4]
 800969e:	4b15      	ldr	r3, [pc, #84]	; (80096f4 <qr_scan_received+0xbc>)
 80096a0:	9300      	str	r3, [sp, #0]
 80096a2:	4623      	mov	r3, r4
 80096a4:	f7fd fd44 	bl	8007130 <main_display_info>

	// add qr scan to wifi queue and reset buffer
	send_qr_scan(qr_to_send);
 80096a8:	463b      	mov	r3, r7
 80096aa:	4618      	mov	r0, r3
 80096ac:	f000 f826 	bl	80096fc <send_qr_scan>
	memset(qr_buf, 0, QR_SIZE);
 80096b0:	2209      	movs	r2, #9
 80096b2:	2100      	movs	r1, #0
 80096b4:	4806      	ldr	r0, [pc, #24]	; (80096d0 <qr_scan_received+0x98>)
 80096b6:	f002 fa9c 	bl	800bbf2 <memset>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 80096ba:	4b0f      	ldr	r3, [pc, #60]	; (80096f8 <qr_scan_received+0xc0>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2209      	movs	r2, #9
 80096c0:	4903      	ldr	r1, [pc, #12]	; (80096d0 <qr_scan_received+0x98>)
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fb fe0a 	bl	80052dc <HAL_UART_Receive_IT>
}
 80096c8:	bf00      	nop
 80096ca:	3714      	adds	r7, #20
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd90      	pop	{r4, r7, pc}
 80096d0:	200004e8 	.word	0x200004e8
 80096d4:	0800d344 	.word	0x0800d344
 80096d8:	0800d358 	.word	0x0800d358
 80096dc:	0800d35c 	.word	0x0800d35c
 80096e0:	200004e0 	.word	0x200004e0
 80096e4:	200002f8 	.word	0x200002f8
 80096e8:	20000d38 	.word	0x20000d38
 80096ec:	20000d34 	.word	0x20000d34
 80096f0:	20000d1c 	.word	0x20000d1c
 80096f4:	0800d360 	.word	0x0800d360
 80096f8:	200004e4 	.word	0x200004e4

080096fc <send_qr_scan>:

// sets up and enqueues get request with qr code
void send_qr_scan(char* qr_code) {
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b0ae      	sub	sp, #184	; 0xb8
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
	uint8_t url[SCAN_URL_LEN + QR_SIZE-1];
	char url_str[SCAN_URL_LEN + QR_SIZE-1];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/barcodeScan?storeSecret=grp4&IDscanned=%s", qr_code);
 8009704:	f107 0308 	add.w	r3, r7, #8
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	4911      	ldr	r1, [pc, #68]	; (8009750 <send_qr_scan+0x54>)
 800970c:	4618      	mov	r0, r3
 800970e:	f002 fbaf 	bl	800be70 <siprintf>
	printf("url_str: %s\r\n\r\n", url_str);
 8009712:	f107 0308 	add.w	r3, r7, #8
 8009716:	4619      	mov	r1, r3
 8009718:	480e      	ldr	r0, [pc, #56]	; (8009754 <send_qr_scan+0x58>)
 800971a:	f002 fb1b 	bl	800bd54 <iprintf>
	str_to_uint(url_str, url, SCAN_URL_LEN+QR_SIZE-1);
 800971e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8009722:	f107 0308 	add.w	r3, r7, #8
 8009726:	2255      	movs	r2, #85	; 0x55
 8009728:	4618      	mov	r0, r3
 800972a:	f001 f97b 	bl	800aa24 <str_to_uint>
	printf("url: %s\r\n\r\n", url);
 800972e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8009732:	4619      	mov	r1, r3
 8009734:	4808      	ldr	r0, [pc, #32]	; (8009758 <send_qr_scan+0x5c>)
 8009736:	f002 fb0d 	bl	800bd54 <iprintf>
	new_message(1, url, SCAN_URL_LEN + QR_SIZE-1);
 800973a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800973e:	2255      	movs	r2, #85	; 0x55
 8009740:	4619      	mov	r1, r3
 8009742:	2001      	movs	r0, #1
 8009744:	f001 fce0 	bl	800b108 <new_message>
}
 8009748:	bf00      	nop
 800974a:	37b8      	adds	r7, #184	; 0xb8
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}
 8009750:	0800d368 	.word	0x0800d368
 8009754:	0800d3b8 	.word	0x0800d3b8
 8009758:	0800d3c8 	.word	0x0800d3c8

0800975c <_isatty>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _isatty(int fd) {
 800975c:	b580      	push	{r7, lr}
 800975e:	b082      	sub	sp, #8
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2b00      	cmp	r3, #0
 8009768:	db04      	blt.n	8009774 <_isatty+0x18>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2b02      	cmp	r3, #2
 800976e:	dc01      	bgt.n	8009774 <_isatty+0x18>
    return 1;
 8009770:	2301      	movs	r3, #1
 8009772:	e005      	b.n	8009780 <_isatty+0x24>

  errno = EBADF;
 8009774:	f002 f9f6 	bl	800bb64 <__errno>
 8009778:	4602      	mov	r2, r0
 800977a:	2309      	movs	r3, #9
 800977c:	6013      	str	r3, [r2, #0]
  return 0;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3708      	adds	r7, #8
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <_write>:

int _write(int fd, char* ptr, int len) {
 8009788:	b580      	push	{r7, lr}
 800978a:	b086      	sub	sp, #24
 800978c:	af00      	add	r7, sp, #0
 800978e:	60f8      	str	r0, [r7, #12]
 8009790:	60b9      	str	r1, [r7, #8]
 8009792:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d002      	beq.n	80097a0 <_write+0x18>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2b02      	cmp	r3, #2
 800979e:	d111      	bne.n	80097c4 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80097a0:	4b0e      	ldr	r3, [pc, #56]	; (80097dc <_write+0x54>)
 80097a2:	6818      	ldr	r0, [r3, #0]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	f04f 33ff 	mov.w	r3, #4294967295
 80097ac:	68b9      	ldr	r1, [r7, #8]
 80097ae:	f7fb fc35 	bl	800501c <HAL_UART_Transmit>
 80097b2:	4603      	mov	r3, r0
 80097b4:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80097b6:	7dfb      	ldrb	r3, [r7, #23]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d101      	bne.n	80097c0 <_write+0x38>
      return len;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	e008      	b.n	80097d2 <_write+0x4a>
    else
      return EIO;
 80097c0:	2305      	movs	r3, #5
 80097c2:	e006      	b.n	80097d2 <_write+0x4a>
  }
  errno = EBADF;
 80097c4:	f002 f9ce 	bl	800bb64 <__errno>
 80097c8:	4602      	mov	r2, r0
 80097ca:	2309      	movs	r3, #9
 80097cc:	6013      	str	r3, [r2, #0]
  return -1;
 80097ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3718      	adds	r7, #24
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	200004f4 	.word	0x200004f4

080097e0 <_close>:

int _close(int fd) {
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	db04      	blt.n	80097f8 <_close+0x18>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2b02      	cmp	r3, #2
 80097f2:	dc01      	bgt.n	80097f8 <_close+0x18>
    return 0;
 80097f4:	2300      	movs	r3, #0
 80097f6:	e006      	b.n	8009806 <_close+0x26>

  errno = EBADF;
 80097f8:	f002 f9b4 	bl	800bb64 <__errno>
 80097fc:	4602      	mov	r2, r0
 80097fe:	2309      	movs	r3, #9
 8009800:	6013      	str	r3, [r2, #0]
  return -1;
 8009802:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009806:	4618      	mov	r0, r3
 8009808:	3708      	adds	r7, #8
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}

0800980e <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800980e:	b580      	push	{r7, lr}
 8009810:	b084      	sub	sp, #16
 8009812:	af00      	add	r7, sp, #0
 8009814:	60f8      	str	r0, [r7, #12]
 8009816:	60b9      	str	r1, [r7, #8]
 8009818:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 800981a:	f002 f9a3 	bl	800bb64 <__errno>
 800981e:	4602      	mov	r2, r0
 8009820:	2309      	movs	r3, #9
 8009822:	6013      	str	r3, [r2, #0]
  return -1;
 8009824:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009828:	4618      	mov	r0, r3
 800982a:	3710      	adds	r7, #16
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}

08009830 <_read>:

int _read(int fd, char* ptr, int len) {
 8009830:	b580      	push	{r7, lr}
 8009832:	b086      	sub	sp, #24
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d110      	bne.n	8009864 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8009842:	4b0e      	ldr	r3, [pc, #56]	; (800987c <_read+0x4c>)
 8009844:	6818      	ldr	r0, [r3, #0]
 8009846:	f04f 33ff 	mov.w	r3, #4294967295
 800984a:	2201      	movs	r2, #1
 800984c:	68b9      	ldr	r1, [r7, #8]
 800984e:	f7fb fc78 	bl	8005142 <HAL_UART_Receive>
 8009852:	4603      	mov	r3, r0
 8009854:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8009856:	7dfb      	ldrb	r3, [r7, #23]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d101      	bne.n	8009860 <_read+0x30>
      return 1;
 800985c:	2301      	movs	r3, #1
 800985e:	e008      	b.n	8009872 <_read+0x42>
    else
      return EIO;
 8009860:	2305      	movs	r3, #5
 8009862:	e006      	b.n	8009872 <_read+0x42>
  }
  errno = EBADF;
 8009864:	f002 f97e 	bl	800bb64 <__errno>
 8009868:	4602      	mov	r2, r0
 800986a:	2309      	movs	r3, #9
 800986c:	6013      	str	r3, [r2, #0]
  return -1;
 800986e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009872:	4618      	mov	r0, r3
 8009874:	3718      	adds	r7, #24
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	200004f4 	.word	0x200004f4

08009880 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2b00      	cmp	r3, #0
 800988e:	db08      	blt.n	80098a2 <_fstat+0x22>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2b02      	cmp	r3, #2
 8009894:	dc05      	bgt.n	80098a2 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800989c:	605a      	str	r2, [r3, #4]
    return 0;
 800989e:	2300      	movs	r3, #0
 80098a0:	e005      	b.n	80098ae <_fstat+0x2e>
  }

  errno = EBADF;
 80098a2:	f002 f95f 	bl	800bb64 <__errno>
 80098a6:	4602      	mov	r2, r0
 80098a8:	2309      	movs	r3, #9
 80098aa:	6013      	str	r3, [r2, #0]
  return 0;
 80098ac:	2300      	movs	r3, #0
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3708      	adds	r7, #8
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}
	...

080098b8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80098bc:	4b19      	ldr	r3, [pc, #100]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098be:	4a1a      	ldr	r2, [pc, #104]	; (8009928 <BSP_LCD_GLASS_Init+0x70>)
 80098c0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80098c2:	4b18      	ldr	r3, [pc, #96]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098c4:	2200      	movs	r2, #0
 80098c6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80098c8:	4b16      	ldr	r3, [pc, #88]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098ca:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80098ce:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80098d0:	4b14      	ldr	r3, [pc, #80]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098d2:	220c      	movs	r2, #12
 80098d4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80098d6:	4b13      	ldr	r3, [pc, #76]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098d8:	2240      	movs	r2, #64	; 0x40
 80098da:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80098dc:	4b11      	ldr	r3, [pc, #68]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098de:	2200      	movs	r2, #0
 80098e0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80098e2:	4b10      	ldr	r3, [pc, #64]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098e4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80098e8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80098ea:	4b0e      	ldr	r3, [pc, #56]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098ec:	2200      	movs	r2, #0
 80098ee:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80098f0:	4b0c      	ldr	r3, [pc, #48]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098f2:	2240      	movs	r2, #64	; 0x40
 80098f4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80098f6:	4b0b      	ldr	r3, [pc, #44]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098f8:	2200      	movs	r2, #0
 80098fa:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80098fc:	4b09      	ldr	r3, [pc, #36]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 80098fe:	2200      	movs	r2, #0
 8009900:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8009902:	4b08      	ldr	r3, [pc, #32]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 8009904:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009908:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800990a:	4b06      	ldr	r3, [pc, #24]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 800990c:	2200      	movs	r2, #0
 800990e:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8009910:	4804      	ldr	r0, [pc, #16]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 8009912:	f000 f843 	bl	800999c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8009916:	4803      	ldr	r0, [pc, #12]	; (8009924 <BSP_LCD_GLASS_Init+0x6c>)
 8009918:	f7f8 fda8 	bl	800246c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800991c:	f000 f834 	bl	8009988 <BSP_LCD_GLASS_Clear>
}
 8009920:	bf00      	nop
 8009922:	bd80      	pop	{r7, pc}
 8009924:	20000508 	.word	0x20000508
 8009928:	40002400 	.word	0x40002400

0800992c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b084      	sub	sp, #16
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8009934:	2300      	movs	r3, #0
 8009936:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8009938:	e00b      	b.n	8009952 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800993a:	7bfb      	ldrb	r3, [r7, #15]
 800993c:	2200      	movs	r2, #0
 800993e:	2100      	movs	r1, #0
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f000 f9bb 	bl	8009cbc <WriteChar>

    /* Point on the next character */
    ptr++;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	3301      	adds	r3, #1
 800994a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800994c:	7bfb      	ldrb	r3, [r7, #15]
 800994e:	3301      	adds	r3, #1
 8009950:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	bf14      	ite	ne
 800995a:	2301      	movne	r3, #1
 800995c:	2300      	moveq	r3, #0
 800995e:	b2da      	uxtb	r2, r3
 8009960:	7bfb      	ldrb	r3, [r7, #15]
 8009962:	2b05      	cmp	r3, #5
 8009964:	bf94      	ite	ls
 8009966:	2301      	movls	r3, #1
 8009968:	2300      	movhi	r3, #0
 800996a:	b2db      	uxtb	r3, r3
 800996c:	4013      	ands	r3, r2
 800996e:	b2db      	uxtb	r3, r3
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1e2      	bne.n	800993a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8009974:	4803      	ldr	r0, [pc, #12]	; (8009984 <BSP_LCD_GLASS_DisplayString+0x58>)
 8009976:	f7f8 feea 	bl	800274e <HAL_LCD_UpdateDisplayRequest>
}
 800997a:	bf00      	nop
 800997c:	3710      	adds	r7, #16
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	20000508 	.word	0x20000508

08009988 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 800998c:	4802      	ldr	r0, [pc, #8]	; (8009998 <BSP_LCD_GLASS_Clear+0x10>)
 800998e:	f7f8 fe88 	bl	80026a2 <HAL_LCD_Clear>
}
 8009992:	bf00      	nop
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	20000508 	.word	0x20000508

0800999c <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b0c0      	sub	sp, #256	; 0x100
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80099a4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80099a8:	2200      	movs	r2, #0
 80099aa:	601a      	str	r2, [r3, #0]
 80099ac:	605a      	str	r2, [r3, #4]
 80099ae:	609a      	str	r2, [r3, #8]
 80099b0:	60da      	str	r2, [r3, #12]
 80099b2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80099b4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80099b8:	2244      	movs	r2, #68	; 0x44
 80099ba:	2100      	movs	r1, #0
 80099bc:	4618      	mov	r0, r3
 80099be:	f002 f918 	bl	800bbf2 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80099c2:	f107 0320 	add.w	r3, r7, #32
 80099c6:	2288      	movs	r2, #136	; 0x88
 80099c8:	2100      	movs	r1, #0
 80099ca:	4618      	mov	r0, r3
 80099cc:	f002 f911 	bl	800bbf2 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80099d0:	4b51      	ldr	r3, [pc, #324]	; (8009b18 <LCD_MspInit+0x17c>)
 80099d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099d4:	4a50      	ldr	r2, [pc, #320]	; (8009b18 <LCD_MspInit+0x17c>)
 80099d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099da:	6593      	str	r3, [r2, #88]	; 0x58
 80099dc:	4b4e      	ldr	r3, [pc, #312]	; (8009b18 <LCD_MspInit+0x17c>)
 80099de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099e4:	61fb      	str	r3, [r7, #28]
 80099e6:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80099e8:	2304      	movs	r3, #4
 80099ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80099ee:	2300      	movs	r3, #0
 80099f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80099f4:	2301      	movs	r3, #1
 80099f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80099fa:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7f8 ff64 	bl	80028cc <HAL_RCC_OscConfig>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d000      	beq.n	8009a0c <LCD_MspInit+0x70>
  { 
    while(1);
 8009a0a:	e7fe      	b.n	8009a0a <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8009a0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009a10:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8009a12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8009a1a:	f107 0320 	add.w	r3, r7, #32
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f7f9 fd08 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009a24:	4b3c      	ldr	r3, [pc, #240]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a28:	4a3b      	ldr	r2, [pc, #236]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a2a:	f043 0301 	orr.w	r3, r3, #1
 8009a2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009a30:	4b39      	ldr	r3, [pc, #228]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a34:	f003 0301 	and.w	r3, r3, #1
 8009a38:	61bb      	str	r3, [r7, #24]
 8009a3a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009a3c:	4b36      	ldr	r3, [pc, #216]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a40:	4a35      	ldr	r2, [pc, #212]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a42:	f043 0302 	orr.w	r3, r3, #2
 8009a46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009a48:	4b33      	ldr	r3, [pc, #204]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a4c:	f003 0302 	and.w	r3, r3, #2
 8009a50:	617b      	str	r3, [r7, #20]
 8009a52:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009a54:	4b30      	ldr	r3, [pc, #192]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a58:	4a2f      	ldr	r2, [pc, #188]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a5a:	f043 0304 	orr.w	r3, r3, #4
 8009a5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009a60:	4b2d      	ldr	r3, [pc, #180]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a64:	f003 0304 	and.w	r3, r3, #4
 8009a68:	613b      	str	r3, [r7, #16]
 8009a6a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009a6c:	4b2a      	ldr	r3, [pc, #168]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a70:	4a29      	ldr	r2, [pc, #164]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a72:	f043 0308 	orr.w	r3, r3, #8
 8009a76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009a78:	4b27      	ldr	r3, [pc, #156]	; (8009b18 <LCD_MspInit+0x17c>)
 8009a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a7c:	f003 0308 	and.w	r3, r3, #8
 8009a80:	60fb      	str	r3, [r7, #12]
 8009a82:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8009a84:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8009a88:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8009a92:	2300      	movs	r3, #0
 8009a94:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8009a9e:	230b      	movs	r3, #11
 8009aa0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8009aa4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009aae:	f7f7 fdab 	bl	8001608 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8009ab2:	f24f 2333 	movw	r3, #62003	; 0xf233
 8009ab6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8009aba:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8009abe:	4619      	mov	r1, r3
 8009ac0:	4816      	ldr	r0, [pc, #88]	; (8009b1c <LCD_MspInit+0x180>)
 8009ac2:	f7f7 fda1 	bl	8001608 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8009ac6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8009aca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8009ace:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	4812      	ldr	r0, [pc, #72]	; (8009b20 <LCD_MspInit+0x184>)
 8009ad6:	f7f7 fd97 	bl	8001608 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8009ada:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8009ade:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8009ae2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	480e      	ldr	r0, [pc, #56]	; (8009b24 <LCD_MspInit+0x188>)
 8009aea:	f7f7 fd8d 	bl	8001608 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8009aee:	2002      	movs	r0, #2
 8009af0:	f7f7 f9d4 	bl	8000e9c <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8009af4:	4b08      	ldr	r3, [pc, #32]	; (8009b18 <LCD_MspInit+0x17c>)
 8009af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009af8:	4a07      	ldr	r2, [pc, #28]	; (8009b18 <LCD_MspInit+0x17c>)
 8009afa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009afe:	6593      	str	r3, [r2, #88]	; 0x58
 8009b00:	4b05      	ldr	r3, [pc, #20]	; (8009b18 <LCD_MspInit+0x17c>)
 8009b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b08:	60bb      	str	r3, [r7, #8]
 8009b0a:	68bb      	ldr	r3, [r7, #8]
}
 8009b0c:	bf00      	nop
 8009b0e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	40021000 	.word	0x40021000
 8009b1c:	48000400 	.word	0x48000400
 8009b20:	48000800 	.word	0x48000800
 8009b24:	48000c00 	.word	0x48000c00

08009b28 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b085      	sub	sp, #20
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	460b      	mov	r3, r1
 8009b32:	70fb      	strb	r3, [r7, #3]
 8009b34:	4613      	mov	r3, r2
 8009b36:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	737b      	strb	r3, [r7, #13]
 8009b40:	2300      	movs	r3, #0
 8009b42:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	781b      	ldrb	r3, [r3, #0]
 8009b48:	2b2f      	cmp	r3, #47	; 0x2f
 8009b4a:	d04d      	beq.n	8009be8 <Convert+0xc0>
 8009b4c:	2b2f      	cmp	r3, #47	; 0x2f
 8009b4e:	dc11      	bgt.n	8009b74 <Convert+0x4c>
 8009b50:	2b29      	cmp	r3, #41	; 0x29
 8009b52:	d02e      	beq.n	8009bb2 <Convert+0x8a>
 8009b54:	2b29      	cmp	r3, #41	; 0x29
 8009b56:	dc06      	bgt.n	8009b66 <Convert+0x3e>
 8009b58:	2b25      	cmp	r3, #37	; 0x25
 8009b5a:	d04c      	beq.n	8009bf6 <Convert+0xce>
 8009b5c:	2b28      	cmp	r3, #40	; 0x28
 8009b5e:	d025      	beq.n	8009bac <Convert+0x84>
 8009b60:	2b20      	cmp	r3, #32
 8009b62:	d01c      	beq.n	8009b9e <Convert+0x76>
 8009b64:	e057      	b.n	8009c16 <Convert+0xee>
 8009b66:	2b2b      	cmp	r3, #43	; 0x2b
 8009b68:	d03a      	beq.n	8009be0 <Convert+0xb8>
 8009b6a:	2b2b      	cmp	r3, #43	; 0x2b
 8009b6c:	db1a      	blt.n	8009ba4 <Convert+0x7c>
 8009b6e:	2b2d      	cmp	r3, #45	; 0x2d
 8009b70:	d032      	beq.n	8009bd8 <Convert+0xb0>
 8009b72:	e050      	b.n	8009c16 <Convert+0xee>
 8009b74:	2b6d      	cmp	r3, #109	; 0x6d
 8009b76:	d023      	beq.n	8009bc0 <Convert+0x98>
 8009b78:	2b6d      	cmp	r3, #109	; 0x6d
 8009b7a:	dc04      	bgt.n	8009b86 <Convert+0x5e>
 8009b7c:	2b39      	cmp	r3, #57	; 0x39
 8009b7e:	dd42      	ble.n	8009c06 <Convert+0xde>
 8009b80:	2b64      	cmp	r3, #100	; 0x64
 8009b82:	d019      	beq.n	8009bb8 <Convert+0x90>
 8009b84:	e047      	b.n	8009c16 <Convert+0xee>
 8009b86:	2bb0      	cmp	r3, #176	; 0xb0
 8009b88:	d031      	beq.n	8009bee <Convert+0xc6>
 8009b8a:	2bb0      	cmp	r3, #176	; 0xb0
 8009b8c:	dc02      	bgt.n	8009b94 <Convert+0x6c>
 8009b8e:	2b6e      	cmp	r3, #110	; 0x6e
 8009b90:	d01a      	beq.n	8009bc8 <Convert+0xa0>
 8009b92:	e040      	b.n	8009c16 <Convert+0xee>
 8009b94:	2bb5      	cmp	r3, #181	; 0xb5
 8009b96:	d01b      	beq.n	8009bd0 <Convert+0xa8>
 8009b98:	2bff      	cmp	r3, #255	; 0xff
 8009b9a:	d030      	beq.n	8009bfe <Convert+0xd6>
 8009b9c:	e03b      	b.n	8009c16 <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	81fb      	strh	r3, [r7, #14]
      break;
 8009ba2:	e057      	b.n	8009c54 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8009ba4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8009ba8:	81fb      	strh	r3, [r7, #14]
      break;
 8009baa:	e053      	b.n	8009c54 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8009bac:	2328      	movs	r3, #40	; 0x28
 8009bae:	81fb      	strh	r3, [r7, #14]
      break;
 8009bb0:	e050      	b.n	8009c54 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8009bb2:	2311      	movs	r3, #17
 8009bb4:	81fb      	strh	r3, [r7, #14]
      break;
 8009bb6:	e04d      	b.n	8009c54 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 8009bb8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8009bbc:	81fb      	strh	r3, [r7, #14]
      break;
 8009bbe:	e049      	b.n	8009c54 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8009bc0:	f24b 2310 	movw	r3, #45584	; 0xb210
 8009bc4:	81fb      	strh	r3, [r7, #14]
      break;
 8009bc6:	e045      	b.n	8009c54 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 8009bc8:	f242 2310 	movw	r3, #8720	; 0x2210
 8009bcc:	81fb      	strh	r3, [r7, #14]
      break;
 8009bce:	e041      	b.n	8009c54 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8009bd0:	f246 0384 	movw	r3, #24708	; 0x6084
 8009bd4:	81fb      	strh	r3, [r7, #14]
      break;
 8009bd6:	e03d      	b.n	8009c54 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8009bd8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8009bdc:	81fb      	strh	r3, [r7, #14]
      break;
 8009bde:	e039      	b.n	8009c54 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8009be0:	f24a 0314 	movw	r3, #40980	; 0xa014
 8009be4:	81fb      	strh	r3, [r7, #14]
      break;
 8009be6:	e035      	b.n	8009c54 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8009be8:	23c0      	movs	r3, #192	; 0xc0
 8009bea:	81fb      	strh	r3, [r7, #14]
      break;  
 8009bec:	e032      	b.n	8009c54 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8009bee:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8009bf2:	81fb      	strh	r3, [r7, #14]
      break;  
 8009bf4:	e02e      	b.n	8009c54 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8009bf6:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8009bfa:	81fb      	strh	r3, [r7, #14]
      break;
 8009bfc:	e02a      	b.n	8009c54 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8009bfe:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8009c02:	81fb      	strh	r3, [r7, #14]
      break ;
 8009c04:	e026      	b.n	8009c54 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	3b30      	subs	r3, #48	; 0x30
 8009c0c:	4a28      	ldr	r2, [pc, #160]	; (8009cb0 <Convert+0x188>)
 8009c0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c12:	81fb      	strh	r3, [r7, #14]
      break;
 8009c14:	e01e      	b.n	8009c54 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	2b5a      	cmp	r3, #90	; 0x5a
 8009c1c:	d80a      	bhi.n	8009c34 <Convert+0x10c>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	2b40      	cmp	r3, #64	; 0x40
 8009c24:	d906      	bls.n	8009c34 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	781b      	ldrb	r3, [r3, #0]
 8009c2a:	3b41      	subs	r3, #65	; 0x41
 8009c2c:	4a21      	ldr	r2, [pc, #132]	; (8009cb4 <Convert+0x18c>)
 8009c2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c32:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	781b      	ldrb	r3, [r3, #0]
 8009c38:	2b7a      	cmp	r3, #122	; 0x7a
 8009c3a:	d80a      	bhi.n	8009c52 <Convert+0x12a>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	2b60      	cmp	r3, #96	; 0x60
 8009c42:	d906      	bls.n	8009c52 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	3b61      	subs	r3, #97	; 0x61
 8009c4a:	4a1a      	ldr	r2, [pc, #104]	; (8009cb4 <Convert+0x18c>)
 8009c4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c50:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8009c52:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8009c54:	78fb      	ldrb	r3, [r7, #3]
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d103      	bne.n	8009c62 <Convert+0x13a>
  {
    ch |= 0x0002;
 8009c5a:	89fb      	ldrh	r3, [r7, #14]
 8009c5c:	f043 0302 	orr.w	r3, r3, #2
 8009c60:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8009c62:	78bb      	ldrb	r3, [r7, #2]
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d103      	bne.n	8009c70 <Convert+0x148>
  {
    ch |= 0x0020;
 8009c68:	89fb      	ldrh	r3, [r7, #14]
 8009c6a:	f043 0320 	orr.w	r3, r3, #32
 8009c6e:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8009c70:	230c      	movs	r3, #12
 8009c72:	737b      	strb	r3, [r7, #13]
 8009c74:	2300      	movs	r3, #0
 8009c76:	733b      	strb	r3, [r7, #12]
 8009c78:	e010      	b.n	8009c9c <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8009c7a:	89fa      	ldrh	r2, [r7, #14]
 8009c7c:	7b7b      	ldrb	r3, [r7, #13]
 8009c7e:	fa42 f303 	asr.w	r3, r2, r3
 8009c82:	461a      	mov	r2, r3
 8009c84:	7b3b      	ldrb	r3, [r7, #12]
 8009c86:	f002 020f 	and.w	r2, r2, #15
 8009c8a:	490b      	ldr	r1, [pc, #44]	; (8009cb8 <Convert+0x190>)
 8009c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8009c90:	7b7b      	ldrb	r3, [r7, #13]
 8009c92:	3b04      	subs	r3, #4
 8009c94:	737b      	strb	r3, [r7, #13]
 8009c96:	7b3b      	ldrb	r3, [r7, #12]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	733b      	strb	r3, [r7, #12]
 8009c9c:	7b3b      	ldrb	r3, [r7, #12]
 8009c9e:	2b03      	cmp	r3, #3
 8009ca0:	d9eb      	bls.n	8009c7a <Convert+0x152>
  }
}
 8009ca2:	bf00      	nop
 8009ca4:	3714      	adds	r7, #20
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop
 8009cb0:	0800dc3c 	.word	0x0800dc3c
 8009cb4:	0800dc08 	.word	0x0800dc08
 8009cb8:	200004f8 	.word	0x200004f8

08009cbc <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	4608      	mov	r0, r1
 8009cc6:	4611      	mov	r1, r2
 8009cc8:	461a      	mov	r2, r3
 8009cca:	4603      	mov	r3, r0
 8009ccc:	70fb      	strb	r3, [r7, #3]
 8009cce:	460b      	mov	r3, r1
 8009cd0:	70bb      	strb	r3, [r7, #2]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8009cda:	78ba      	ldrb	r2, [r7, #2]
 8009cdc:	78fb      	ldrb	r3, [r7, #3]
 8009cde:	4619      	mov	r1, r3
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f7ff ff21 	bl	8009b28 <Convert>

  switch (Position)
 8009ce6:	787b      	ldrb	r3, [r7, #1]
 8009ce8:	2b05      	cmp	r3, #5
 8009cea:	f200 835b 	bhi.w	800a3a4 <WriteChar+0x6e8>
 8009cee:	a201      	add	r2, pc, #4	; (adr r2, 8009cf4 <WriteChar+0x38>)
 8009cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cf4:	08009d0d 	.word	0x08009d0d
 8009cf8:	08009e07 	.word	0x08009e07
 8009cfc:	08009f21 	.word	0x08009f21
 8009d00:	0800a023 	.word	0x0800a023
 8009d04:	0800a151 	.word	0x0800a151
 8009d08:	0800a29b 	.word	0x0800a29b
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009d0c:	4b80      	ldr	r3, [pc, #512]	; (8009f10 <WriteChar+0x254>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	011b      	lsls	r3, r3, #4
 8009d12:	f003 0210 	and.w	r2, r3, #16
 8009d16:	4b7e      	ldr	r3, [pc, #504]	; (8009f10 <WriteChar+0x254>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	085b      	lsrs	r3, r3, #1
 8009d1c:	05db      	lsls	r3, r3, #23
 8009d1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d22:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8009d24:	4b7a      	ldr	r3, [pc, #488]	; (8009f10 <WriteChar+0x254>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	089b      	lsrs	r3, r3, #2
 8009d2a:	059b      	lsls	r3, r3, #22
 8009d2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d30:	431a      	orrs	r2, r3
 8009d32:	4b77      	ldr	r3, [pc, #476]	; (8009f10 <WriteChar+0x254>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	4a74      	ldr	r2, [pc, #464]	; (8009f14 <WriteChar+0x258>)
 8009d42:	2100      	movs	r1, #0
 8009d44:	4874      	ldr	r0, [pc, #464]	; (8009f18 <WriteChar+0x25c>)
 8009d46:	f7f8 fc51 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009d4a:	4b71      	ldr	r3, [pc, #452]	; (8009f10 <WriteChar+0x254>)
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	011b      	lsls	r3, r3, #4
 8009d50:	f003 0210 	and.w	r2, r3, #16
 8009d54:	4b6e      	ldr	r3, [pc, #440]	; (8009f10 <WriteChar+0x254>)
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	085b      	lsrs	r3, r3, #1
 8009d5a:	05db      	lsls	r3, r3, #23
 8009d5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d60:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8009d62:	4b6b      	ldr	r3, [pc, #428]	; (8009f10 <WriteChar+0x254>)
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	089b      	lsrs	r3, r3, #2
 8009d68:	059b      	lsls	r3, r3, #22
 8009d6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d6e:	431a      	orrs	r2, r3
 8009d70:	4b67      	ldr	r3, [pc, #412]	; (8009f10 <WriteChar+0x254>)
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	4a65      	ldr	r2, [pc, #404]	; (8009f14 <WriteChar+0x258>)
 8009d80:	2102      	movs	r1, #2
 8009d82:	4865      	ldr	r0, [pc, #404]	; (8009f18 <WriteChar+0x25c>)
 8009d84:	f7f8 fc32 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009d88:	4b61      	ldr	r3, [pc, #388]	; (8009f10 <WriteChar+0x254>)
 8009d8a:	689b      	ldr	r3, [r3, #8]
 8009d8c:	011b      	lsls	r3, r3, #4
 8009d8e:	f003 0210 	and.w	r2, r3, #16
 8009d92:	4b5f      	ldr	r3, [pc, #380]	; (8009f10 <WriteChar+0x254>)
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	085b      	lsrs	r3, r3, #1
 8009d98:	05db      	lsls	r3, r3, #23
 8009d9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d9e:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8009da0:	4b5b      	ldr	r3, [pc, #364]	; (8009f10 <WriteChar+0x254>)
 8009da2:	689b      	ldr	r3, [r3, #8]
 8009da4:	089b      	lsrs	r3, r3, #2
 8009da6:	059b      	lsls	r3, r3, #22
 8009da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009dac:	431a      	orrs	r2, r3
 8009dae:	4b58      	ldr	r3, [pc, #352]	; (8009f10 <WriteChar+0x254>)
 8009db0:	689b      	ldr	r3, [r3, #8]
 8009db2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009db6:	4313      	orrs	r3, r2
 8009db8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	4a55      	ldr	r2, [pc, #340]	; (8009f14 <WriteChar+0x258>)
 8009dbe:	2104      	movs	r1, #4
 8009dc0:	4855      	ldr	r0, [pc, #340]	; (8009f18 <WriteChar+0x25c>)
 8009dc2:	f7f8 fc13 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009dc6:	4b52      	ldr	r3, [pc, #328]	; (8009f10 <WriteChar+0x254>)
 8009dc8:	68db      	ldr	r3, [r3, #12]
 8009dca:	011b      	lsls	r3, r3, #4
 8009dcc:	f003 0210 	and.w	r2, r3, #16
 8009dd0:	4b4f      	ldr	r3, [pc, #316]	; (8009f10 <WriteChar+0x254>)
 8009dd2:	68db      	ldr	r3, [r3, #12]
 8009dd4:	085b      	lsrs	r3, r3, #1
 8009dd6:	05db      	lsls	r3, r3, #23
 8009dd8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ddc:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8009dde:	4b4c      	ldr	r3, [pc, #304]	; (8009f10 <WriteChar+0x254>)
 8009de0:	68db      	ldr	r3, [r3, #12]
 8009de2:	089b      	lsrs	r3, r3, #2
 8009de4:	059b      	lsls	r3, r3, #22
 8009de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009dea:	431a      	orrs	r2, r3
 8009dec:	4b48      	ldr	r3, [pc, #288]	; (8009f10 <WriteChar+0x254>)
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009df4:	4313      	orrs	r3, r2
 8009df6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	4a46      	ldr	r2, [pc, #280]	; (8009f14 <WriteChar+0x258>)
 8009dfc:	2106      	movs	r1, #6
 8009dfe:	4846      	ldr	r0, [pc, #280]	; (8009f18 <WriteChar+0x25c>)
 8009e00:	f7f8 fbf4 	bl	80025ec <HAL_LCD_Write>
      break;
 8009e04:	e2cf      	b.n	800a3a6 <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009e06:	4b42      	ldr	r3, [pc, #264]	; (8009f10 <WriteChar+0x254>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	019b      	lsls	r3, r3, #6
 8009e0c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8009e10:	4b3f      	ldr	r3, [pc, #252]	; (8009f10 <WriteChar+0x254>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	085b      	lsrs	r3, r3, #1
 8009e16:	035b      	lsls	r3, r3, #13
 8009e18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e1c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8009e1e:	4b3c      	ldr	r3, [pc, #240]	; (8009f10 <WriteChar+0x254>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	089b      	lsrs	r3, r3, #2
 8009e24:	031b      	lsls	r3, r3, #12
 8009e26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009e2a:	431a      	orrs	r2, r3
 8009e2c:	4b38      	ldr	r3, [pc, #224]	; (8009f10 <WriteChar+0x254>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	08db      	lsrs	r3, r3, #3
 8009e32:	015b      	lsls	r3, r3, #5
 8009e34:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	4a37      	ldr	r2, [pc, #220]	; (8009f1c <WriteChar+0x260>)
 8009e40:	2100      	movs	r1, #0
 8009e42:	4835      	ldr	r0, [pc, #212]	; (8009f18 <WriteChar+0x25c>)
 8009e44:	f7f8 fbd2 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009e48:	4b31      	ldr	r3, [pc, #196]	; (8009f10 <WriteChar+0x254>)
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	019b      	lsls	r3, r3, #6
 8009e4e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8009e52:	4b2f      	ldr	r3, [pc, #188]	; (8009f10 <WriteChar+0x254>)
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	085b      	lsrs	r3, r3, #1
 8009e58:	035b      	lsls	r3, r3, #13
 8009e5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e5e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8009e60:	4b2b      	ldr	r3, [pc, #172]	; (8009f10 <WriteChar+0x254>)
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	089b      	lsrs	r3, r3, #2
 8009e66:	031b      	lsls	r3, r3, #12
 8009e68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009e6c:	431a      	orrs	r2, r3
 8009e6e:	4b28      	ldr	r3, [pc, #160]	; (8009f10 <WriteChar+0x254>)
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	08db      	lsrs	r3, r3, #3
 8009e74:	015b      	lsls	r3, r3, #5
 8009e76:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	4a26      	ldr	r2, [pc, #152]	; (8009f1c <WriteChar+0x260>)
 8009e82:	2102      	movs	r1, #2
 8009e84:	4824      	ldr	r0, [pc, #144]	; (8009f18 <WriteChar+0x25c>)
 8009e86:	f7f8 fbb1 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009e8a:	4b21      	ldr	r3, [pc, #132]	; (8009f10 <WriteChar+0x254>)
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	019b      	lsls	r3, r3, #6
 8009e90:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8009e94:	4b1e      	ldr	r3, [pc, #120]	; (8009f10 <WriteChar+0x254>)
 8009e96:	689b      	ldr	r3, [r3, #8]
 8009e98:	085b      	lsrs	r3, r3, #1
 8009e9a:	035b      	lsls	r3, r3, #13
 8009e9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ea0:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8009ea2:	4b1b      	ldr	r3, [pc, #108]	; (8009f10 <WriteChar+0x254>)
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	089b      	lsrs	r3, r3, #2
 8009ea8:	031b      	lsls	r3, r3, #12
 8009eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009eae:	431a      	orrs	r2, r3
 8009eb0:	4b17      	ldr	r3, [pc, #92]	; (8009f10 <WriteChar+0x254>)
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	08db      	lsrs	r3, r3, #3
 8009eb6:	015b      	lsls	r3, r3, #5
 8009eb8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	4a16      	ldr	r2, [pc, #88]	; (8009f1c <WriteChar+0x260>)
 8009ec4:	2104      	movs	r1, #4
 8009ec6:	4814      	ldr	r0, [pc, #80]	; (8009f18 <WriteChar+0x25c>)
 8009ec8:	f7f8 fb90 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009ecc:	4b10      	ldr	r3, [pc, #64]	; (8009f10 <WriteChar+0x254>)
 8009ece:	68db      	ldr	r3, [r3, #12]
 8009ed0:	019b      	lsls	r3, r3, #6
 8009ed2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8009ed6:	4b0e      	ldr	r3, [pc, #56]	; (8009f10 <WriteChar+0x254>)
 8009ed8:	68db      	ldr	r3, [r3, #12]
 8009eda:	085b      	lsrs	r3, r3, #1
 8009edc:	035b      	lsls	r3, r3, #13
 8009ede:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ee2:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8009ee4:	4b0a      	ldr	r3, [pc, #40]	; (8009f10 <WriteChar+0x254>)
 8009ee6:	68db      	ldr	r3, [r3, #12]
 8009ee8:	089b      	lsrs	r3, r3, #2
 8009eea:	031b      	lsls	r3, r3, #12
 8009eec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ef0:	431a      	orrs	r2, r3
 8009ef2:	4b07      	ldr	r3, [pc, #28]	; (8009f10 <WriteChar+0x254>)
 8009ef4:	68db      	ldr	r3, [r3, #12]
 8009ef6:	08db      	lsrs	r3, r3, #3
 8009ef8:	015b      	lsls	r3, r3, #5
 8009efa:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009efe:	4313      	orrs	r3, r2
 8009f00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	4a05      	ldr	r2, [pc, #20]	; (8009f1c <WriteChar+0x260>)
 8009f06:	2106      	movs	r1, #6
 8009f08:	4803      	ldr	r0, [pc, #12]	; (8009f18 <WriteChar+0x25c>)
 8009f0a:	f7f8 fb6f 	bl	80025ec <HAL_LCD_Write>
      break;
 8009f0e:	e24a      	b.n	800a3a6 <WriteChar+0x6ea>
 8009f10:	200004f8 	.word	0x200004f8
 8009f14:	ff3fffe7 	.word	0xff3fffe7
 8009f18:	20000508 	.word	0x20000508
 8009f1c:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8009f20:	4b88      	ldr	r3, [pc, #544]	; (800a144 <WriteChar+0x488>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	03db      	lsls	r3, r3, #15
 8009f26:	b29a      	uxth	r2, r3
 8009f28:	4b86      	ldr	r3, [pc, #536]	; (800a144 <WriteChar+0x488>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	085b      	lsrs	r3, r3, #1
 8009f2e:	075b      	lsls	r3, r3, #29
 8009f30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009f34:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8009f36:	4b83      	ldr	r3, [pc, #524]	; (800a144 <WriteChar+0x488>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	089b      	lsrs	r3, r3, #2
 8009f3c:	071b      	lsls	r3, r3, #28
 8009f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f42:	431a      	orrs	r2, r3
 8009f44:	4b7f      	ldr	r3, [pc, #508]	; (800a144 <WriteChar+0x488>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	08db      	lsrs	r3, r3, #3
 8009f4a:	039b      	lsls	r3, r3, #14
 8009f4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8009f50:	4313      	orrs	r3, r2
 8009f52:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	4a7c      	ldr	r2, [pc, #496]	; (800a148 <WriteChar+0x48c>)
 8009f58:	2100      	movs	r1, #0
 8009f5a:	487c      	ldr	r0, [pc, #496]	; (800a14c <WriteChar+0x490>)
 8009f5c:	f7f8 fb46 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8009f60:	4b78      	ldr	r3, [pc, #480]	; (800a144 <WriteChar+0x488>)
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	03db      	lsls	r3, r3, #15
 8009f66:	b29a      	uxth	r2, r3
 8009f68:	4b76      	ldr	r3, [pc, #472]	; (800a144 <WriteChar+0x488>)
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	085b      	lsrs	r3, r3, #1
 8009f6e:	075b      	lsls	r3, r3, #29
 8009f70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009f74:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8009f76:	4b73      	ldr	r3, [pc, #460]	; (800a144 <WriteChar+0x488>)
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	089b      	lsrs	r3, r3, #2
 8009f7c:	071b      	lsls	r3, r3, #28
 8009f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f82:	431a      	orrs	r2, r3
 8009f84:	4b6f      	ldr	r3, [pc, #444]	; (800a144 <WriteChar+0x488>)
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	08db      	lsrs	r3, r3, #3
 8009f8a:	039b      	lsls	r3, r3, #14
 8009f8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8009f90:	4313      	orrs	r3, r2
 8009f92:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	4a6c      	ldr	r2, [pc, #432]	; (800a148 <WriteChar+0x48c>)
 8009f98:	2102      	movs	r1, #2
 8009f9a:	486c      	ldr	r0, [pc, #432]	; (800a14c <WriteChar+0x490>)
 8009f9c:	f7f8 fb26 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8009fa0:	4b68      	ldr	r3, [pc, #416]	; (800a144 <WriteChar+0x488>)
 8009fa2:	689b      	ldr	r3, [r3, #8]
 8009fa4:	03db      	lsls	r3, r3, #15
 8009fa6:	b29a      	uxth	r2, r3
 8009fa8:	4b66      	ldr	r3, [pc, #408]	; (800a144 <WriteChar+0x488>)
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	085b      	lsrs	r3, r3, #1
 8009fae:	075b      	lsls	r3, r3, #29
 8009fb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009fb4:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8009fb6:	4b63      	ldr	r3, [pc, #396]	; (800a144 <WriteChar+0x488>)
 8009fb8:	689b      	ldr	r3, [r3, #8]
 8009fba:	089b      	lsrs	r3, r3, #2
 8009fbc:	071b      	lsls	r3, r3, #28
 8009fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fc2:	431a      	orrs	r2, r3
 8009fc4:	4b5f      	ldr	r3, [pc, #380]	; (800a144 <WriteChar+0x488>)
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	08db      	lsrs	r3, r3, #3
 8009fca:	039b      	lsls	r3, r3, #14
 8009fcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	4a5c      	ldr	r2, [pc, #368]	; (800a148 <WriteChar+0x48c>)
 8009fd8:	2104      	movs	r1, #4
 8009fda:	485c      	ldr	r0, [pc, #368]	; (800a14c <WriteChar+0x490>)
 8009fdc:	f7f8 fb06 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8009fe0:	4b58      	ldr	r3, [pc, #352]	; (800a144 <WriteChar+0x488>)
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	03db      	lsls	r3, r3, #15
 8009fe6:	b29a      	uxth	r2, r3
 8009fe8:	4b56      	ldr	r3, [pc, #344]	; (800a144 <WriteChar+0x488>)
 8009fea:	68db      	ldr	r3, [r3, #12]
 8009fec:	085b      	lsrs	r3, r3, #1
 8009fee:	075b      	lsls	r3, r3, #29
 8009ff0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009ff4:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8009ff6:	4b53      	ldr	r3, [pc, #332]	; (800a144 <WriteChar+0x488>)
 8009ff8:	68db      	ldr	r3, [r3, #12]
 8009ffa:	089b      	lsrs	r3, r3, #2
 8009ffc:	071b      	lsls	r3, r3, #28
 8009ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a002:	431a      	orrs	r2, r3
 800a004:	4b4f      	ldr	r3, [pc, #316]	; (800a144 <WriteChar+0x488>)
 800a006:	68db      	ldr	r3, [r3, #12]
 800a008:	08db      	lsrs	r3, r3, #3
 800a00a:	039b      	lsls	r3, r3, #14
 800a00c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800a010:	4313      	orrs	r3, r2
 800a012:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	4a4c      	ldr	r2, [pc, #304]	; (800a148 <WriteChar+0x48c>)
 800a018:	2106      	movs	r1, #6
 800a01a:	484c      	ldr	r0, [pc, #304]	; (800a14c <WriteChar+0x490>)
 800a01c:	f7f8 fae6 	bl	80025ec <HAL_LCD_Write>
      break;
 800a020:	e1c1      	b.n	800a3a6 <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800a022:	4b48      	ldr	r3, [pc, #288]	; (800a144 <WriteChar+0x488>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	07da      	lsls	r2, r3, #31
 800a028:	4b46      	ldr	r3, [pc, #280]	; (800a144 <WriteChar+0x488>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	08db      	lsrs	r3, r3, #3
 800a02e:	079b      	lsls	r3, r3, #30
 800a030:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a034:	4313      	orrs	r3, r2
 800a036:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800a03e:	2100      	movs	r1, #0
 800a040:	4842      	ldr	r0, [pc, #264]	; (800a14c <WriteChar+0x490>)
 800a042:	f7f8 fad3 	bl	80025ec <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800a046:	4b3f      	ldr	r3, [pc, #252]	; (800a144 <WriteChar+0x488>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f003 0202 	and.w	r2, r3, #2
 800a04e:	4b3d      	ldr	r3, [pc, #244]	; (800a144 <WriteChar+0x488>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	089b      	lsrs	r3, r3, #2
 800a054:	f003 0301 	and.w	r3, r3, #1
 800a058:	4313      	orrs	r3, r2
 800a05a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f06f 0203 	mvn.w	r2, #3
 800a062:	2101      	movs	r1, #1
 800a064:	4839      	ldr	r0, [pc, #228]	; (800a14c <WriteChar+0x490>)
 800a066:	f7f8 fac1 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800a06a:	4b36      	ldr	r3, [pc, #216]	; (800a144 <WriteChar+0x488>)
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	07da      	lsls	r2, r3, #31
 800a070:	4b34      	ldr	r3, [pc, #208]	; (800a144 <WriteChar+0x488>)
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	08db      	lsrs	r3, r3, #3
 800a076:	079b      	lsls	r3, r3, #30
 800a078:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a07c:	4313      	orrs	r3, r2
 800a07e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800a086:	2102      	movs	r1, #2
 800a088:	4830      	ldr	r0, [pc, #192]	; (800a14c <WriteChar+0x490>)
 800a08a:	f7f8 faaf 	bl	80025ec <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800a08e:	4b2d      	ldr	r3, [pc, #180]	; (800a144 <WriteChar+0x488>)
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	f003 0202 	and.w	r2, r3, #2
 800a096:	4b2b      	ldr	r3, [pc, #172]	; (800a144 <WriteChar+0x488>)
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	089b      	lsrs	r3, r3, #2
 800a09c:	f003 0301 	and.w	r3, r3, #1
 800a0a0:	4313      	orrs	r3, r2
 800a0a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f06f 0203 	mvn.w	r2, #3
 800a0aa:	2103      	movs	r1, #3
 800a0ac:	4827      	ldr	r0, [pc, #156]	; (800a14c <WriteChar+0x490>)
 800a0ae:	f7f8 fa9d 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800a0b2:	4b24      	ldr	r3, [pc, #144]	; (800a144 <WriteChar+0x488>)
 800a0b4:	689b      	ldr	r3, [r3, #8]
 800a0b6:	07da      	lsls	r2, r3, #31
 800a0b8:	4b22      	ldr	r3, [pc, #136]	; (800a144 <WriteChar+0x488>)
 800a0ba:	689b      	ldr	r3, [r3, #8]
 800a0bc:	08db      	lsrs	r3, r3, #3
 800a0be:	079b      	lsls	r3, r3, #30
 800a0c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800a0ce:	2104      	movs	r1, #4
 800a0d0:	481e      	ldr	r0, [pc, #120]	; (800a14c <WriteChar+0x490>)
 800a0d2:	f7f8 fa8b 	bl	80025ec <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800a0d6:	4b1b      	ldr	r3, [pc, #108]	; (800a144 <WriteChar+0x488>)
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	f003 0202 	and.w	r2, r3, #2
 800a0de:	4b19      	ldr	r3, [pc, #100]	; (800a144 <WriteChar+0x488>)
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	089b      	lsrs	r3, r3, #2
 800a0e4:	f003 0301 	and.w	r3, r3, #1
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f06f 0203 	mvn.w	r2, #3
 800a0f2:	2105      	movs	r1, #5
 800a0f4:	4815      	ldr	r0, [pc, #84]	; (800a14c <WriteChar+0x490>)
 800a0f6:	f7f8 fa79 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800a0fa:	4b12      	ldr	r3, [pc, #72]	; (800a144 <WriteChar+0x488>)
 800a0fc:	68db      	ldr	r3, [r3, #12]
 800a0fe:	07da      	lsls	r2, r3, #31
 800a100:	4b10      	ldr	r3, [pc, #64]	; (800a144 <WriteChar+0x488>)
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	08db      	lsrs	r3, r3, #3
 800a106:	079b      	lsls	r3, r3, #30
 800a108:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a10c:	4313      	orrs	r3, r2
 800a10e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800a116:	2106      	movs	r1, #6
 800a118:	480c      	ldr	r0, [pc, #48]	; (800a14c <WriteChar+0x490>)
 800a11a:	f7f8 fa67 	bl	80025ec <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800a11e:	4b09      	ldr	r3, [pc, #36]	; (800a144 <WriteChar+0x488>)
 800a120:	68db      	ldr	r3, [r3, #12]
 800a122:	f003 0202 	and.w	r2, r3, #2
 800a126:	4b07      	ldr	r3, [pc, #28]	; (800a144 <WriteChar+0x488>)
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	089b      	lsrs	r3, r3, #2
 800a12c:	f003 0301 	and.w	r3, r3, #1
 800a130:	4313      	orrs	r3, r2
 800a132:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f06f 0203 	mvn.w	r2, #3
 800a13a:	2107      	movs	r1, #7
 800a13c:	4803      	ldr	r0, [pc, #12]	; (800a14c <WriteChar+0x490>)
 800a13e:	f7f8 fa55 	bl	80025ec <HAL_LCD_Write>
      break;
 800a142:	e130      	b.n	800a3a6 <WriteChar+0x6ea>
 800a144:	200004f8 	.word	0x200004f8
 800a148:	cfff3fff 	.word	0xcfff3fff
 800a14c:	20000508 	.word	0x20000508
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800a150:	4b97      	ldr	r3, [pc, #604]	; (800a3b0 <WriteChar+0x6f4>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	085b      	lsrs	r3, r3, #1
 800a156:	065b      	lsls	r3, r3, #25
 800a158:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800a15c:	4b94      	ldr	r3, [pc, #592]	; (800a3b0 <WriteChar+0x6f4>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	089b      	lsrs	r3, r3, #2
 800a162:	061b      	lsls	r3, r3, #24
 800a164:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a168:	4313      	orrs	r3, r2
 800a16a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800a172:	2100      	movs	r1, #0
 800a174:	488f      	ldr	r0, [pc, #572]	; (800a3b4 <WriteChar+0x6f8>)
 800a176:	f7f8 fa39 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800a17a:	4b8d      	ldr	r3, [pc, #564]	; (800a3b0 <WriteChar+0x6f4>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	00db      	lsls	r3, r3, #3
 800a180:	f003 0208 	and.w	r2, r3, #8
 800a184:	4b8a      	ldr	r3, [pc, #552]	; (800a3b0 <WriteChar+0x6f4>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	08db      	lsrs	r3, r3, #3
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	f003 0304 	and.w	r3, r3, #4
 800a190:	4313      	orrs	r3, r2
 800a192:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	f06f 020c 	mvn.w	r2, #12
 800a19a:	2101      	movs	r1, #1
 800a19c:	4885      	ldr	r0, [pc, #532]	; (800a3b4 <WriteChar+0x6f8>)
 800a19e:	f7f8 fa25 	bl	80025ec <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800a1a2:	4b83      	ldr	r3, [pc, #524]	; (800a3b0 <WriteChar+0x6f4>)
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	085b      	lsrs	r3, r3, #1
 800a1a8:	065b      	lsls	r3, r3, #25
 800a1aa:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800a1ae:	4b80      	ldr	r3, [pc, #512]	; (800a3b0 <WriteChar+0x6f4>)
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	089b      	lsrs	r3, r3, #2
 800a1b4:	061b      	lsls	r3, r3, #24
 800a1b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800a1c4:	2102      	movs	r1, #2
 800a1c6:	487b      	ldr	r0, [pc, #492]	; (800a3b4 <WriteChar+0x6f8>)
 800a1c8:	f7f8 fa10 	bl	80025ec <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800a1cc:	4b78      	ldr	r3, [pc, #480]	; (800a3b0 <WriteChar+0x6f4>)
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	00db      	lsls	r3, r3, #3
 800a1d2:	f003 0208 	and.w	r2, r3, #8
 800a1d6:	4b76      	ldr	r3, [pc, #472]	; (800a3b0 <WriteChar+0x6f4>)
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	08db      	lsrs	r3, r3, #3
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	f003 0304 	and.w	r3, r3, #4
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f06f 020c 	mvn.w	r2, #12
 800a1ec:	2103      	movs	r1, #3
 800a1ee:	4871      	ldr	r0, [pc, #452]	; (800a3b4 <WriteChar+0x6f8>)
 800a1f0:	f7f8 f9fc 	bl	80025ec <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800a1f4:	4b6e      	ldr	r3, [pc, #440]	; (800a3b0 <WriteChar+0x6f4>)
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	085b      	lsrs	r3, r3, #1
 800a1fa:	065b      	lsls	r3, r3, #25
 800a1fc:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800a200:	4b6b      	ldr	r3, [pc, #428]	; (800a3b0 <WriteChar+0x6f4>)
 800a202:	689b      	ldr	r3, [r3, #8]
 800a204:	089b      	lsrs	r3, r3, #2
 800a206:	061b      	lsls	r3, r3, #24
 800a208:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a20c:	4313      	orrs	r3, r2
 800a20e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800a216:	2104      	movs	r1, #4
 800a218:	4866      	ldr	r0, [pc, #408]	; (800a3b4 <WriteChar+0x6f8>)
 800a21a:	f7f8 f9e7 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800a21e:	4b64      	ldr	r3, [pc, #400]	; (800a3b0 <WriteChar+0x6f4>)
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	00db      	lsls	r3, r3, #3
 800a224:	f003 0208 	and.w	r2, r3, #8
 800a228:	4b61      	ldr	r3, [pc, #388]	; (800a3b0 <WriteChar+0x6f4>)
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	08db      	lsrs	r3, r3, #3
 800a22e:	009b      	lsls	r3, r3, #2
 800a230:	f003 0304 	and.w	r3, r3, #4
 800a234:	4313      	orrs	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f06f 020c 	mvn.w	r2, #12
 800a23e:	2105      	movs	r1, #5
 800a240:	485c      	ldr	r0, [pc, #368]	; (800a3b4 <WriteChar+0x6f8>)
 800a242:	f7f8 f9d3 	bl	80025ec <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800a246:	4b5a      	ldr	r3, [pc, #360]	; (800a3b0 <WriteChar+0x6f4>)
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	085b      	lsrs	r3, r3, #1
 800a24c:	065b      	lsls	r3, r3, #25
 800a24e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800a252:	4b57      	ldr	r3, [pc, #348]	; (800a3b0 <WriteChar+0x6f4>)
 800a254:	68db      	ldr	r3, [r3, #12]
 800a256:	089b      	lsrs	r3, r3, #2
 800a258:	061b      	lsls	r3, r3, #24
 800a25a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a25e:	4313      	orrs	r3, r2
 800a260:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800a268:	2106      	movs	r1, #6
 800a26a:	4852      	ldr	r0, [pc, #328]	; (800a3b4 <WriteChar+0x6f8>)
 800a26c:	f7f8 f9be 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800a270:	4b4f      	ldr	r3, [pc, #316]	; (800a3b0 <WriteChar+0x6f4>)
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	00db      	lsls	r3, r3, #3
 800a276:	f003 0208 	and.w	r2, r3, #8
 800a27a:	4b4d      	ldr	r3, [pc, #308]	; (800a3b0 <WriteChar+0x6f4>)
 800a27c:	68db      	ldr	r3, [r3, #12]
 800a27e:	08db      	lsrs	r3, r3, #3
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	f003 0304 	and.w	r3, r3, #4
 800a286:	4313      	orrs	r3, r2
 800a288:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f06f 020c 	mvn.w	r2, #12
 800a290:	2107      	movs	r1, #7
 800a292:	4848      	ldr	r0, [pc, #288]	; (800a3b4 <WriteChar+0x6f8>)
 800a294:	f7f8 f9aa 	bl	80025ec <HAL_LCD_Write>
      break;
 800a298:	e085      	b.n	800a3a6 <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a29a:	4b45      	ldr	r3, [pc, #276]	; (800a3b0 <WriteChar+0x6f4>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	045b      	lsls	r3, r3, #17
 800a2a0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800a2a4:	4b42      	ldr	r3, [pc, #264]	; (800a3b0 <WriteChar+0x6f4>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	085b      	lsrs	r3, r3, #1
 800a2aa:	021b      	lsls	r3, r3, #8
 800a2ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2b0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800a2b2:	4b3f      	ldr	r3, [pc, #252]	; (800a3b0 <WriteChar+0x6f4>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	089b      	lsrs	r3, r3, #2
 800a2b8:	025b      	lsls	r3, r3, #9
 800a2ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a2be:	431a      	orrs	r2, r3
 800a2c0:	4b3b      	ldr	r3, [pc, #236]	; (800a3b0 <WriteChar+0x6f4>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	08db      	lsrs	r3, r3, #3
 800a2c6:	069b      	lsls	r3, r3, #26
 800a2c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	4a39      	ldr	r2, [pc, #228]	; (800a3b8 <WriteChar+0x6fc>)
 800a2d4:	2100      	movs	r1, #0
 800a2d6:	4837      	ldr	r0, [pc, #220]	; (800a3b4 <WriteChar+0x6f8>)
 800a2d8:	f7f8 f988 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a2dc:	4b34      	ldr	r3, [pc, #208]	; (800a3b0 <WriteChar+0x6f4>)
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	045b      	lsls	r3, r3, #17
 800a2e2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800a2e6:	4b32      	ldr	r3, [pc, #200]	; (800a3b0 <WriteChar+0x6f4>)
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	085b      	lsrs	r3, r3, #1
 800a2ec:	021b      	lsls	r3, r3, #8
 800a2ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2f2:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800a2f4:	4b2e      	ldr	r3, [pc, #184]	; (800a3b0 <WriteChar+0x6f4>)
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	089b      	lsrs	r3, r3, #2
 800a2fa:	025b      	lsls	r3, r3, #9
 800a2fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a300:	431a      	orrs	r2, r3
 800a302:	4b2b      	ldr	r3, [pc, #172]	; (800a3b0 <WriteChar+0x6f4>)
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	08db      	lsrs	r3, r3, #3
 800a308:	069b      	lsls	r3, r3, #26
 800a30a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a30e:	4313      	orrs	r3, r2
 800a310:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	4a28      	ldr	r2, [pc, #160]	; (800a3b8 <WriteChar+0x6fc>)
 800a316:	2102      	movs	r1, #2
 800a318:	4826      	ldr	r0, [pc, #152]	; (800a3b4 <WriteChar+0x6f8>)
 800a31a:	f7f8 f967 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a31e:	4b24      	ldr	r3, [pc, #144]	; (800a3b0 <WriteChar+0x6f4>)
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	045b      	lsls	r3, r3, #17
 800a324:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800a328:	4b21      	ldr	r3, [pc, #132]	; (800a3b0 <WriteChar+0x6f4>)
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	085b      	lsrs	r3, r3, #1
 800a32e:	021b      	lsls	r3, r3, #8
 800a330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a334:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800a336:	4b1e      	ldr	r3, [pc, #120]	; (800a3b0 <WriteChar+0x6f4>)
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	089b      	lsrs	r3, r3, #2
 800a33c:	025b      	lsls	r3, r3, #9
 800a33e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a342:	431a      	orrs	r2, r3
 800a344:	4b1a      	ldr	r3, [pc, #104]	; (800a3b0 <WriteChar+0x6f4>)
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	08db      	lsrs	r3, r3, #3
 800a34a:	069b      	lsls	r3, r3, #26
 800a34c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a350:	4313      	orrs	r3, r2
 800a352:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	4a18      	ldr	r2, [pc, #96]	; (800a3b8 <WriteChar+0x6fc>)
 800a358:	2104      	movs	r1, #4
 800a35a:	4816      	ldr	r0, [pc, #88]	; (800a3b4 <WriteChar+0x6f8>)
 800a35c:	f7f8 f946 	bl	80025ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a360:	4b13      	ldr	r3, [pc, #76]	; (800a3b0 <WriteChar+0x6f4>)
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	045b      	lsls	r3, r3, #17
 800a366:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800a36a:	4b11      	ldr	r3, [pc, #68]	; (800a3b0 <WriteChar+0x6f4>)
 800a36c:	68db      	ldr	r3, [r3, #12]
 800a36e:	085b      	lsrs	r3, r3, #1
 800a370:	021b      	lsls	r3, r3, #8
 800a372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a376:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800a378:	4b0d      	ldr	r3, [pc, #52]	; (800a3b0 <WriteChar+0x6f4>)
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	089b      	lsrs	r3, r3, #2
 800a37e:	025b      	lsls	r3, r3, #9
 800a380:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a384:	431a      	orrs	r2, r3
 800a386:	4b0a      	ldr	r3, [pc, #40]	; (800a3b0 <WriteChar+0x6f4>)
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	08db      	lsrs	r3, r3, #3
 800a38c:	069b      	lsls	r3, r3, #26
 800a38e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800a392:	4313      	orrs	r3, r2
 800a394:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	4a07      	ldr	r2, [pc, #28]	; (800a3b8 <WriteChar+0x6fc>)
 800a39a:	2106      	movs	r1, #6
 800a39c:	4805      	ldr	r0, [pc, #20]	; (800a3b4 <WriteChar+0x6f8>)
 800a39e:	f7f8 f925 	bl	80025ec <HAL_LCD_Write>
      break;
 800a3a2:	e000      	b.n	800a3a6 <WriteChar+0x6ea>
    
     default:
      break;
 800a3a4:	bf00      	nop
  }
}
 800a3a6:	bf00      	nop
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	200004f8 	.word	0x200004f8
 800a3b4:	20000508 	.word	0x20000508
 800a3b8:	fbfdfcff 	.word	0xfbfdfcff

0800a3bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	b083      	sub	sp, #12
 800a3c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3c2:	4b0f      	ldr	r3, [pc, #60]	; (800a400 <HAL_MspInit+0x44>)
 800a3c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3c6:	4a0e      	ldr	r2, [pc, #56]	; (800a400 <HAL_MspInit+0x44>)
 800a3c8:	f043 0301 	orr.w	r3, r3, #1
 800a3cc:	6613      	str	r3, [r2, #96]	; 0x60
 800a3ce:	4b0c      	ldr	r3, [pc, #48]	; (800a400 <HAL_MspInit+0x44>)
 800a3d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3d2:	f003 0301 	and.w	r3, r3, #1
 800a3d6:	607b      	str	r3, [r7, #4]
 800a3d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a3da:	4b09      	ldr	r3, [pc, #36]	; (800a400 <HAL_MspInit+0x44>)
 800a3dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3de:	4a08      	ldr	r2, [pc, #32]	; (800a400 <HAL_MspInit+0x44>)
 800a3e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a3e4:	6593      	str	r3, [r2, #88]	; 0x58
 800a3e6:	4b06      	ldr	r3, [pc, #24]	; (800a400 <HAL_MspInit+0x44>)
 800a3e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a3ee:	603b      	str	r3, [r7, #0]
 800a3f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a3f2:	bf00      	nop
 800a3f4:	370c      	adds	r7, #12
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr
 800a3fe:	bf00      	nop
 800a400:	40021000 	.word	0x40021000

0800a404 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b08a      	sub	sp, #40	; 0x28
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a40c:	f107 0314 	add.w	r3, r7, #20
 800a410:	2200      	movs	r2, #0
 800a412:	601a      	str	r2, [r3, #0]
 800a414:	605a      	str	r2, [r3, #4]
 800a416:	609a      	str	r2, [r3, #8]
 800a418:	60da      	str	r2, [r3, #12]
 800a41a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a17      	ldr	r2, [pc, #92]	; (800a480 <HAL_I2C_MspInit+0x7c>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d127      	bne.n	800a476 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a426:	4b17      	ldr	r3, [pc, #92]	; (800a484 <HAL_I2C_MspInit+0x80>)
 800a428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a42a:	4a16      	ldr	r2, [pc, #88]	; (800a484 <HAL_I2C_MspInit+0x80>)
 800a42c:	f043 0302 	orr.w	r3, r3, #2
 800a430:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a432:	4b14      	ldr	r3, [pc, #80]	; (800a484 <HAL_I2C_MspInit+0x80>)
 800a434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a436:	f003 0302 	and.w	r3, r3, #2
 800a43a:	613b      	str	r3, [r7, #16]
 800a43c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a43e:	23c0      	movs	r3, #192	; 0xc0
 800a440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a442:	2312      	movs	r3, #18
 800a444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a446:	2301      	movs	r3, #1
 800a448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a44a:	2303      	movs	r3, #3
 800a44c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a44e:	2304      	movs	r3, #4
 800a450:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a452:	f107 0314 	add.w	r3, r7, #20
 800a456:	4619      	mov	r1, r3
 800a458:	480b      	ldr	r0, [pc, #44]	; (800a488 <HAL_I2C_MspInit+0x84>)
 800a45a:	f7f7 f8d5 	bl	8001608 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a45e:	4b09      	ldr	r3, [pc, #36]	; (800a484 <HAL_I2C_MspInit+0x80>)
 800a460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a462:	4a08      	ldr	r2, [pc, #32]	; (800a484 <HAL_I2C_MspInit+0x80>)
 800a464:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a468:	6593      	str	r3, [r2, #88]	; 0x58
 800a46a:	4b06      	ldr	r3, [pc, #24]	; (800a484 <HAL_I2C_MspInit+0x80>)
 800a46c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a46e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a472:	60fb      	str	r3, [r7, #12]
 800a474:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800a476:	bf00      	nop
 800a478:	3728      	adds	r7, #40	; 0x28
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	bf00      	nop
 800a480:	40005400 	.word	0x40005400
 800a484:	40021000 	.word	0x40021000
 800a488:	48000400 	.word	0x48000400

0800a48c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08a      	sub	sp, #40	; 0x28
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a494:	f107 0314 	add.w	r3, r7, #20
 800a498:	2200      	movs	r2, #0
 800a49a:	601a      	str	r2, [r3, #0]
 800a49c:	605a      	str	r2, [r3, #4]
 800a49e:	609a      	str	r2, [r3, #8]
 800a4a0:	60da      	str	r2, [r3, #12]
 800a4a2:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a26      	ldr	r2, [pc, #152]	; (800a544 <HAL_LCD_MspInit+0xb8>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d145      	bne.n	800a53a <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800a4ae:	4b26      	ldr	r3, [pc, #152]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4b2:	4a25      	ldr	r2, [pc, #148]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a4b8:	6593      	str	r3, [r2, #88]	; 0x58
 800a4ba:	4b23      	ldr	r3, [pc, #140]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a4c2:	613b      	str	r3, [r7, #16]
 800a4c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a4c6:	4b20      	ldr	r3, [pc, #128]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4ca:	4a1f      	ldr	r2, [pc, #124]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4cc:	f043 0304 	orr.w	r3, r3, #4
 800a4d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a4d2:	4b1d      	ldr	r3, [pc, #116]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4d6:	f003 0304 	and.w	r3, r3, #4
 800a4da:	60fb      	str	r3, [r7, #12]
 800a4dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4de:	4b1a      	ldr	r3, [pc, #104]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4e2:	4a19      	ldr	r2, [pc, #100]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4e4:	f043 0301 	orr.w	r3, r3, #1
 800a4e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a4ea:	4b17      	ldr	r3, [pc, #92]	; (800a548 <HAL_LCD_MspInit+0xbc>)
 800a4ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	60bb      	str	r3, [r7, #8]
 800a4f4:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a4f6:	2308      	movs	r3, #8
 800a4f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4fa:	2302      	movs	r3, #2
 800a4fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4fe:	2300      	movs	r3, #0
 800a500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a502:	2300      	movs	r3, #0
 800a504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800a506:	230b      	movs	r3, #11
 800a508:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a50a:	f107 0314 	add.w	r3, r7, #20
 800a50e:	4619      	mov	r1, r3
 800a510:	480e      	ldr	r0, [pc, #56]	; (800a54c <HAL_LCD_MspInit+0xc0>)
 800a512:	f7f7 f879 	bl	8001608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a516:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a51a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a51c:	2302      	movs	r3, #2
 800a51e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a520:	2300      	movs	r3, #0
 800a522:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a524:	2300      	movs	r3, #0
 800a526:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800a528:	230b      	movs	r3, #11
 800a52a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a52c:	f107 0314 	add.w	r3, r7, #20
 800a530:	4619      	mov	r1, r3
 800a532:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a536:	f7f7 f867 	bl	8001608 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 800a53a:	bf00      	nop
 800a53c:	3728      	adds	r7, #40	; 0x28
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop
 800a544:	40002400 	.word	0x40002400
 800a548:	40021000 	.word	0x40021000
 800a54c:	48000800 	.word	0x48000800

0800a550 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b08a      	sub	sp, #40	; 0x28
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a558:	f107 0314 	add.w	r3, r7, #20
 800a55c:	2200      	movs	r2, #0
 800a55e:	601a      	str	r2, [r3, #0]
 800a560:	605a      	str	r2, [r3, #4]
 800a562:	609a      	str	r2, [r3, #8]
 800a564:	60da      	str	r2, [r3, #12]
 800a566:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a17      	ldr	r2, [pc, #92]	; (800a5cc <HAL_SPI_MspInit+0x7c>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d128      	bne.n	800a5c4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a572:	4b17      	ldr	r3, [pc, #92]	; (800a5d0 <HAL_SPI_MspInit+0x80>)
 800a574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a576:	4a16      	ldr	r2, [pc, #88]	; (800a5d0 <HAL_SPI_MspInit+0x80>)
 800a578:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a57c:	6613      	str	r3, [r2, #96]	; 0x60
 800a57e:	4b14      	ldr	r3, [pc, #80]	; (800a5d0 <HAL_SPI_MspInit+0x80>)
 800a580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a582:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a586:	613b      	str	r3, [r7, #16]
 800a588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a58a:	4b11      	ldr	r3, [pc, #68]	; (800a5d0 <HAL_SPI_MspInit+0x80>)
 800a58c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a58e:	4a10      	ldr	r2, [pc, #64]	; (800a5d0 <HAL_SPI_MspInit+0x80>)
 800a590:	f043 0310 	orr.w	r3, r3, #16
 800a594:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a596:	4b0e      	ldr	r3, [pc, #56]	; (800a5d0 <HAL_SPI_MspInit+0x80>)
 800a598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a59a:	f003 0310 	and.w	r3, r3, #16
 800a59e:	60fb      	str	r3, [r7, #12]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800a5a2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800a5a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5a8:	2302      	movs	r3, #2
 800a5aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a5b0:	2303      	movs	r3, #3
 800a5b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a5b4:	2305      	movs	r3, #5
 800a5b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a5b8:	f107 0314 	add.w	r3, r7, #20
 800a5bc:	4619      	mov	r1, r3
 800a5be:	4805      	ldr	r0, [pc, #20]	; (800a5d4 <HAL_SPI_MspInit+0x84>)
 800a5c0:	f7f7 f822 	bl	8001608 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800a5c4:	bf00      	nop
 800a5c6:	3728      	adds	r7, #40	; 0x28
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}
 800a5cc:	40013000 	.word	0x40013000
 800a5d0:	40021000 	.word	0x40021000
 800a5d4:	48001000 	.word	0x48001000

0800a5d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a0d      	ldr	r2, [pc, #52]	; (800a61c <HAL_TIM_Base_MspInit+0x44>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d113      	bne.n	800a612 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800a5ea:	4b0d      	ldr	r3, [pc, #52]	; (800a620 <HAL_TIM_Base_MspInit+0x48>)
 800a5ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5ee:	4a0c      	ldr	r2, [pc, #48]	; (800a620 <HAL_TIM_Base_MspInit+0x48>)
 800a5f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a5f4:	6613      	str	r3, [r2, #96]	; 0x60
 800a5f6:	4b0a      	ldr	r3, [pc, #40]	; (800a620 <HAL_TIM_Base_MspInit+0x48>)
 800a5f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5fe:	60fb      	str	r3, [r7, #12]
 800a600:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800a602:	2200      	movs	r2, #0
 800a604:	2100      	movs	r1, #0
 800a606:	2019      	movs	r0, #25
 800a608:	f7f6 fd45 	bl	8001096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800a60c:	2019      	movs	r0, #25
 800a60e:	f7f6 fd5e 	bl	80010ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800a612:	bf00      	nop
 800a614:	3710      	adds	r7, #16
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	40014400 	.word	0x40014400
 800a620:	40021000 	.word	0x40021000

0800a624 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b08c      	sub	sp, #48	; 0x30
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a62c:	f107 031c 	add.w	r3, r7, #28
 800a630:	2200      	movs	r2, #0
 800a632:	601a      	str	r2, [r3, #0]
 800a634:	605a      	str	r2, [r3, #4]
 800a636:	609a      	str	r2, [r3, #8]
 800a638:	60da      	str	r2, [r3, #12]
 800a63a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a59      	ldr	r2, [pc, #356]	; (800a7a8 <HAL_UART_MspInit+0x184>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d15a      	bne.n	800a6fc <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800a646:	4b59      	ldr	r3, [pc, #356]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a64a:	4a58      	ldr	r2, [pc, #352]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a64c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a650:	6593      	str	r3, [r2, #88]	; 0x58
 800a652:	4b56      	ldr	r3, [pc, #344]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a656:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a65a:	61bb      	str	r3, [r7, #24]
 800a65c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a65e:	4b53      	ldr	r3, [pc, #332]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a662:	4a52      	ldr	r2, [pc, #328]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a664:	f043 0301 	orr.w	r3, r3, #1
 800a668:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a66a:	4b50      	ldr	r3, [pc, #320]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a66c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a66e:	f003 0301 	and.w	r3, r3, #1
 800a672:	617b      	str	r3, [r7, #20]
 800a674:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a676:	2303      	movs	r3, #3
 800a678:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a67a:	2302      	movs	r3, #2
 800a67c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a67e:	2300      	movs	r3, #0
 800a680:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a682:	2303      	movs	r3, #3
 800a684:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800a686:	2308      	movs	r3, #8
 800a688:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a68a:	f107 031c 	add.w	r3, r7, #28
 800a68e:	4619      	mov	r1, r3
 800a690:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a694:	f7f6 ffb8 	bl	8001608 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800a698:	4b45      	ldr	r3, [pc, #276]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a69a:	4a46      	ldr	r2, [pc, #280]	; (800a7b4 <HAL_UART_MspInit+0x190>)
 800a69c:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800a69e:	4b44      	ldr	r3, [pc, #272]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6a0:	2202      	movs	r2, #2
 800a6a2:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a6a4:	4b42      	ldr	r3, [pc, #264]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a6aa:	4b41      	ldr	r3, [pc, #260]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a6b0:	4b3f      	ldr	r3, [pc, #252]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6b2:	2280      	movs	r2, #128	; 0x80
 800a6b4:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a6b6:	4b3e      	ldr	r3, [pc, #248]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a6bc:	4b3c      	ldr	r3, [pc, #240]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6be:	2200      	movs	r2, #0
 800a6c0:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800a6c2:	4b3b      	ldr	r3, [pc, #236]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800a6c8:	4b39      	ldr	r3, [pc, #228]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800a6ce:	4838      	ldr	r0, [pc, #224]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6d0:	f7f6 fd18 	bl	8001104 <HAL_DMA_Init>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d001      	beq.n	800a6de <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 800a6da:	f7fe fbdb 	bl	8008e94 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	4a33      	ldr	r2, [pc, #204]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6e2:	66da      	str	r2, [r3, #108]	; 0x6c
 800a6e4:	4a32      	ldr	r2, [pc, #200]	; (800a7b0 <HAL_UART_MspInit+0x18c>)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	2100      	movs	r1, #0
 800a6ee:	2034      	movs	r0, #52	; 0x34
 800a6f0:	f7f6 fcd1 	bl	8001096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800a6f4:	2034      	movs	r0, #52	; 0x34
 800a6f6:	f7f6 fcea 	bl	80010ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800a6fa:	e051      	b.n	800a7a0 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART2)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	4a2d      	ldr	r2, [pc, #180]	; (800a7b8 <HAL_UART_MspInit+0x194>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d14c      	bne.n	800a7a0 <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800a706:	4b29      	ldr	r3, [pc, #164]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a70a:	4a28      	ldr	r2, [pc, #160]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a70c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a710:	6593      	str	r3, [r2, #88]	; 0x58
 800a712:	4b26      	ldr	r3, [pc, #152]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a71a:	613b      	str	r3, [r7, #16]
 800a71c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a71e:	4b23      	ldr	r3, [pc, #140]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a722:	4a22      	ldr	r2, [pc, #136]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a724:	f043 0301 	orr.w	r3, r3, #1
 800a728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a72a:	4b20      	ldr	r3, [pc, #128]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a72c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a72e:	f003 0301 	and.w	r3, r3, #1
 800a732:	60fb      	str	r3, [r7, #12]
 800a734:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a736:	4b1d      	ldr	r3, [pc, #116]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a73a:	4a1c      	ldr	r2, [pc, #112]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a73c:	f043 0308 	orr.w	r3, r3, #8
 800a740:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a742:	4b1a      	ldr	r3, [pc, #104]	; (800a7ac <HAL_UART_MspInit+0x188>)
 800a744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a746:	f003 0308 	and.w	r3, r3, #8
 800a74a:	60bb      	str	r3, [r7, #8]
 800a74c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a74e:	2308      	movs	r3, #8
 800a750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a752:	2302      	movs	r3, #2
 800a754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a756:	2300      	movs	r3, #0
 800a758:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a75a:	2303      	movs	r3, #3
 800a75c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a75e:	2307      	movs	r3, #7
 800a760:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a762:	f107 031c 	add.w	r3, r7, #28
 800a766:	4619      	mov	r1, r3
 800a768:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a76c:	f7f6 ff4c 	bl	8001608 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800a770:	2320      	movs	r3, #32
 800a772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a774:	2302      	movs	r3, #2
 800a776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a778:	2300      	movs	r3, #0
 800a77a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a77c:	2303      	movs	r3, #3
 800a77e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a780:	2307      	movs	r3, #7
 800a782:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a784:	f107 031c 	add.w	r3, r7, #28
 800a788:	4619      	mov	r1, r3
 800a78a:	480c      	ldr	r0, [pc, #48]	; (800a7bc <HAL_UART_MspInit+0x198>)
 800a78c:	f7f6 ff3c 	bl	8001608 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a790:	2200      	movs	r2, #0
 800a792:	2100      	movs	r1, #0
 800a794:	2026      	movs	r0, #38	; 0x26
 800a796:	f7f6 fc7e 	bl	8001096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a79a:	2026      	movs	r0, #38	; 0x26
 800a79c:	f7f6 fc97 	bl	80010ce <HAL_NVIC_EnableIRQ>
}
 800a7a0:	bf00      	nop
 800a7a2:	3730      	adds	r7, #48	; 0x30
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	40004c00 	.word	0x40004c00
 800a7ac:	40021000 	.word	0x40021000
 800a7b0:	20000264 	.word	0x20000264
 800a7b4:	40020458 	.word	0x40020458
 800a7b8:	40004400 	.word	0x40004400
 800a7bc:	48000c00 	.word	0x48000c00

0800a7c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a7c4:	bf00      	nop
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr

0800a7ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a7ce:	b480      	push	{r7}
 800a7d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a7d2:	e7fe      	b.n	800a7d2 <HardFault_Handler+0x4>

0800a7d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a7d8:	e7fe      	b.n	800a7d8 <MemManage_Handler+0x4>

0800a7da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a7da:	b480      	push	{r7}
 800a7dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a7de:	e7fe      	b.n	800a7de <BusFault_Handler+0x4>

0800a7e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a7e4:	e7fe      	b.n	800a7e4 <UsageFault_Handler+0x4>

0800a7e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a7e6:	b480      	push	{r7}
 800a7e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a7ea:	bf00      	nop
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a7f8:	bf00      	nop
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr

0800a802 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a802:	b480      	push	{r7}
 800a804:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a806:	bf00      	nop
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a814:	f7f6 fb24 	bl	8000e60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a818:	bf00      	nop
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800a820:	4802      	ldr	r0, [pc, #8]	; (800a82c <TIM1_UP_TIM16_IRQHandler+0x10>)
 800a822:	f7fa f9ad 	bl	8004b80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800a826:	bf00      	nop
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	200004a0 	.word	0x200004a0

0800a830 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800a834:	4802      	ldr	r0, [pc, #8]	; (800a840 <USART2_IRQHandler+0x10>)
 800a836:	f7fa fee3 	bl	8005600 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800a83a:	bf00      	nop
 800a83c:	bd80      	pop	{r7, pc}
 800a83e:	bf00      	nop
 800a840:	20000420 	.word	0x20000420

0800a844 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800a848:	4827      	ldr	r0, [pc, #156]	; (800a8e8 <UART4_IRQHandler+0xa4>)
 800a84a:	f7fa fed9 	bl	8005600 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  // If this is an IDLE interrupt
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 800a84e:	4b26      	ldr	r3, [pc, #152]	; (800a8e8 <UART4_IRQHandler+0xa4>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	69db      	ldr	r3, [r3, #28]
 800a854:	f003 0310 	and.w	r3, r3, #16
 800a858:	2b10      	cmp	r3, #16
 800a85a:	d143      	bne.n	800a8e4 <UART4_IRQHandler+0xa0>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 800a85c:	4b22      	ldr	r3, [pc, #136]	; (800a8e8 <UART4_IRQHandler+0xa4>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	2210      	movs	r2, #16
 800a862:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 800a864:	4820      	ldr	r0, [pc, #128]	; (800a8e8 <UART4_IRQHandler+0xa4>)
 800a866:	f7fa fe5f 	bl	8005528 <HAL_UART_DMAStop>

    // determine current state and state to transition to
    // in message transmission process
  	if (wait_for_send_ok == 1) {
 800a86a:	4b20      	ldr	r3, [pc, #128]	; (800a8ec <UART4_IRQHandler+0xa8>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d11a      	bne.n	800a8a8 <UART4_IRQHandler+0x64>
  		if (strstr(esp_recv_buf, ">") == NULL) { // have not gotten permission to send
 800a872:	213e      	movs	r1, #62	; 0x3e
 800a874:	481e      	ldr	r0, [pc, #120]	; (800a8f0 <UART4_IRQHandler+0xac>)
 800a876:	f001 fb1b 	bl	800beb0 <strchr>
 800a87a:	4603      	mov	r3, r0
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d10c      	bne.n	800a89a <UART4_IRQHandler+0x56>
			  HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800a880:	4b1c      	ldr	r3, [pc, #112]	; (800a8f4 <UART4_IRQHandler+0xb0>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a888:	4919      	ldr	r1, [pc, #100]	; (800a8f0 <UART4_IRQHandler+0xac>)
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7fa fdc8 	bl	8005420 <HAL_UART_Receive_DMA>
			  printf("Not good to send: %s\r\n", esp_recv_buf);
 800a890:	4917      	ldr	r1, [pc, #92]	; (800a8f0 <UART4_IRQHandler+0xac>)
 800a892:	4819      	ldr	r0, [pc, #100]	; (800a8f8 <UART4_IRQHandler+0xb4>)
 800a894:	f001 fa5e 	bl	800bd54 <iprintf>
			  return;
 800a898:	e024      	b.n	800a8e4 <UART4_IRQHandler+0xa0>
      } else {
        wait_for_send_ok = 0;
 800a89a:	4b14      	ldr	r3, [pc, #80]	; (800a8ec <UART4_IRQHandler+0xa8>)
 800a89c:	2200      	movs	r2, #0
 800a89e:	601a      	str	r2, [r3, #0]
        good_for_send = 1;
 800a8a0:	4b16      	ldr	r3, [pc, #88]	; (800a8fc <UART4_IRQHandler+0xb8>)
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	601a      	str	r2, [r3, #0]
 800a8a6:	e01d      	b.n	800a8e4 <UART4_IRQHandler+0xa0>
      }
  	} else if (wait_for_message_response == 1) {
 800a8a8:	4b15      	ldr	r3, [pc, #84]	; (800a900 <UART4_IRQHandler+0xbc>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	d119      	bne.n	800a8e4 <UART4_IRQHandler+0xa0>
  		if (strstr(esp_recv_buf, "HTTP") == NULL) { // have not gotten actual server response
 800a8b0:	4914      	ldr	r1, [pc, #80]	; (800a904 <UART4_IRQHandler+0xc0>)
 800a8b2:	480f      	ldr	r0, [pc, #60]	; (800a8f0 <UART4_IRQHandler+0xac>)
 800a8b4:	f001 fb2f 	bl	800bf16 <strstr>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d10c      	bne.n	800a8d8 <UART4_IRQHandler+0x94>
        HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800a8be:	4b0d      	ldr	r3, [pc, #52]	; (800a8f4 <UART4_IRQHandler+0xb0>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a8c6:	490a      	ldr	r1, [pc, #40]	; (800a8f0 <UART4_IRQHandler+0xac>)
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7fa fda9 	bl	8005420 <HAL_UART_Receive_DMA>
        printf("Not real response: %s\r\n", esp_recv_buf);
 800a8ce:	4908      	ldr	r1, [pc, #32]	; (800a8f0 <UART4_IRQHandler+0xac>)
 800a8d0:	480d      	ldr	r0, [pc, #52]	; (800a908 <UART4_IRQHandler+0xc4>)
 800a8d2:	f001 fa3f 	bl	800bd54 <iprintf>
        return;
 800a8d6:	e005      	b.n	800a8e4 <UART4_IRQHandler+0xa0>
      } else {
        wait_for_message_response = 0;
 800a8d8:	4b09      	ldr	r3, [pc, #36]	; (800a900 <UART4_IRQHandler+0xbc>)
 800a8da:	2200      	movs	r2, #0
 800a8dc:	601a      	str	r2, [r3, #0]
        message_pending_handling = 1;
 800a8de:	4b0b      	ldr	r3, [pc, #44]	; (800a90c <UART4_IRQHandler+0xc8>)
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	601a      	str	r2, [r3, #0]
      }
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 800a8e4:	bd80      	pop	{r7, pc}
 800a8e6:	bf00      	nop
 800a8e8:	2000033c 	.word	0x2000033c
 800a8ec:	20000d20 	.word	0x20000d20
 800a8f0:	2000054c 	.word	0x2000054c
 800a8f4:	20000d24 	.word	0x20000d24
 800a8f8:	0800d3d4 	.word	0x0800d3d4
 800a8fc:	20000d2c 	.word	0x20000d2c
 800a900:	20000544 	.word	0x20000544
 800a904:	0800d3ec 	.word	0x0800d3ec
 800a908:	0800d3f4 	.word	0x0800d3f4
 800a90c:	20000548 	.word	0x20000548

0800a910 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800a914:	4802      	ldr	r0, [pc, #8]	; (800a920 <DMA2_Channel5_IRQHandler+0x10>)
 800a916:	f7f6 fd8c 	bl	8001432 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800a91a:	bf00      	nop
 800a91c:	bd80      	pop	{r7, pc}
 800a91e:	bf00      	nop
 800a920:	20000264 	.word	0x20000264

0800a924 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800a92c:	4b11      	ldr	r3, [pc, #68]	; (800a974 <_sbrk+0x50>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d102      	bne.n	800a93a <_sbrk+0x16>
		heap_end = &end;
 800a934:	4b0f      	ldr	r3, [pc, #60]	; (800a974 <_sbrk+0x50>)
 800a936:	4a10      	ldr	r2, [pc, #64]	; (800a978 <_sbrk+0x54>)
 800a938:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800a93a:	4b0e      	ldr	r3, [pc, #56]	; (800a974 <_sbrk+0x50>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800a940:	4b0c      	ldr	r3, [pc, #48]	; (800a974 <_sbrk+0x50>)
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	4413      	add	r3, r2
 800a948:	466a      	mov	r2, sp
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d907      	bls.n	800a95e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800a94e:	f001 f909 	bl	800bb64 <__errno>
 800a952:	4602      	mov	r2, r0
 800a954:	230c      	movs	r3, #12
 800a956:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800a958:	f04f 33ff 	mov.w	r3, #4294967295
 800a95c:	e006      	b.n	800a96c <_sbrk+0x48>
	}

	heap_end += incr;
 800a95e:	4b05      	ldr	r3, [pc, #20]	; (800a974 <_sbrk+0x50>)
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	4413      	add	r3, r2
 800a966:	4a03      	ldr	r2, [pc, #12]	; (800a974 <_sbrk+0x50>)
 800a968:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800a96a:	68fb      	ldr	r3, [r7, #12]
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3710      	adds	r7, #16
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}
 800a974:	20000254 	.word	0x20000254
 800a978:	20000d40 	.word	0x20000d40

0800a97c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800a97c:	b480      	push	{r7}
 800a97e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a980:	4b17      	ldr	r3, [pc, #92]	; (800a9e0 <SystemInit+0x64>)
 800a982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a986:	4a16      	ldr	r2, [pc, #88]	; (800a9e0 <SystemInit+0x64>)
 800a988:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a98c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800a990:	4b14      	ldr	r3, [pc, #80]	; (800a9e4 <SystemInit+0x68>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a13      	ldr	r2, [pc, #76]	; (800a9e4 <SystemInit+0x68>)
 800a996:	f043 0301 	orr.w	r3, r3, #1
 800a99a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800a99c:	4b11      	ldr	r3, [pc, #68]	; (800a9e4 <SystemInit+0x68>)
 800a99e:	2200      	movs	r2, #0
 800a9a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800a9a2:	4b10      	ldr	r3, [pc, #64]	; (800a9e4 <SystemInit+0x68>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a0f      	ldr	r2, [pc, #60]	; (800a9e4 <SystemInit+0x68>)
 800a9a8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800a9ac:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800a9b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800a9b2:	4b0c      	ldr	r3, [pc, #48]	; (800a9e4 <SystemInit+0x68>)
 800a9b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a9b8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a9ba:	4b0a      	ldr	r3, [pc, #40]	; (800a9e4 <SystemInit+0x68>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	4a09      	ldr	r2, [pc, #36]	; (800a9e4 <SystemInit+0x68>)
 800a9c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a9c4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800a9c6:	4b07      	ldr	r3, [pc, #28]	; (800a9e4 <SystemInit+0x68>)
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a9cc:	4b04      	ldr	r3, [pc, #16]	; (800a9e0 <SystemInit+0x64>)
 800a9ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a9d2:	609a      	str	r2, [r3, #8]
#endif
}
 800a9d4:	bf00      	nop
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9dc:	4770      	bx	lr
 800a9de:	bf00      	nop
 800a9e0:	e000ed00 	.word	0xe000ed00
 800a9e4:	40021000 	.word	0x40021000

0800a9e8 <count_digits>:
// functions for common tasks or debugging

#include "utility.h"

// count the number of digits in a number
int count_digits(int n) {
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
	int digits = 0;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 800a9f4:	e00a      	b.n	800aa0c <count_digits+0x24>
		n /= 10;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	4a09      	ldr	r2, [pc, #36]	; (800aa20 <count_digits+0x38>)
 800a9fa:	fb82 1203 	smull	r1, r2, r2, r3
 800a9fe:	1092      	asrs	r2, r2, #2
 800aa00:	17db      	asrs	r3, r3, #31
 800aa02:	1ad3      	subs	r3, r2, r3
 800aa04:	607b      	str	r3, [r7, #4]
		++digits;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	3301      	adds	r3, #1
 800aa0a:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d1f1      	bne.n	800a9f6 <count_digits+0xe>
	}
	return digits;
 800aa12:	68fb      	ldr	r3, [r7, #12]
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3714      	adds	r7, #20
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr
 800aa20:	66666667 	.word	0x66666667

0800aa24 <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 800aa24:	b480      	push	{r7}
 800aa26:	b087      	sub	sp, #28
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 800aa30:	2300      	movs	r3, #0
 800aa32:	617b      	str	r3, [r7, #20]
 800aa34:	e00a      	b.n	800aa4c <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	68fa      	ldr	r2, [r7, #12]
 800aa3a:	441a      	add	r2, r3
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	68b9      	ldr	r1, [r7, #8]
 800aa40:	440b      	add	r3, r1
 800aa42:	7812      	ldrb	r2, [r2, #0]
 800aa44:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	3301      	adds	r3, #1
 800aa4a:	617b      	str	r3, [r7, #20]
 800aa4c:	697a      	ldr	r2, [r7, #20]
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	429a      	cmp	r2, r3
 800aa52:	dbf0      	blt.n	800aa36 <str_to_uint+0x12>
	}
}
 800aa54:	bf00      	nop
 800aa56:	371c      	adds	r7, #28
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <fake_temp>:

// fake test function for getting user temperature
int fake_temp() {
 800aa60:	b480      	push	{r7}
 800aa62:	af00      	add	r7, sp, #0
	return 98;
 800aa64:	2362      	movs	r3, #98	; 0x62
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr

0800aa70 <esp8266_init>:
				   1 to use QR codes to set up
				   2 to use Nate's default testing hotspot
			fast = 0 to do full set up
				   1 to skip reset, mode set, and number of connections (useful for repeated testing as ESP remembers)
*/
bool esp8266_init(UART_HandleTypeDef* huart, SPI_HandleTypeDef* display, int wifi, int fast) {
 800aa70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa72:	b0db      	sub	sp, #364	; 0x16c
 800aa74:	af04      	add	r7, sp, #16
 800aa76:	f107 040c 	add.w	r4, r7, #12
 800aa7a:	6020      	str	r0, [r4, #0]
 800aa7c:	f107 0008 	add.w	r0, r7, #8
 800aa80:	6001      	str	r1, [r0, #0]
 800aa82:	1d39      	adds	r1, r7, #4
 800aa84:	600a      	str	r2, [r1, #0]
 800aa86:	463a      	mov	r2, r7
 800aa88:	6013      	str	r3, [r2, #0]
	esp_huart = huart;
 800aa8a:	4a9e      	ldr	r2, [pc, #632]	; (800ad04 <esp8266_init+0x294>)
 800aa8c:	f107 030c 	add.w	r3, r7, #12
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	6013      	str	r3, [r2, #0]
	display_handle = display;
 800aa94:	4a9c      	ldr	r2, [pc, #624]	; (800ad08 <esp8266_init+0x298>)
 800aa96:	f107 0308 	add.w	r3, r7, #8
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	6013      	str	r3, [r2, #0]
	wait_for_send_ok = 0;
 800aa9e:	4b9b      	ldr	r3, [pc, #620]	; (800ad0c <esp8266_init+0x29c>)
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 0;
 800aaa4:	4b9a      	ldr	r3, [pc, #616]	; (800ad10 <esp8266_init+0x2a0>)
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	601a      	str	r2, [r3, #0]
	good_for_send = 0;
 800aaaa:	4b9a      	ldr	r3, [pc, #616]	; (800ad14 <esp8266_init+0x2a4>)
 800aaac:	2200      	movs	r2, #0
 800aaae:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 800aab0:	4b99      	ldr	r3, [pc, #612]	; (800ad18 <esp8266_init+0x2a8>)
 800aab2:	2201      	movs	r2, #1
 800aab4:	601a      	str	r2, [r3, #0]
	message_pending_handling = 0;
 800aab6:	4b99      	ldr	r3, [pc, #612]	; (800ad1c <esp8266_init+0x2ac>)
 800aab8:	2200      	movs	r2, #0
 800aaba:	601a      	str	r2, [r3, #0]
	message_queue_head = NULL;
 800aabc:	4b98      	ldr	r3, [pc, #608]	; (800ad20 <esp8266_init+0x2b0>)
 800aabe:	2200      	movs	r2, #0
 800aac0:	601a      	str	r2, [r3, #0]
	queue_length = 0;
 800aac2:	4b98      	ldr	r3, [pc, #608]	; (800ad24 <esp8266_init+0x2b4>)
 800aac4:	2200      	movs	r2, #0
 800aac6:	601a      	str	r2, [r3, #0]
	store_capacity = 0;
 800aac8:	4b97      	ldr	r3, [pc, #604]	; (800ad28 <esp8266_init+0x2b8>)
 800aaca:	2200      	movs	r2, #0
 800aacc:	601a      	str	r2, [r3, #0]
	num_in_store = 0;
 800aace:	4b97      	ldr	r3, [pc, #604]	; (800ad2c <esp8266_init+0x2bc>)
 800aad0:	2200      	movs	r2, #0
 800aad2:	601a      	str	r2, [r3, #0]

	// reset and set basic params
	if (fast != 1) {
 800aad4:	463b      	mov	r3, r7
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	2b01      	cmp	r3, #1
 800aada:	f000 80a4 	beq.w	800ac26 <esp8266_init+0x1b6>
		printf("reset...\r\n");
 800aade:	4894      	ldr	r0, [pc, #592]	; (800ad30 <esp8266_init+0x2c0>)
 800aae0:	f001 f9ac 	bl	800be3c <puts>
		uint8_t reset[] = "AT+RST\r\n";
 800aae4:	4a93      	ldr	r2, [pc, #588]	; (800ad34 <esp8266_init+0x2c4>)
 800aae6:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800aaea:	ca07      	ldmia	r2, {r0, r1, r2}
 800aaec:	c303      	stmia	r3!, {r0, r1}
 800aaee:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 800aaf0:	4b84      	ldr	r3, [pc, #528]	; (800ad04 <esp8266_init+0x294>)
 800aaf2:	6818      	ldr	r0, [r3, #0]
 800aaf4:	f107 01fc 	add.w	r1, r7, #252	; 0xfc
 800aaf8:	2364      	movs	r3, #100	; 0x64
 800aafa:	2209      	movs	r2, #9
 800aafc:	f7fa fa8e 	bl	800501c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800ab00:	4b80      	ldr	r3, [pc, #512]	; (800ad04 <esp8266_init+0x294>)
 800ab02:	6818      	ldr	r0, [r3, #0]
 800ab04:	f241 3388 	movw	r3, #5000	; 0x1388
 800ab08:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ab0c:	498a      	ldr	r1, [pc, #552]	; (800ad38 <esp8266_init+0x2c8>)
 800ab0e:	f7fa fb18 	bl	8005142 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 800ab12:	4989      	ldr	r1, [pc, #548]	; (800ad38 <esp8266_init+0x2c8>)
 800ab14:	4889      	ldr	r0, [pc, #548]	; (800ad3c <esp8266_init+0x2cc>)
 800ab16:	f001 f91d 	bl	800bd54 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 800ab1a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ab1e:	2100      	movs	r1, #0
 800ab20:	4885      	ldr	r0, [pc, #532]	; (800ad38 <esp8266_init+0x2c8>)
 800ab22:	f001 f866 	bl	800bbf2 <memset>

		// set mode to station/client
		printf("set mode...\r\n");
 800ab26:	4886      	ldr	r0, [pc, #536]	; (800ad40 <esp8266_init+0x2d0>)
 800ab28:	f001 f988 	bl	800be3c <puts>
		uint8_t mode[] = "AT+CWMODE=1\r\n";
 800ab2c:	4b85      	ldr	r3, [pc, #532]	; (800ad44 <esp8266_init+0x2d4>)
 800ab2e:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 800ab32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ab34:	c407      	stmia	r4!, {r0, r1, r2}
 800ab36:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 800ab38:	4b72      	ldr	r3, [pc, #456]	; (800ad04 <esp8266_init+0x294>)
 800ab3a:	6818      	ldr	r0, [r3, #0]
 800ab3c:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 800ab40:	2364      	movs	r3, #100	; 0x64
 800ab42:	220e      	movs	r2, #14
 800ab44:	f7fa fa6a 	bl	800501c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 800ab48:	4b6e      	ldr	r3, [pc, #440]	; (800ad04 <esp8266_init+0x294>)
 800ab4a:	6818      	ldr	r0, [r3, #0]
 800ab4c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800ab50:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ab54:	4978      	ldr	r1, [pc, #480]	; (800ad38 <esp8266_init+0x2c8>)
 800ab56:	f7fa faf4 	bl	8005142 <HAL_UART_Receive>
		if (strstr(esp_recv_buf, "OK") == NULL) {
 800ab5a:	497b      	ldr	r1, [pc, #492]	; (800ad48 <esp8266_init+0x2d8>)
 800ab5c:	4876      	ldr	r0, [pc, #472]	; (800ad38 <esp8266_init+0x2c8>)
 800ab5e:	f001 f9da 	bl	800bf16 <strstr>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d114      	bne.n	800ab92 <esp8266_init+0x122>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI MODE", NULL, NULL);
 800ab68:	4b67      	ldr	r3, [pc, #412]	; (800ad08 <esp8266_init+0x298>)
 800ab6a:	6818      	ldr	r0, [r3, #0]
 800ab6c:	4b6f      	ldr	r3, [pc, #444]	; (800ad2c <esp8266_init+0x2bc>)
 800ab6e:	6819      	ldr	r1, [r3, #0]
 800ab70:	4b6c      	ldr	r3, [pc, #432]	; (800ad24 <esp8266_init+0x2b4>)
 800ab72:	681a      	ldr	r2, [r3, #0]
 800ab74:	4b6c      	ldr	r3, [pc, #432]	; (800ad28 <esp8266_init+0x2b8>)
 800ab76:	681c      	ldr	r4, [r3, #0]
 800ab78:	2300      	movs	r3, #0
 800ab7a:	9303      	str	r3, [sp, #12]
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	9302      	str	r3, [sp, #8]
 800ab80:	4b72      	ldr	r3, [pc, #456]	; (800ad4c <esp8266_init+0x2dc>)
 800ab82:	9301      	str	r3, [sp, #4]
 800ab84:	4b72      	ldr	r3, [pc, #456]	; (800ad50 <esp8266_init+0x2e0>)
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	4623      	mov	r3, r4
 800ab8a:	f7fc fad1 	bl	8007130 <main_display_info>
			return false;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	e2ac      	b.n	800b0ec <esp8266_init+0x67c>
		}
		printf("%s\r\n", esp_recv_buf);
 800ab92:	4969      	ldr	r1, [pc, #420]	; (800ad38 <esp8266_init+0x2c8>)
 800ab94:	4869      	ldr	r0, [pc, #420]	; (800ad3c <esp8266_init+0x2cc>)
 800ab96:	f001 f8dd 	bl	800bd54 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 800ab9a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ab9e:	2100      	movs	r1, #0
 800aba0:	4865      	ldr	r0, [pc, #404]	; (800ad38 <esp8266_init+0x2c8>)
 800aba2:	f001 f826 	bl	800bbf2 <memset>

		// set connections to 1 at a time
		printf("set connections...\r\n");
 800aba6:	486b      	ldr	r0, [pc, #428]	; (800ad54 <esp8266_init+0x2e4>)
 800aba8:	f001 f948 	bl	800be3c <puts>
		uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 800abac:	4b6a      	ldr	r3, [pc, #424]	; (800ad58 <esp8266_init+0x2e8>)
 800abae:	f107 04dc 	add.w	r4, r7, #220	; 0xdc
 800abb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800abb4:	c407      	stmia	r4!, {r0, r1, r2}
 800abb6:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 800abb8:	4b52      	ldr	r3, [pc, #328]	; (800ad04 <esp8266_init+0x294>)
 800abba:	6818      	ldr	r0, [r3, #0]
 800abbc:	f107 01dc 	add.w	r1, r7, #220	; 0xdc
 800abc0:	2364      	movs	r3, #100	; 0x64
 800abc2:	220e      	movs	r2, #14
 800abc4:	f7fa fa2a 	bl	800501c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 800abc8:	4b4e      	ldr	r3, [pc, #312]	; (800ad04 <esp8266_init+0x294>)
 800abca:	6818      	ldr	r0, [r3, #0]
 800abcc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800abd0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800abd4:	4958      	ldr	r1, [pc, #352]	; (800ad38 <esp8266_init+0x2c8>)
 800abd6:	f7fa fab4 	bl	8005142 <HAL_UART_Receive>
		if (strstr(esp_recv_buf, "OK") == NULL) {
 800abda:	495b      	ldr	r1, [pc, #364]	; (800ad48 <esp8266_init+0x2d8>)
 800abdc:	4856      	ldr	r0, [pc, #344]	; (800ad38 <esp8266_init+0x2c8>)
 800abde:	f001 f99a 	bl	800bf16 <strstr>
 800abe2:	4603      	mov	r3, r0
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d114      	bne.n	800ac12 <esp8266_init+0x1a2>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI NUMCONS", NULL, NULL);
 800abe8:	4b47      	ldr	r3, [pc, #284]	; (800ad08 <esp8266_init+0x298>)
 800abea:	6818      	ldr	r0, [r3, #0]
 800abec:	4b4f      	ldr	r3, [pc, #316]	; (800ad2c <esp8266_init+0x2bc>)
 800abee:	6819      	ldr	r1, [r3, #0]
 800abf0:	4b4c      	ldr	r3, [pc, #304]	; (800ad24 <esp8266_init+0x2b4>)
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	4b4c      	ldr	r3, [pc, #304]	; (800ad28 <esp8266_init+0x2b8>)
 800abf6:	681c      	ldr	r4, [r3, #0]
 800abf8:	2300      	movs	r3, #0
 800abfa:	9303      	str	r3, [sp, #12]
 800abfc:	2300      	movs	r3, #0
 800abfe:	9302      	str	r3, [sp, #8]
 800ac00:	4b56      	ldr	r3, [pc, #344]	; (800ad5c <esp8266_init+0x2ec>)
 800ac02:	9301      	str	r3, [sp, #4]
 800ac04:	4b52      	ldr	r3, [pc, #328]	; (800ad50 <esp8266_init+0x2e0>)
 800ac06:	9300      	str	r3, [sp, #0]
 800ac08:	4623      	mov	r3, r4
 800ac0a:	f7fc fa91 	bl	8007130 <main_display_info>
			return false;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	e26c      	b.n	800b0ec <esp8266_init+0x67c>
		}
		printf("%s\r\n", esp_recv_buf);
 800ac12:	4949      	ldr	r1, [pc, #292]	; (800ad38 <esp8266_init+0x2c8>)
 800ac14:	4849      	ldr	r0, [pc, #292]	; (800ad3c <esp8266_init+0x2cc>)
 800ac16:	f001 f89d 	bl	800bd54 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 800ac1a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ac1e:	2100      	movs	r1, #0
 800ac20:	4845      	ldr	r0, [pc, #276]	; (800ad38 <esp8266_init+0x2c8>)
 800ac22:	f000 ffe6 	bl	800bbf2 <memset>
	}

	// connect to given wifi
	if (wifi != 0) {
 800ac26:	1d3b      	adds	r3, r7, #4
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f000 81da 	beq.w	800afe4 <esp8266_init+0x574>
	  printf("connect to wifi...\r\n");
 800ac30:	484b      	ldr	r0, [pc, #300]	; (800ad60 <esp8266_init+0x2f0>)
 800ac32:	f001 f903 	bl	800be3c <puts>
	  if (wifi == 2) { // use nate's hotspot (testing only)
 800ac36:	1d3b      	adds	r3, r7, #4
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b02      	cmp	r3, #2
 800ac3c:	d144      	bne.n	800acc8 <esp8266_init+0x258>
		  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
 800ac3e:	4b49      	ldr	r3, [pc, #292]	; (800ad64 <esp8266_init+0x2f4>)
 800ac40:	f107 0478 	add.w	r4, r7, #120	; 0x78
 800ac44:	461d      	mov	r5, r3
 800ac46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ac48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ac4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ac4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ac4e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ac52:	6020      	str	r0, [r4, #0]
 800ac54:	3404      	adds	r4, #4
 800ac56:	7021      	strb	r1, [r4, #0]
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 800ac58:	4b2a      	ldr	r3, [pc, #168]	; (800ad04 <esp8266_init+0x294>)
 800ac5a:	6818      	ldr	r0, [r3, #0]
 800ac5c:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800ac60:	2364      	movs	r3, #100	; 0x64
 800ac62:	2225      	movs	r2, #37	; 0x25
 800ac64:	f7fa f9da 	bl	800501c <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 800ac68:	4b26      	ldr	r3, [pc, #152]	; (800ad04 <esp8266_init+0x294>)
 800ac6a:	6818      	ldr	r0, [r3, #0]
 800ac6c:	f242 7310 	movw	r3, #10000	; 0x2710
 800ac70:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ac74:	4930      	ldr	r1, [pc, #192]	; (800ad38 <esp8266_init+0x2c8>)
 800ac76:	f7fa fa64 	bl	8005142 <HAL_UART_Receive>
		  if (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 800ac7a:	493b      	ldr	r1, [pc, #236]	; (800ad68 <esp8266_init+0x2f8>)
 800ac7c:	482e      	ldr	r0, [pc, #184]	; (800ad38 <esp8266_init+0x2c8>)
 800ac7e:	f001 f94a 	bl	800bf16 <strstr>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d114      	bne.n	800acb2 <esp8266_init+0x242>
		  	main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI CONNECT", NULL, NULL);
 800ac88:	4b1f      	ldr	r3, [pc, #124]	; (800ad08 <esp8266_init+0x298>)
 800ac8a:	6818      	ldr	r0, [r3, #0]
 800ac8c:	4b27      	ldr	r3, [pc, #156]	; (800ad2c <esp8266_init+0x2bc>)
 800ac8e:	6819      	ldr	r1, [r3, #0]
 800ac90:	4b24      	ldr	r3, [pc, #144]	; (800ad24 <esp8266_init+0x2b4>)
 800ac92:	681a      	ldr	r2, [r3, #0]
 800ac94:	4b24      	ldr	r3, [pc, #144]	; (800ad28 <esp8266_init+0x2b8>)
 800ac96:	681c      	ldr	r4, [r3, #0]
 800ac98:	2300      	movs	r3, #0
 800ac9a:	9303      	str	r3, [sp, #12]
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	9302      	str	r3, [sp, #8]
 800aca0:	4b32      	ldr	r3, [pc, #200]	; (800ad6c <esp8266_init+0x2fc>)
 800aca2:	9301      	str	r3, [sp, #4]
 800aca4:	4b2a      	ldr	r3, [pc, #168]	; (800ad50 <esp8266_init+0x2e0>)
 800aca6:	9300      	str	r3, [sp, #0]
 800aca8:	4623      	mov	r3, r4
 800acaa:	f7fc fa41 	bl	8007130 <main_display_info>
		  	return false;
 800acae:	2300      	movs	r3, #0
 800acb0:	e21c      	b.n	800b0ec <esp8266_init+0x67c>
		  }
		  printf("%s\r\n", esp_recv_buf);
 800acb2:	4921      	ldr	r1, [pc, #132]	; (800ad38 <esp8266_init+0x2c8>)
 800acb4:	4821      	ldr	r0, [pc, #132]	; (800ad3c <esp8266_init+0x2cc>)
 800acb6:	f001 f84d 	bl	800bd54 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 800acba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800acbe:	2100      	movs	r1, #0
 800acc0:	481d      	ldr	r0, [pc, #116]	; (800ad38 <esp8266_init+0x2c8>)
 800acc2:	f000 ff96 	bl	800bbf2 <memset>
 800acc6:	e18d      	b.n	800afe4 <esp8266_init+0x574>
	  } else { // using qr
		  uint8_t wifi_name[100];
		  memset(wifi_name, 0, 100);
 800acc8:	f107 0314 	add.w	r3, r7, #20
 800accc:	2264      	movs	r2, #100	; 0x64
 800acce:	2100      	movs	r1, #0
 800acd0:	4618      	mov	r0, r3
 800acd2:	f000 ff8e 	bl	800bbf2 <memset>
		  printf("Please scan QR code for WiFi name:\r\n");
 800acd6:	4826      	ldr	r0, [pc, #152]	; (800ad70 <esp8266_init+0x300>)
 800acd8:	f001 f8b0 	bl	800be3c <puts>
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Scan WiFi name...", NULL, NULL, NULL);
 800acdc:	4b0a      	ldr	r3, [pc, #40]	; (800ad08 <esp8266_init+0x298>)
 800acde:	6818      	ldr	r0, [r3, #0]
 800ace0:	4b12      	ldr	r3, [pc, #72]	; (800ad2c <esp8266_init+0x2bc>)
 800ace2:	6819      	ldr	r1, [r3, #0]
 800ace4:	4b0f      	ldr	r3, [pc, #60]	; (800ad24 <esp8266_init+0x2b4>)
 800ace6:	681a      	ldr	r2, [r3, #0]
 800ace8:	4b0f      	ldr	r3, [pc, #60]	; (800ad28 <esp8266_init+0x2b8>)
 800acea:	681c      	ldr	r4, [r3, #0]
 800acec:	2300      	movs	r3, #0
 800acee:	9303      	str	r3, [sp, #12]
 800acf0:	2300      	movs	r3, #0
 800acf2:	9302      	str	r3, [sp, #8]
 800acf4:	2300      	movs	r3, #0
 800acf6:	9301      	str	r3, [sp, #4]
 800acf8:	4b1e      	ldr	r3, [pc, #120]	; (800ad74 <esp8266_init+0x304>)
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	4623      	mov	r3, r4
 800acfe:	f7fc fa17 	bl	8007130 <main_display_info>
		  while (wifi_name[0] == 0) {
 800ad02:	e042      	b.n	800ad8a <esp8266_init+0x31a>
 800ad04:	20000d24 	.word	0x20000d24
 800ad08:	200002f8 	.word	0x200002f8
 800ad0c:	20000d20 	.word	0x20000d20
 800ad10:	20000544 	.word	0x20000544
 800ad14:	20000d2c 	.word	0x20000d2c
 800ad18:	20000d30 	.word	0x20000d30
 800ad1c:	20000548 	.word	0x20000548
 800ad20:	200002fc 	.word	0x200002fc
 800ad24:	20000d34 	.word	0x20000d34
 800ad28:	20000d1c 	.word	0x20000d1c
 800ad2c:	20000d38 	.word	0x20000d38
 800ad30:	0800d40c 	.word	0x0800d40c
 800ad34:	0800d5cc 	.word	0x0800d5cc
 800ad38:	2000054c 	.word	0x2000054c
 800ad3c:	0800d418 	.word	0x0800d418
 800ad40:	0800d420 	.word	0x0800d420
 800ad44:	0800d5d8 	.word	0x0800d5d8
 800ad48:	0800d430 	.word	0x0800d430
 800ad4c:	0800d434 	.word	0x0800d434
 800ad50:	0800d448 	.word	0x0800d448
 800ad54:	0800d460 	.word	0x0800d460
 800ad58:	0800d5e8 	.word	0x0800d5e8
 800ad5c:	0800d474 	.word	0x0800d474
 800ad60:	0800d488 	.word	0x0800d488
 800ad64:	0800d5f8 	.word	0x0800d5f8
 800ad68:	0800d49c 	.word	0x0800d49c
 800ad6c:	0800d4a8 	.word	0x0800d4a8
 800ad70:	0800d4bc 	.word	0x0800d4bc
 800ad74:	0800d4e0 	.word	0x0800d4e0
			  HAL_UART_Receive(qr_huart, wifi_name, 100, 1000);
 800ad78:	4bbb      	ldr	r3, [pc, #748]	; (800b068 <esp8266_init+0x5f8>)
 800ad7a:	6818      	ldr	r0, [r3, #0]
 800ad7c:	f107 0114 	add.w	r1, r7, #20
 800ad80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ad84:	2264      	movs	r2, #100	; 0x64
 800ad86:	f7fa f9dc 	bl	8005142 <HAL_UART_Receive>
		  while (wifi_name[0] == 0) {
 800ad8a:	f107 0314 	add.w	r3, r7, #20
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d0f1      	beq.n	800ad78 <esp8266_init+0x308>
		  }
		  printf("%s\r\n", wifi_name);
 800ad94:	f107 0314 	add.w	r3, r7, #20
 800ad98:	4619      	mov	r1, r3
 800ad9a:	48b4      	ldr	r0, [pc, #720]	; (800b06c <esp8266_init+0x5fc>)
 800ad9c:	f000 ffda 	bl	800bd54 <iprintf>
		  wifi_name[strlen(wifi_name)-1] = 0; // remove ending newline
 800ada0:	f107 0314 	add.w	r3, r7, #20
 800ada4:	4618      	mov	r0, r3
 800ada6:	f7f5 fa13 	bl	80001d0 <strlen>
 800adaa:	4603      	mov	r3, r0
 800adac:	3b01      	subs	r3, #1
 800adae:	f107 0214 	add.w	r2, r7, #20
 800adb2:	2100      	movs	r1, #0
 800adb4:	54d1      	strb	r1, [r2, r3]

		  uint8_t wifi_pass[100];
		  memset(wifi_pass, 0, 100);
 800adb6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800adba:	2264      	movs	r2, #100	; 0x64
 800adbc:	2100      	movs	r1, #0
 800adbe:	4618      	mov	r0, r3
 800adc0:	f000 ff17 	bl	800bbf2 <memset>
		  printf("Please scan QR code for WiFi password:\r\n");
 800adc4:	48aa      	ldr	r0, [pc, #680]	; (800b070 <esp8266_init+0x600>)
 800adc6:	f001 f839 	bl	800be3c <puts>
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Scan WiFi password...", NULL, NULL, NULL);
 800adca:	4baa      	ldr	r3, [pc, #680]	; (800b074 <esp8266_init+0x604>)
 800adcc:	6818      	ldr	r0, [r3, #0]
 800adce:	4baa      	ldr	r3, [pc, #680]	; (800b078 <esp8266_init+0x608>)
 800add0:	6819      	ldr	r1, [r3, #0]
 800add2:	4baa      	ldr	r3, [pc, #680]	; (800b07c <esp8266_init+0x60c>)
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	4baa      	ldr	r3, [pc, #680]	; (800b080 <esp8266_init+0x610>)
 800add8:	681c      	ldr	r4, [r3, #0]
 800adda:	2300      	movs	r3, #0
 800addc:	9303      	str	r3, [sp, #12]
 800adde:	2300      	movs	r3, #0
 800ade0:	9302      	str	r3, [sp, #8]
 800ade2:	2300      	movs	r3, #0
 800ade4:	9301      	str	r3, [sp, #4]
 800ade6:	4ba7      	ldr	r3, [pc, #668]	; (800b084 <esp8266_init+0x614>)
 800ade8:	9300      	str	r3, [sp, #0]
 800adea:	4623      	mov	r3, r4
 800adec:	f7fc f9a0 	bl	8007130 <main_display_info>
		  while (wifi_pass[0] == 0) {
 800adf0:	e008      	b.n	800ae04 <esp8266_init+0x394>
			  HAL_UART_Receive(qr_huart, wifi_pass, 100, 1000);
 800adf2:	4b9d      	ldr	r3, [pc, #628]	; (800b068 <esp8266_init+0x5f8>)
 800adf4:	6818      	ldr	r0, [r3, #0]
 800adf6:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800adfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800adfe:	2264      	movs	r2, #100	; 0x64
 800ae00:	f7fa f99f 	bl	8005142 <HAL_UART_Receive>
		  while (wifi_pass[0] == 0) {
 800ae04:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d0f2      	beq.n	800adf2 <esp8266_init+0x382>
		  }
		  printf("%s\r\n", wifi_pass);
 800ae0c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800ae10:	4619      	mov	r1, r3
 800ae12:	4896      	ldr	r0, [pc, #600]	; (800b06c <esp8266_init+0x5fc>)
 800ae14:	f000 ff9e 	bl	800bd54 <iprintf>
		  wifi_pass[strlen(wifi_pass)-1] = 0; // remove ending newline
 800ae18:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7f5 f9d7 	bl	80001d0 <strlen>
 800ae22:	4603      	mov	r3, r0
 800ae24:	3b01      	subs	r3, #1
 800ae26:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 800ae2a:	4413      	add	r3, r2
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	f803 2ce0 	strb.w	r2, [r3, #-224]
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Starting up...", "Please wait", NULL, NULL);
 800ae32:	4b90      	ldr	r3, [pc, #576]	; (800b074 <esp8266_init+0x604>)
 800ae34:	6818      	ldr	r0, [r3, #0]
 800ae36:	4b90      	ldr	r3, [pc, #576]	; (800b078 <esp8266_init+0x608>)
 800ae38:	6819      	ldr	r1, [r3, #0]
 800ae3a:	4b90      	ldr	r3, [pc, #576]	; (800b07c <esp8266_init+0x60c>)
 800ae3c:	681a      	ldr	r2, [r3, #0]
 800ae3e:	4b90      	ldr	r3, [pc, #576]	; (800b080 <esp8266_init+0x610>)
 800ae40:	681c      	ldr	r4, [r3, #0]
 800ae42:	2300      	movs	r3, #0
 800ae44:	9303      	str	r3, [sp, #12]
 800ae46:	2300      	movs	r3, #0
 800ae48:	9302      	str	r3, [sp, #8]
 800ae4a:	4b8f      	ldr	r3, [pc, #572]	; (800b088 <esp8266_init+0x618>)
 800ae4c:	9301      	str	r3, [sp, #4]
 800ae4e:	4b8f      	ldr	r3, [pc, #572]	; (800b08c <esp8266_init+0x61c>)
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	4623      	mov	r3, r4
 800ae54:	f7fc f96c 	bl	8007130 <main_display_info>

		  int c_size = strlen(wifi_name) + strlen(wifi_pass) + 16;
 800ae58:	f107 0314 	add.w	r3, r7, #20
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f7f5 f9b7 	bl	80001d0 <strlen>
 800ae62:	4604      	mov	r4, r0
 800ae64:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f7f5 f9b1 	bl	80001d0 <strlen>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	4423      	add	r3, r4
 800ae72:	3310      	adds	r3, #16
 800ae74:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
		  uint8_t connect[c_size];
 800ae78:	f8d7 5150 	ldr.w	r5, [r7, #336]	; 0x150
 800ae7c:	466b      	mov	r3, sp
 800ae7e:	461e      	mov	r6, r3
 800ae80:	1e6b      	subs	r3, r5, #1
 800ae82:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800ae86:	462b      	mov	r3, r5
 800ae88:	4619      	mov	r1, r3
 800ae8a:	f04f 0200 	mov.w	r2, #0
 800ae8e:	f04f 0300 	mov.w	r3, #0
 800ae92:	f04f 0400 	mov.w	r4, #0
 800ae96:	00d4      	lsls	r4, r2, #3
 800ae98:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ae9c:	00cb      	lsls	r3, r1, #3
 800ae9e:	462b      	mov	r3, r5
 800aea0:	4619      	mov	r1, r3
 800aea2:	f04f 0200 	mov.w	r2, #0
 800aea6:	f04f 0300 	mov.w	r3, #0
 800aeaa:	f04f 0400 	mov.w	r4, #0
 800aeae:	00d4      	lsls	r4, r2, #3
 800aeb0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800aeb4:	00cb      	lsls	r3, r1, #3
 800aeb6:	462b      	mov	r3, r5
 800aeb8:	3307      	adds	r3, #7
 800aeba:	08db      	lsrs	r3, r3, #3
 800aebc:	00db      	lsls	r3, r3, #3
 800aebe:	ebad 0d03 	sub.w	sp, sp, r3
 800aec2:	ab04      	add	r3, sp, #16
 800aec4:	3300      	adds	r3, #0
 800aec6:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
		  char connect_str[c_size];
 800aeca:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800aece:	1e43      	subs	r3, r0, #1
 800aed0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800aed4:	4603      	mov	r3, r0
 800aed6:	4619      	mov	r1, r3
 800aed8:	f04f 0200 	mov.w	r2, #0
 800aedc:	f04f 0300 	mov.w	r3, #0
 800aee0:	f04f 0400 	mov.w	r4, #0
 800aee4:	00d4      	lsls	r4, r2, #3
 800aee6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800aeea:	00cb      	lsls	r3, r1, #3
 800aeec:	4603      	mov	r3, r0
 800aeee:	4619      	mov	r1, r3
 800aef0:	f04f 0200 	mov.w	r2, #0
 800aef4:	f04f 0300 	mov.w	r3, #0
 800aef8:	f04f 0400 	mov.w	r4, #0
 800aefc:	00d4      	lsls	r4, r2, #3
 800aefe:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800af02:	00cb      	lsls	r3, r1, #3
 800af04:	4603      	mov	r3, r0
 800af06:	3307      	adds	r3, #7
 800af08:	08db      	lsrs	r3, r3, #3
 800af0a:	00db      	lsls	r3, r3, #3
 800af0c:	ebad 0d03 	sub.w	sp, sp, r3
 800af10:	ab04      	add	r3, sp, #16
 800af12:	3300      	adds	r3, #0
 800af14:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
		  sprintf(connect_str, "AT+CWJAP=\"%s\",\"%s\"\r\n", wifi_name, wifi_pass);
 800af18:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800af1c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800af20:	f107 0214 	add.w	r2, r7, #20
 800af24:	495a      	ldr	r1, [pc, #360]	; (800b090 <esp8266_init+0x620>)
 800af26:	f000 ffa3 	bl	800be70 <siprintf>
		  printf("Connection command: %s\r\n", connect_str);
 800af2a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800af2e:	4619      	mov	r1, r3
 800af30:	4858      	ldr	r0, [pc, #352]	; (800b094 <esp8266_init+0x624>)
 800af32:	f000 ff0f 	bl	800bd54 <iprintf>
		  str_to_uint(connect_str, connect, 216);
 800af36:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800af3a:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800af3e:	22d8      	movs	r2, #216	; 0xd8
 800af40:	4618      	mov	r0, r3
 800af42:	f7ff fd6f 	bl	800aa24 <str_to_uint>
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 800af46:	4b54      	ldr	r3, [pc, #336]	; (800b098 <esp8266_init+0x628>)
 800af48:	6818      	ldr	r0, [r3, #0]
 800af4a:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800af4e:	b2aa      	uxth	r2, r5
 800af50:	2364      	movs	r3, #100	; 0x64
 800af52:	f7fa f863 	bl	800501c <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800af56:	4b50      	ldr	r3, [pc, #320]	; (800b098 <esp8266_init+0x628>)
 800af58:	6818      	ldr	r0, [r3, #0]
 800af5a:	f241 3388 	movw	r3, #5000	; 0x1388
 800af5e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800af62:	494e      	ldr	r1, [pc, #312]	; (800b09c <esp8266_init+0x62c>)
 800af64:	f7fa f8ed 	bl	8005142 <HAL_UART_Receive>
		  int count = 0;
 800af68:	2300      	movs	r3, #0
 800af6a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 800af6e:	e027      	b.n	800afc0 <esp8266_init+0x550>
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800af70:	4b49      	ldr	r3, [pc, #292]	; (800b098 <esp8266_init+0x628>)
 800af72:	6818      	ldr	r0, [r3, #0]
 800af74:	f241 3388 	movw	r3, #5000	; 0x1388
 800af78:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800af7c:	4947      	ldr	r1, [pc, #284]	; (800b09c <esp8266_init+0x62c>)
 800af7e:	f7fa f8e0 	bl	8005142 <HAL_UART_Receive>
			  ++count;
 800af82:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800af86:	3301      	adds	r3, #1
 800af88:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
			  if (count > 10) {
 800af8c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800af90:	2b0a      	cmp	r3, #10
 800af92:	dd15      	ble.n	800afc0 <esp8266_init+0x550>
					main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI CONNECT", NULL, NULL);
 800af94:	4b37      	ldr	r3, [pc, #220]	; (800b074 <esp8266_init+0x604>)
 800af96:	6818      	ldr	r0, [r3, #0]
 800af98:	4b37      	ldr	r3, [pc, #220]	; (800b078 <esp8266_init+0x608>)
 800af9a:	6819      	ldr	r1, [r3, #0]
 800af9c:	4b37      	ldr	r3, [pc, #220]	; (800b07c <esp8266_init+0x60c>)
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	4b37      	ldr	r3, [pc, #220]	; (800b080 <esp8266_init+0x610>)
 800afa2:	681c      	ldr	r4, [r3, #0]
 800afa4:	2300      	movs	r3, #0
 800afa6:	9303      	str	r3, [sp, #12]
 800afa8:	2300      	movs	r3, #0
 800afaa:	9302      	str	r3, [sp, #8]
 800afac:	4b3c      	ldr	r3, [pc, #240]	; (800b0a0 <esp8266_init+0x630>)
 800afae:	9301      	str	r3, [sp, #4]
 800afb0:	4b3c      	ldr	r3, [pc, #240]	; (800b0a4 <esp8266_init+0x634>)
 800afb2:	9300      	str	r3, [sp, #0]
 800afb4:	4623      	mov	r3, r4
 800afb6:	f7fc f8bb 	bl	8007130 <main_display_info>
				  	return false;
 800afba:	2300      	movs	r3, #0
 800afbc:	46b5      	mov	sp, r6
 800afbe:	e095      	b.n	800b0ec <esp8266_init+0x67c>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 800afc0:	4939      	ldr	r1, [pc, #228]	; (800b0a8 <esp8266_init+0x638>)
 800afc2:	4836      	ldr	r0, [pc, #216]	; (800b09c <esp8266_init+0x62c>)
 800afc4:	f000 ffa7 	bl	800bf16 <strstr>
 800afc8:	4603      	mov	r3, r0
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d0d0      	beq.n	800af70 <esp8266_init+0x500>
			  }
		  }
		  printf("%s\r\n", esp_recv_buf);
 800afce:	4933      	ldr	r1, [pc, #204]	; (800b09c <esp8266_init+0x62c>)
 800afd0:	4826      	ldr	r0, [pc, #152]	; (800b06c <esp8266_init+0x5fc>)
 800afd2:	f000 febf 	bl	800bd54 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 800afd6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800afda:	2100      	movs	r1, #0
 800afdc:	482f      	ldr	r0, [pc, #188]	; (800b09c <esp8266_init+0x62c>)
 800afde:	f000 fe08 	bl	800bbf2 <memset>
 800afe2:	46b5      	mov	sp, r6
	  }
	}

	// start tcp connection to server
	printf("connect to VQ web server...\r\n");
 800afe4:	4831      	ldr	r0, [pc, #196]	; (800b0ac <esp8266_init+0x63c>)
 800afe6:	f000 ff29 	bl	800be3c <puts>
	uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 800afea:	4b31      	ldr	r3, [pc, #196]	; (800b0b0 <esp8266_init+0x640>)
 800afec:	f507 7484 	add.w	r4, r7, #264	; 0x108
 800aff0:	461d      	mov	r5, r3
 800aff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aff6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aff8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800affa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800affc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800affe:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b002:	6020      	str	r0, [r4, #0]
 800b004:	3404      	adds	r4, #4
 800b006:	8021      	strh	r1, [r4, #0]
 800b008:	3402      	adds	r4, #2
 800b00a:	0c0b      	lsrs	r3, r1, #16
 800b00c:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 800b00e:	4b22      	ldr	r3, [pc, #136]	; (800b098 <esp8266_init+0x628>)
 800b010:	6818      	ldr	r0, [r3, #0]
 800b012:	f507 7184 	add.w	r1, r7, #264	; 0x108
 800b016:	2364      	movs	r3, #100	; 0x64
 800b018:	2237      	movs	r2, #55	; 0x37
 800b01a:	f7f9 ffff 	bl	800501c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800b01e:	4b1e      	ldr	r3, [pc, #120]	; (800b098 <esp8266_init+0x628>)
 800b020:	6818      	ldr	r0, [r3, #0]
 800b022:	f241 3388 	movw	r3, #5000	; 0x1388
 800b026:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b02a:	491c      	ldr	r1, [pc, #112]	; (800b09c <esp8266_init+0x62c>)
 800b02c:	f7fa f889 	bl	8005142 <HAL_UART_Receive>
	if (strstr(esp_recv_buf, "OK") == NULL) {
 800b030:	4920      	ldr	r1, [pc, #128]	; (800b0b4 <esp8266_init+0x644>)
 800b032:	481a      	ldr	r0, [pc, #104]	; (800b09c <esp8266_init+0x62c>)
 800b034:	f000 ff6f 	bl	800bf16 <strstr>
 800b038:	4603      	mov	r3, r0
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d13e      	bne.n	800b0bc <esp8266_init+0x64c>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI TCP", NULL, NULL);
 800b03e:	4b0d      	ldr	r3, [pc, #52]	; (800b074 <esp8266_init+0x604>)
 800b040:	6818      	ldr	r0, [r3, #0]
 800b042:	4b0d      	ldr	r3, [pc, #52]	; (800b078 <esp8266_init+0x608>)
 800b044:	6819      	ldr	r1, [r3, #0]
 800b046:	4b0d      	ldr	r3, [pc, #52]	; (800b07c <esp8266_init+0x60c>)
 800b048:	681a      	ldr	r2, [r3, #0]
 800b04a:	4b0d      	ldr	r3, [pc, #52]	; (800b080 <esp8266_init+0x610>)
 800b04c:	681c      	ldr	r4, [r3, #0]
 800b04e:	2300      	movs	r3, #0
 800b050:	9303      	str	r3, [sp, #12]
 800b052:	2300      	movs	r3, #0
 800b054:	9302      	str	r3, [sp, #8]
 800b056:	4b18      	ldr	r3, [pc, #96]	; (800b0b8 <esp8266_init+0x648>)
 800b058:	9301      	str	r3, [sp, #4]
 800b05a:	4b12      	ldr	r3, [pc, #72]	; (800b0a4 <esp8266_init+0x634>)
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	4623      	mov	r3, r4
 800b060:	f7fc f866 	bl	8007130 <main_display_info>
		return false;
 800b064:	2300      	movs	r3, #0
 800b066:	e041      	b.n	800b0ec <esp8266_init+0x67c>
 800b068:	200004e4 	.word	0x200004e4
 800b06c:	0800d418 	.word	0x0800d418
 800b070:	0800d4f4 	.word	0x0800d4f4
 800b074:	200002f8 	.word	0x200002f8
 800b078:	20000d38 	.word	0x20000d38
 800b07c:	20000d34 	.word	0x20000d34
 800b080:	20000d1c 	.word	0x20000d1c
 800b084:	0800d51c 	.word	0x0800d51c
 800b088:	0800d534 	.word	0x0800d534
 800b08c:	0800d540 	.word	0x0800d540
 800b090:	0800d550 	.word	0x0800d550
 800b094:	0800d568 	.word	0x0800d568
 800b098:	20000d24 	.word	0x20000d24
 800b09c:	2000054c 	.word	0x2000054c
 800b0a0:	0800d4a8 	.word	0x0800d4a8
 800b0a4:	0800d448 	.word	0x0800d448
 800b0a8:	0800d49c 	.word	0x0800d49c
 800b0ac:	0800d584 	.word	0x0800d584
 800b0b0:	0800d620 	.word	0x0800d620
 800b0b4:	0800d430 	.word	0x0800d430
 800b0b8:	0800d5a4 	.word	0x0800d5a4
	}
	printf("%s\r\n", esp_recv_buf);
 800b0bc:	490e      	ldr	r1, [pc, #56]	; (800b0f8 <esp8266_init+0x688>)
 800b0be:	480f      	ldr	r0, [pc, #60]	; (800b0fc <esp8266_init+0x68c>)
 800b0c0:	f000 fe48 	bl	800bd54 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 800b0c4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b0c8:	2100      	movs	r1, #0
 800b0ca:	480b      	ldr	r0, [pc, #44]	; (800b0f8 <esp8266_init+0x688>)
 800b0cc:	f000 fd91 	bl	800bbf2 <memset>

	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 800b0d0:	4b0b      	ldr	r3, [pc, #44]	; (800b100 <esp8266_init+0x690>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	4b09      	ldr	r3, [pc, #36]	; (800b100 <esp8266_init+0x690>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f042 0210 	orr.w	r2, r2, #16
 800b0e2:	601a      	str	r2, [r3, #0]
	printf("ESP8266 INIT COMPLETE\r\n");
 800b0e4:	4807      	ldr	r0, [pc, #28]	; (800b104 <esp8266_init+0x694>)
 800b0e6:	f000 fea9 	bl	800be3c <puts>
	return true;
 800b0ea:	2301      	movs	r3, #1
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	2000054c 	.word	0x2000054c
 800b0fc:	0800d418 	.word	0x0800d418
 800b100:	20000d24 	.word	0x20000d24
 800b104:	0800d5b4 	.word	0x0800d5b4

0800b108 <new_message>:

// adds new message to message queue
// NOTE: pass url_len = actual size - 1
// ^ this may be fixed later
void new_message(int type, uint8_t* url, int url_len) {
 800b108:	b580      	push	{r7, lr}
 800b10a:	b086      	sub	sp, #24
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	60b9      	str	r1, [r7, #8]
 800b112:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 800b114:	4823      	ldr	r0, [pc, #140]	; (800b1a4 <new_message+0x9c>)
 800b116:	f000 fe91 	bl	800be3c <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 800b11a:	2010      	movs	r0, #16
 800b11c:	f000 fd4e 	bl	800bbbc <malloc>
 800b120:	4603      	mov	r3, r0
 800b122:	613b      	str	r3, [r7, #16]
	m->type = type;
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	68fa      	ldr	r2, [r7, #12]
 800b128:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	3301      	adds	r3, #1
 800b12e:	4618      	mov	r0, r3
 800b130:	f000 fd44 	bl	800bbbc <malloc>
 800b134:	4603      	mov	r3, r0
 800b136:	461a      	mov	r2, r3
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	68b9      	ldr	r1, [r7, #8]
 800b144:	4618      	mov	r0, r3
 800b146:	f000 fd49 	bl	800bbdc <memcpy>
	m->url[url_len] = '\0';
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	685a      	ldr	r2, [r3, #4]
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	4413      	add	r3, r2
 800b152:	2200      	movs	r2, #0
 800b154:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 800b15c:	693b      	ldr	r3, [r7, #16]
 800b15e:	2200      	movs	r2, #0
 800b160:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 800b162:	4b11      	ldr	r3, [pc, #68]	; (800b1a8 <new_message+0xa0>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d106      	bne.n	800b178 <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 800b16a:	4810      	ldr	r0, [pc, #64]	; (800b1ac <new_message+0xa4>)
 800b16c:	f000 fe66 	bl	800be3c <puts>
		message_queue_head = m;
 800b170:	4a0d      	ldr	r2, [pc, #52]	; (800b1a8 <new_message+0xa0>)
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	6013      	str	r3, [r2, #0]
 800b176:	e00d      	b.n	800b194 <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 800b178:	4b0b      	ldr	r3, [pc, #44]	; (800b1a8 <new_message+0xa0>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 800b17e:	e002      	b.n	800b186 <new_message+0x7e>
			tmp = tmp->next;
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	68db      	ldr	r3, [r3, #12]
 800b184:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	68db      	ldr	r3, [r3, #12]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1f8      	bne.n	800b180 <new_message+0x78>
		}
		tmp->next = m;
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	693a      	ldr	r2, [r7, #16]
 800b192:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 800b194:	4806      	ldr	r0, [pc, #24]	; (800b1b0 <new_message+0xa8>)
 800b196:	f000 fe51 	bl	800be3c <puts>
}
 800b19a:	bf00      	nop
 800b19c:	3718      	adds	r7, #24
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	0800d658 	.word	0x0800d658
 800b1a8:	200002fc 	.word	0x200002fc
 800b1ac:	0800d670 	.word	0x0800d670
 800b1b0:	0800d684 	.word	0x0800d684

0800b1b4 <get_ok_to_send>:

// gets ok from ESP to send over data (GET request)
void get_ok_to_send() {
 800b1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1b6:	b087      	sub	sp, #28
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	466b      	mov	r3, sp
 800b1bc:	461e      	mov	r6, r3
	ready_for_next_message = 0;
 800b1be:	4b44      	ldr	r3, [pc, #272]	; (800b2d0 <get_ok_to_send+0x11c>)
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	601a      	str	r2, [r3, #0]
	wait_for_send_ok = 1;
 800b1c4:	4b43      	ldr	r3, [pc, #268]	; (800b2d4 <get_ok_to_send+0x120>)
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 800b1ca:	4b43      	ldr	r3, [pc, #268]	; (800b2d8 <get_ok_to_send+0x124>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	60fb      	str	r3, [r7, #12]
	int digits = count_digits(m->url_len + GET_LEN);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	334e      	adds	r3, #78	; 0x4e
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7ff fc06 	bl	800a9e8 <count_digits>
 800b1dc:	6138      	str	r0, [r7, #16]

	// create command
	uint8_t send_cmd[digits + SEND_CMD_LEN];
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	f103 050d 	add.w	r5, r3, #13
 800b1e4:	1e6b      	subs	r3, r5, #1
 800b1e6:	617b      	str	r3, [r7, #20]
 800b1e8:	462b      	mov	r3, r5
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	f04f 0200 	mov.w	r2, #0
 800b1f0:	f04f 0300 	mov.w	r3, #0
 800b1f4:	f04f 0400 	mov.w	r4, #0
 800b1f8:	00d4      	lsls	r4, r2, #3
 800b1fa:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b1fe:	00cb      	lsls	r3, r1, #3
 800b200:	462b      	mov	r3, r5
 800b202:	4619      	mov	r1, r3
 800b204:	f04f 0200 	mov.w	r2, #0
 800b208:	f04f 0300 	mov.w	r3, #0
 800b20c:	f04f 0400 	mov.w	r4, #0
 800b210:	00d4      	lsls	r4, r2, #3
 800b212:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b216:	00cb      	lsls	r3, r1, #3
 800b218:	462b      	mov	r3, r5
 800b21a:	3307      	adds	r3, #7
 800b21c:	08db      	lsrs	r3, r3, #3
 800b21e:	00db      	lsls	r3, r3, #3
 800b220:	ebad 0d03 	sub.w	sp, sp, r3
 800b224:	466b      	mov	r3, sp
 800b226:	3300      	adds	r3, #0
 800b228:	60bb      	str	r3, [r7, #8]
	char send_cmd_str[digits + SEND_CMD_LEN];
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	f103 000d 	add.w	r0, r3, #13
 800b230:	1e43      	subs	r3, r0, #1
 800b232:	607b      	str	r3, [r7, #4]
 800b234:	4603      	mov	r3, r0
 800b236:	4619      	mov	r1, r3
 800b238:	f04f 0200 	mov.w	r2, #0
 800b23c:	f04f 0300 	mov.w	r3, #0
 800b240:	f04f 0400 	mov.w	r4, #0
 800b244:	00d4      	lsls	r4, r2, #3
 800b246:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b24a:	00cb      	lsls	r3, r1, #3
 800b24c:	4603      	mov	r3, r0
 800b24e:	4619      	mov	r1, r3
 800b250:	f04f 0200 	mov.w	r2, #0
 800b254:	f04f 0300 	mov.w	r3, #0
 800b258:	f04f 0400 	mov.w	r4, #0
 800b25c:	00d4      	lsls	r4, r2, #3
 800b25e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b262:	00cb      	lsls	r3, r1, #3
 800b264:	4603      	mov	r3, r0
 800b266:	3307      	adds	r3, #7
 800b268:	08db      	lsrs	r3, r3, #3
 800b26a:	00db      	lsls	r3, r3, #3
 800b26c:	ebad 0d03 	sub.w	sp, sp, r3
 800b270:	466b      	mov	r3, sp
 800b272:	3300      	adds	r3, #0
 800b274:	603b      	str	r3, [r7, #0]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", m->url_len + GET_LEN);
 800b276:	6838      	ldr	r0, [r7, #0]
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	689b      	ldr	r3, [r3, #8]
 800b27c:	334e      	adds	r3, #78	; 0x4e
 800b27e:	461a      	mov	r2, r3
 800b280:	4916      	ldr	r1, [pc, #88]	; (800b2dc <get_ok_to_send+0x128>)
 800b282:	f000 fdf5 	bl	800be70 <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 800b286:	6838      	ldr	r0, [r7, #0]
 800b288:	68b9      	ldr	r1, [r7, #8]
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	330d      	adds	r3, #13
 800b28e:	461a      	mov	r2, r3
 800b290:	f7ff fbc8 	bl	800aa24 <str_to_uint>

	// send
	printf("asking to send...\r\n");
 800b294:	4812      	ldr	r0, [pc, #72]	; (800b2e0 <get_ok_to_send+0x12c>)
 800b296:	f000 fdd1 	bl	800be3c <puts>
	memset(esp_recv_buf, 0, 2000);
 800b29a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b29e:	2100      	movs	r1, #0
 800b2a0:	4810      	ldr	r0, [pc, #64]	; (800b2e4 <get_ok_to_send+0x130>)
 800b2a2:	f000 fca6 	bl	800bbf2 <memset>
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 800b2a6:	4b10      	ldr	r3, [pc, #64]	; (800b2e8 <get_ok_to_send+0x134>)
 800b2a8:	6818      	ldr	r0, [r3, #0]
 800b2aa:	68b9      	ldr	r1, [r7, #8]
 800b2ac:	b2aa      	uxth	r2, r5
 800b2ae:	2364      	movs	r3, #100	; 0x64
 800b2b0:	f7f9 feb4 	bl	800501c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800b2b4:	4b0c      	ldr	r3, [pc, #48]	; (800b2e8 <get_ok_to_send+0x134>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b2bc:	4909      	ldr	r1, [pc, #36]	; (800b2e4 <get_ok_to_send+0x130>)
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f7fa f8ae 	bl	8005420 <HAL_UART_Receive_DMA>
 800b2c4:	46b5      	mov	sp, r6
}
 800b2c6:	bf00      	nop
 800b2c8:	371c      	adds	r7, #28
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	20000d30 	.word	0x20000d30
 800b2d4:	20000d20 	.word	0x20000d20
 800b2d8:	200002fc 	.word	0x200002fc
 800b2dc:	0800d69c 	.word	0x0800d69c
 800b2e0:	0800d6ac 	.word	0x0800d6ac
 800b2e4:	2000054c 	.word	0x2000054c
 800b2e8:	20000d24 	.word	0x20000d24

0800b2ec <send_message>:

// have gotten ok to send, so now send the data
void send_message() {
 800b2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2ee:	b087      	sub	sp, #28
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	466b      	mov	r3, sp
 800b2f4:	461e      	mov	r6, r3
	printf("OK TO SEND:\r\n");
 800b2f6:	4847      	ldr	r0, [pc, #284]	; (800b414 <send_message+0x128>)
 800b2f8:	f000 fda0 	bl	800be3c <puts>
	printf("%s\r\n", esp_recv_buf);
 800b2fc:	4946      	ldr	r1, [pc, #280]	; (800b418 <send_message+0x12c>)
 800b2fe:	4847      	ldr	r0, [pc, #284]	; (800b41c <send_message+0x130>)
 800b300:	f000 fd28 	bl	800bd54 <iprintf>
	good_for_send = 0;
 800b304:	4b46      	ldr	r3, [pc, #280]	; (800b420 <send_message+0x134>)
 800b306:	2200      	movs	r2, #0
 800b308:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 1;
 800b30a:	4b46      	ldr	r3, [pc, #280]	; (800b424 <send_message+0x138>)
 800b30c:	2201      	movs	r2, #1
 800b30e:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 800b310:	4b45      	ldr	r3, [pc, #276]	; (800b428 <send_message+0x13c>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	613b      	str	r3, [r7, #16]

	// create "string" to send
	uint8_t data[m->url_len + GET_LEN];
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	689b      	ldr	r3, [r3, #8]
 800b31a:	f103 054e 	add.w	r5, r3, #78	; 0x4e
 800b31e:	1e6b      	subs	r3, r5, #1
 800b320:	617b      	str	r3, [r7, #20]
 800b322:	462b      	mov	r3, r5
 800b324:	4619      	mov	r1, r3
 800b326:	f04f 0200 	mov.w	r2, #0
 800b32a:	f04f 0300 	mov.w	r3, #0
 800b32e:	f04f 0400 	mov.w	r4, #0
 800b332:	00d4      	lsls	r4, r2, #3
 800b334:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b338:	00cb      	lsls	r3, r1, #3
 800b33a:	462b      	mov	r3, r5
 800b33c:	4619      	mov	r1, r3
 800b33e:	f04f 0200 	mov.w	r2, #0
 800b342:	f04f 0300 	mov.w	r3, #0
 800b346:	f04f 0400 	mov.w	r4, #0
 800b34a:	00d4      	lsls	r4, r2, #3
 800b34c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b350:	00cb      	lsls	r3, r1, #3
 800b352:	462b      	mov	r3, r5
 800b354:	3307      	adds	r3, #7
 800b356:	08db      	lsrs	r3, r3, #3
 800b358:	00db      	lsls	r3, r3, #3
 800b35a:	ebad 0d03 	sub.w	sp, sp, r3
 800b35e:	466b      	mov	r3, sp
 800b360:	3300      	adds	r3, #0
 800b362:	60fb      	str	r3, [r7, #12]
	char data_str[m->url_len + GET_LEN];
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	689b      	ldr	r3, [r3, #8]
 800b368:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 800b36c:	1e43      	subs	r3, r0, #1
 800b36e:	60bb      	str	r3, [r7, #8]
 800b370:	4603      	mov	r3, r0
 800b372:	4619      	mov	r1, r3
 800b374:	f04f 0200 	mov.w	r2, #0
 800b378:	f04f 0300 	mov.w	r3, #0
 800b37c:	f04f 0400 	mov.w	r4, #0
 800b380:	00d4      	lsls	r4, r2, #3
 800b382:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b386:	00cb      	lsls	r3, r1, #3
 800b388:	4603      	mov	r3, r0
 800b38a:	4619      	mov	r1, r3
 800b38c:	f04f 0200 	mov.w	r2, #0
 800b390:	f04f 0300 	mov.w	r3, #0
 800b394:	f04f 0400 	mov.w	r4, #0
 800b398:	00d4      	lsls	r4, r2, #3
 800b39a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b39e:	00cb      	lsls	r3, r1, #3
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	3307      	adds	r3, #7
 800b3a4:	08db      	lsrs	r3, r3, #3
 800b3a6:	00db      	lsls	r3, r3, #3
 800b3a8:	ebad 0d03 	sub.w	sp, sp, r3
 800b3ac:	466b      	mov	r3, sp
 800b3ae:	3300      	adds	r3, #0
 800b3b0:	607b      	str	r3, [r7, #4]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\nConnection: keep-alive\r\n\r\n", m->url);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	685b      	ldr	r3, [r3, #4]
 800b3b8:	461a      	mov	r2, r3
 800b3ba:	491c      	ldr	r1, [pc, #112]	; (800b42c <send_message+0x140>)
 800b3bc:	f000 fd58 	bl	800be70 <siprintf>
	str_to_uint(data_str, data, m->url_len + GET_LEN);
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	68f9      	ldr	r1, [r7, #12]
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	689b      	ldr	r3, [r3, #8]
 800b3c8:	334e      	adds	r3, #78	; 0x4e
 800b3ca:	461a      	mov	r2, r3
 800b3cc:	f7ff fb2a 	bl	800aa24 <str_to_uint>

	// send
	printf("sending...\r\n");
 800b3d0:	4817      	ldr	r0, [pc, #92]	; (800b430 <send_message+0x144>)
 800b3d2:	f000 fd33 	bl	800be3c <puts>
	printf("To send:\r\n%s\r\n", data_str);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	4619      	mov	r1, r3
 800b3da:	4816      	ldr	r0, [pc, #88]	; (800b434 <send_message+0x148>)
 800b3dc:	f000 fcba 	bl	800bd54 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 800b3e0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	480c      	ldr	r0, [pc, #48]	; (800b418 <send_message+0x12c>)
 800b3e8:	f000 fc03 	bl	800bbf2 <memset>
	HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 800b3ec:	4b12      	ldr	r3, [pc, #72]	; (800b438 <send_message+0x14c>)
 800b3ee:	6818      	ldr	r0, [r3, #0]
 800b3f0:	68f9      	ldr	r1, [r7, #12]
 800b3f2:	b2aa      	uxth	r2, r5
 800b3f4:	2364      	movs	r3, #100	; 0x64
 800b3f6:	f7f9 fe11 	bl	800501c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800b3fa:	4b0f      	ldr	r3, [pc, #60]	; (800b438 <send_message+0x14c>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b402:	4905      	ldr	r1, [pc, #20]	; (800b418 <send_message+0x12c>)
 800b404:	4618      	mov	r0, r3
 800b406:	f7fa f80b 	bl	8005420 <HAL_UART_Receive_DMA>
 800b40a:	46b5      	mov	sp, r6
}
 800b40c:	bf00      	nop
 800b40e:	371c      	adds	r7, #28
 800b410:	46bd      	mov	sp, r7
 800b412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b414:	0800d6c0 	.word	0x0800d6c0
 800b418:	2000054c 	.word	0x2000054c
 800b41c:	0800d418 	.word	0x0800d418
 800b420:	20000d2c 	.word	0x20000d2c
 800b424:	20000544 	.word	0x20000544
 800b428:	200002fc 	.word	0x200002fc
 800b42c:	0800d6d0 	.word	0x0800d6d0
 800b430:	0800d724 	.word	0x0800d724
 800b434:	0800d730 	.word	0x0800d730
 800b438:	20000d24 	.word	0x20000d24

0800b43c <handle_message_response>:

// have gotten a reponse from the web server
// determine the type and handle appropriately
void handle_message_response() {
 800b43c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b43e:	b0ab      	sub	sp, #172	; 0xac
 800b440:	af04      	add	r7, sp, #16
 800b442:	466b      	mov	r3, sp
 800b444:	461e      	mov	r6, r3
	printf("Response: %s\r\n", esp_recv_buf);
 800b446:	49aa      	ldr	r1, [pc, #680]	; (800b6f0 <handle_message_response+0x2b4>)
 800b448:	48aa      	ldr	r0, [pc, #680]	; (800b6f4 <handle_message_response+0x2b8>)
 800b44a:	f000 fc83 	bl	800bd54 <iprintf>
	WifiMessage *m = message_queue_head;
 800b44e:	4baa      	ldr	r3, [pc, #680]	; (800b6f8 <handle_message_response+0x2bc>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// if not ok, abandon
	if (strstr(esp_recv_buf, "HTTP/1.1 200 OK") == NULL) {
 800b456:	49a9      	ldr	r1, [pc, #676]	; (800b6fc <handle_message_response+0x2c0>)
 800b458:	48a5      	ldr	r0, [pc, #660]	; (800b6f0 <handle_message_response+0x2b4>)
 800b45a:	f000 fd5c 	bl	800bf16 <strstr>
 800b45e:	4603      	mov	r3, r0
 800b460:	2b00      	cmp	r3, #0
 800b462:	d136      	bne.n	800b4d2 <handle_message_response+0x96>
		printf("HTTP ERROR\r\n");
 800b464:	48a6      	ldr	r0, [pc, #664]	; (800b700 <handle_message_response+0x2c4>)
 800b466:	f000 fce9 	bl	800be3c <puts>
		char error[19];
		sprintf(error, "ERROR: HTTP FAIL %d", m->type);
 800b46a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b46e:	681a      	ldr	r2, [r3, #0]
 800b470:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800b474:	49a3      	ldr	r1, [pc, #652]	; (800b704 <handle_message_response+0x2c8>)
 800b476:	4618      	mov	r0, r3
 800b478:	f000 fcfa 	bl	800be70 <siprintf>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800b47c:	4ba2      	ldr	r3, [pc, #648]	; (800b708 <handle_message_response+0x2cc>)
 800b47e:	6818      	ldr	r0, [r3, #0]
 800b480:	4ba2      	ldr	r3, [pc, #648]	; (800b70c <handle_message_response+0x2d0>)
 800b482:	6819      	ldr	r1, [r3, #0]
 800b484:	4ba2      	ldr	r3, [pc, #648]	; (800b710 <handle_message_response+0x2d4>)
 800b486:	681a      	ldr	r2, [r3, #0]
 800b488:	4ba2      	ldr	r3, [pc, #648]	; (800b714 <handle_message_response+0x2d8>)
 800b48a:	681c      	ldr	r4, [r3, #0]
 800b48c:	2300      	movs	r3, #0
 800b48e:	9303      	str	r3, [sp, #12]
 800b490:	2300      	movs	r3, #0
 800b492:	9302      	str	r3, [sp, #8]
 800b494:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800b498:	9301      	str	r3, [sp, #4]
 800b49a:	4b9f      	ldr	r3, [pc, #636]	; (800b718 <handle_message_response+0x2dc>)
 800b49c:	9300      	str	r3, [sp, #0]
 800b49e:	4623      	mov	r3, r4
 800b4a0:	f7fb fe46 	bl	8007130 <main_display_info>
		message_queue_head = message_queue_head->next;
 800b4a4:	4b94      	ldr	r3, [pc, #592]	; (800b6f8 <handle_message_response+0x2bc>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	68db      	ldr	r3, [r3, #12]
 800b4aa:	4a93      	ldr	r2, [pc, #588]	; (800b6f8 <handle_message_response+0x2bc>)
 800b4ac:	6013      	str	r3, [r2, #0]
		free(m->url);
 800b4ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f000 fb89 	bl	800bbcc <free>
		free(m);
 800b4ba:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800b4be:	f000 fb85 	bl	800bbcc <free>
		message_pending_handling = 0;
 800b4c2:	4b96      	ldr	r3, [pc, #600]	; (800b71c <handle_message_response+0x2e0>)
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 800b4c8:	4b95      	ldr	r3, [pc, #596]	; (800b720 <handle_message_response+0x2e4>)
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	601a      	str	r2, [r3, #0]
		return;
 800b4ce:	bf00      	nop
 800b4d0:	e26c      	b.n	800b9ac <handle_message_response+0x570>
	}

	// get JSON out of repsonse
	char* start = index(esp_recv_buf, '{');
 800b4d2:	217b      	movs	r1, #123	; 0x7b
 800b4d4:	4886      	ldr	r0, [pc, #536]	; (800b6f0 <handle_message_response+0x2b4>)
 800b4d6:	f000 fb4b 	bl	800bb70 <index>
 800b4da:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	char* end = rindex(esp_recv_buf, '}');
 800b4de:	217d      	movs	r1, #125	; 0x7d
 800b4e0:	4883      	ldr	r0, [pc, #524]	; (800b6f0 <handle_message_response+0x2b4>)
 800b4e2:	f000 fcb3 	bl	800be4c <rindex>
 800b4e6:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
	int json_len = end-start + 1;
 800b4ea:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b4ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b4f2:	1ad3      	subs	r3, r2, r3
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	printf("JSON length: %d\r\n", json_len);
 800b4fa:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800b4fe:	4889      	ldr	r0, [pc, #548]	; (800b724 <handle_message_response+0x2e8>)
 800b500:	f000 fc28 	bl	800bd54 <iprintf>
	if (json_len <= 0) {
 800b504:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b508:	2b00      	cmp	r3, #0
 800b50a:	dc36      	bgt.n	800b57a <handle_message_response+0x13e>
		printf("ERROR: JSON NOT FOUND IN STRING\r\n");
 800b50c:	4886      	ldr	r0, [pc, #536]	; (800b728 <handle_message_response+0x2ec>)
 800b50e:	f000 fc95 	bl	800be3c <puts>
		char error[18];
		sprintf(error, "ERROR: JSON DNE %d", m->type);
 800b512:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b516:	681a      	ldr	r2, [r3, #0]
 800b518:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800b51c:	4983      	ldr	r1, [pc, #524]	; (800b72c <handle_message_response+0x2f0>)
 800b51e:	4618      	mov	r0, r3
 800b520:	f000 fca6 	bl	800be70 <siprintf>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800b524:	4b78      	ldr	r3, [pc, #480]	; (800b708 <handle_message_response+0x2cc>)
 800b526:	6818      	ldr	r0, [r3, #0]
 800b528:	4b78      	ldr	r3, [pc, #480]	; (800b70c <handle_message_response+0x2d0>)
 800b52a:	6819      	ldr	r1, [r3, #0]
 800b52c:	4b78      	ldr	r3, [pc, #480]	; (800b710 <handle_message_response+0x2d4>)
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	4b78      	ldr	r3, [pc, #480]	; (800b714 <handle_message_response+0x2d8>)
 800b532:	681c      	ldr	r4, [r3, #0]
 800b534:	2300      	movs	r3, #0
 800b536:	9303      	str	r3, [sp, #12]
 800b538:	2300      	movs	r3, #0
 800b53a:	9302      	str	r3, [sp, #8]
 800b53c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800b540:	9301      	str	r3, [sp, #4]
 800b542:	4b75      	ldr	r3, [pc, #468]	; (800b718 <handle_message_response+0x2dc>)
 800b544:	9300      	str	r3, [sp, #0]
 800b546:	4623      	mov	r3, r4
 800b548:	f7fb fdf2 	bl	8007130 <main_display_info>
		message_queue_head = message_queue_head->next;
 800b54c:	4b6a      	ldr	r3, [pc, #424]	; (800b6f8 <handle_message_response+0x2bc>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	68db      	ldr	r3, [r3, #12]
 800b552:	4a69      	ldr	r2, [pc, #420]	; (800b6f8 <handle_message_response+0x2bc>)
 800b554:	6013      	str	r3, [r2, #0]
		free(m->url);
 800b556:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	4618      	mov	r0, r3
 800b55e:	f000 fb35 	bl	800bbcc <free>
		free(m);
 800b562:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800b566:	f000 fb31 	bl	800bbcc <free>
		message_pending_handling = 0;
 800b56a:	4b6c      	ldr	r3, [pc, #432]	; (800b71c <handle_message_response+0x2e0>)
 800b56c:	2200      	movs	r2, #0
 800b56e:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 800b570:	4b6b      	ldr	r3, [pc, #428]	; (800b720 <handle_message_response+0x2e4>)
 800b572:	2201      	movs	r2, #1
 800b574:	601a      	str	r2, [r3, #0]
		return;
 800b576:	bf00      	nop
 800b578:	e218      	b.n	800b9ac <handle_message_response+0x570>
	}
	char json[json_len+1];
 800b57a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b57e:	1c58      	adds	r0, r3, #1
 800b580:	1e43      	subs	r3, r0, #1
 800b582:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b586:	4603      	mov	r3, r0
 800b588:	4619      	mov	r1, r3
 800b58a:	f04f 0200 	mov.w	r2, #0
 800b58e:	f04f 0300 	mov.w	r3, #0
 800b592:	f04f 0400 	mov.w	r4, #0
 800b596:	00d4      	lsls	r4, r2, #3
 800b598:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b59c:	00cb      	lsls	r3, r1, #3
 800b59e:	4603      	mov	r3, r0
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	f04f 0200 	mov.w	r2, #0
 800b5a6:	f04f 0300 	mov.w	r3, #0
 800b5aa:	f04f 0400 	mov.w	r4, #0
 800b5ae:	00d4      	lsls	r4, r2, #3
 800b5b0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b5b4:	00cb      	lsls	r3, r1, #3
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	3307      	adds	r3, #7
 800b5ba:	08db      	lsrs	r3, r3, #3
 800b5bc:	00db      	lsls	r3, r3, #3
 800b5be:	ebad 0d03 	sub.w	sp, sp, r3
 800b5c2:	ab04      	add	r3, sp, #16
 800b5c4:	3300      	adds	r3, #0
 800b5c6:	67fb      	str	r3, [r7, #124]	; 0x7c
	memcpy(json, start, json_len);
 800b5c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b5ca:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800b5ce:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	f000 fb02 	bl	800bbdc <memcpy>
	json[json_len] = 0;
 800b5d8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800b5da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b5de:	4413      	add	r3, r2
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	701a      	strb	r2, [r3, #0]
	printf("JSON string: %s\r\n", json);
 800b5e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b5e6:	4619      	mov	r1, r3
 800b5e8:	4851      	ldr	r0, [pc, #324]	; (800b730 <handle_message_response+0x2f4>)
 800b5ea:	f000 fbb3 	bl	800bd54 <iprintf>

	// determine type
	if (m->type == 1) { // QR scan
 800b5ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	2b01      	cmp	r3, #1
 800b5f6:	f040 8135 	bne.w	800b864 <handle_message_response+0x428>
		printf("WAS QR SCAN\r\n");
 800b5fa:	484e      	ldr	r0, [pc, #312]	; (800b734 <handle_message_response+0x2f8>)
 800b5fc:	f000 fc1e 	bl	800be3c <puts>
		barcode_server_msg* parsed_message = barcode_parse_json(esp_recv_buf);
 800b600:	483b      	ldr	r0, [pc, #236]	; (800b6f0 <handle_message_response+0x2b4>)
 800b602:	f7fc faad 	bl	8007b60 <barcode_parse_json>
 800b606:	6738      	str	r0, [r7, #112]	; 0x70
		if (parsed_message == NULL) {
 800b608:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d120      	bne.n	800b650 <handle_message_response+0x214>
			printf("FAILED TO PARSE JSON\r\n");
 800b60e:	484a      	ldr	r0, [pc, #296]	; (800b738 <handle_message_response+0x2fc>)
 800b610:	f000 fc14 	bl	800be3c <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 800b614:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b61e:	4947      	ldr	r1, [pc, #284]	; (800b73c <handle_message_response+0x300>)
 800b620:	4618      	mov	r0, r3
 800b622:	f000 fc25 	bl	800be70 <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800b626:	4b38      	ldr	r3, [pc, #224]	; (800b708 <handle_message_response+0x2cc>)
 800b628:	6818      	ldr	r0, [r3, #0]
 800b62a:	4b38      	ldr	r3, [pc, #224]	; (800b70c <handle_message_response+0x2d0>)
 800b62c:	6819      	ldr	r1, [r3, #0]
 800b62e:	4b38      	ldr	r3, [pc, #224]	; (800b710 <handle_message_response+0x2d4>)
 800b630:	681a      	ldr	r2, [r3, #0]
 800b632:	4b38      	ldr	r3, [pc, #224]	; (800b714 <handle_message_response+0x2d8>)
 800b634:	681c      	ldr	r4, [r3, #0]
 800b636:	2300      	movs	r3, #0
 800b638:	9303      	str	r3, [sp, #12]
 800b63a:	2300      	movs	r3, #0
 800b63c:	9302      	str	r3, [sp, #8]
 800b63e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b642:	9301      	str	r3, [sp, #4]
 800b644:	4b34      	ldr	r3, [pc, #208]	; (800b718 <handle_message_response+0x2dc>)
 800b646:	9300      	str	r3, [sp, #0]
 800b648:	4623      	mov	r3, r4
 800b64a:	f7fb fd71 	bl	8007130 <main_display_info>
 800b64e:	e193      	b.n	800b978 <handle_message_response+0x53c>
		} else {
			print_out_barcode_msg(parsed_message);
 800b650:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800b652:	f7fc ff3d 	bl	80084d0 <print_out_barcode_msg>
			if (parsed_message->isCheckingIn == true) { // take temps
 800b656:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b658:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800b65c:	2b01      	cmp	r3, #1
 800b65e:	f040 80c9 	bne.w	800b7f4 <handle_message_response+0x3b8>
				printf("CHECKING IN\r\n");
 800b662:	4837      	ldr	r0, [pc, #220]	; (800b740 <handle_message_response+0x304>)
 800b664:	f000 fbea 	bl	800be3c <puts>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Welcome:", parsed_message->customer.name, "Place your forehead near the sensor", "at the top of the kiosk");
 800b668:	4b27      	ldr	r3, [pc, #156]	; (800b708 <handle_message_response+0x2cc>)
 800b66a:	6818      	ldr	r0, [r3, #0]
 800b66c:	4b27      	ldr	r3, [pc, #156]	; (800b70c <handle_message_response+0x2d0>)
 800b66e:	6819      	ldr	r1, [r3, #0]
 800b670:	4b27      	ldr	r3, [pc, #156]	; (800b710 <handle_message_response+0x2d4>)
 800b672:	681c      	ldr	r4, [r3, #0]
 800b674:	4b27      	ldr	r3, [pc, #156]	; (800b714 <handle_message_response+0x2d8>)
 800b676:	681d      	ldr	r5, [r3, #0]
 800b678:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b67a:	3304      	adds	r3, #4
 800b67c:	4a31      	ldr	r2, [pc, #196]	; (800b744 <handle_message_response+0x308>)
 800b67e:	9203      	str	r2, [sp, #12]
 800b680:	4a31      	ldr	r2, [pc, #196]	; (800b748 <handle_message_response+0x30c>)
 800b682:	9202      	str	r2, [sp, #8]
 800b684:	9301      	str	r3, [sp, #4]
 800b686:	4b31      	ldr	r3, [pc, #196]	; (800b74c <handle_message_response+0x310>)
 800b688:	9300      	str	r3, [sp, #0]
 800b68a:	462b      	mov	r3, r5
 800b68c:	4622      	mov	r2, r4
 800b68e:	f7fb fd4f 	bl	8007130 <main_display_info>
				int i;
				HAL_Delay(5000);
 800b692:	f241 3088 	movw	r0, #5000	; 0x1388
 800b696:	f7f5 fc01 	bl	8000e9c <HAL_Delay>
				for (i = 0; i < parsed_message->customer.numPeople; ++i) {
 800b69a:	2300      	movs	r3, #0
 800b69c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b6a0:	e09f      	b.n	800b7e2 <handle_message_response+0x3a6>
					int temp = fake_temp();
 800b6a2:	f7ff f9dd 	bl	800aa60 <fake_temp>
 800b6a6:	66f8      	str	r0, [r7, #108]	; 0x6c
					char temp_str[4];
					sprintf(temp_str, "%d", temp);
 800b6a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b6ae:	4928      	ldr	r1, [pc, #160]	; (800b750 <handle_message_response+0x314>)
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f000 fbdd 	bl	800be70 <siprintf>
					if (temp > TEMP_MAX) { // fever
 800b6b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6b8:	2b65      	cmp	r3, #101	; 0x65
 800b6ba:	dd51      	ble.n	800b760 <handle_message_response+0x324>
						printf("TEMPERATURE TOO HIGH\r\n");
 800b6bc:	4825      	ldr	r0, [pc, #148]	; (800b754 <handle_message_response+0x318>)
 800b6be:	f000 fbbd 	bl	800be3c <puts>
						main_display_info(display_handle, num_in_store, queue_length, store_capacity, temp_str, "TEMPERATURE IS TOO HIGH", "SEEK STAFF ASSISTANCE", NULL);
 800b6c2:	4b11      	ldr	r3, [pc, #68]	; (800b708 <handle_message_response+0x2cc>)
 800b6c4:	6818      	ldr	r0, [r3, #0]
 800b6c6:	4b11      	ldr	r3, [pc, #68]	; (800b70c <handle_message_response+0x2d0>)
 800b6c8:	6819      	ldr	r1, [r3, #0]
 800b6ca:	4b11      	ldr	r3, [pc, #68]	; (800b710 <handle_message_response+0x2d4>)
 800b6cc:	681a      	ldr	r2, [r3, #0]
 800b6ce:	4b11      	ldr	r3, [pc, #68]	; (800b714 <handle_message_response+0x2d8>)
 800b6d0:	681c      	ldr	r4, [r3, #0]
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	9303      	str	r3, [sp, #12]
 800b6d6:	4b20      	ldr	r3, [pc, #128]	; (800b758 <handle_message_response+0x31c>)
 800b6d8:	9302      	str	r3, [sp, #8]
 800b6da:	4b20      	ldr	r3, [pc, #128]	; (800b75c <handle_message_response+0x320>)
 800b6dc:	9301      	str	r3, [sp, #4]
 800b6de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6e2:	9300      	str	r3, [sp, #0]
 800b6e4:	4623      	mov	r3, r4
 800b6e6:	f7fb fd23 	bl	8007130 <main_display_info>
						send_tempError();
 800b6ea:	f000 f9e1 	bl	800bab0 <send_tempError>
 800b6ee:	e073      	b.n	800b7d8 <handle_message_response+0x39c>
 800b6f0:	2000054c 	.word	0x2000054c
 800b6f4:	0800d740 	.word	0x0800d740
 800b6f8:	200002fc 	.word	0x200002fc
 800b6fc:	0800d750 	.word	0x0800d750
 800b700:	0800d760 	.word	0x0800d760
 800b704:	0800d76c 	.word	0x0800d76c
 800b708:	200002f8 	.word	0x200002f8
 800b70c:	20000d38 	.word	0x20000d38
 800b710:	20000d34 	.word	0x20000d34
 800b714:	20000d1c 	.word	0x20000d1c
 800b718:	0800d448 	.word	0x0800d448
 800b71c:	20000548 	.word	0x20000548
 800b720:	20000d30 	.word	0x20000d30
 800b724:	0800d780 	.word	0x0800d780
 800b728:	0800d794 	.word	0x0800d794
 800b72c:	0800d7b8 	.word	0x0800d7b8
 800b730:	0800d7cc 	.word	0x0800d7cc
 800b734:	0800d7e0 	.word	0x0800d7e0
 800b738:	0800d7f0 	.word	0x0800d7f0
 800b73c:	0800d808 	.word	0x0800d808
 800b740:	0800d81c 	.word	0x0800d81c
 800b744:	0800d82c 	.word	0x0800d82c
 800b748:	0800d844 	.word	0x0800d844
 800b74c:	0800d868 	.word	0x0800d868
 800b750:	0800d874 	.word	0x0800d874
 800b754:	0800d878 	.word	0x0800d878
 800b758:	0800d890 	.word	0x0800d890
 800b75c:	0800d8a8 	.word	0x0800d8a8
					} else if (temp < TEMP_MIN) { // likely not a real temp, too low
 800b760:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b762:	2b59      	cmp	r3, #89	; 0x59
 800b764:	dc1c      	bgt.n	800b7a0 <handle_message_response+0x364>
						printf("TEMPERATURE TOO LOW TRY AGAIN\r\n");
 800b766:	4893      	ldr	r0, [pc, #588]	; (800b9b4 <handle_message_response+0x578>)
 800b768:	f000 fb68 	bl	800be3c <puts>
						main_display_info(display_handle, num_in_store, queue_length, store_capacity, temp_str, "Temperature too low", "Please get closer", "or ask for assistance");
 800b76c:	4b92      	ldr	r3, [pc, #584]	; (800b9b8 <handle_message_response+0x57c>)
 800b76e:	6818      	ldr	r0, [r3, #0]
 800b770:	4b92      	ldr	r3, [pc, #584]	; (800b9bc <handle_message_response+0x580>)
 800b772:	6819      	ldr	r1, [r3, #0]
 800b774:	4b92      	ldr	r3, [pc, #584]	; (800b9c0 <handle_message_response+0x584>)
 800b776:	681a      	ldr	r2, [r3, #0]
 800b778:	4b92      	ldr	r3, [pc, #584]	; (800b9c4 <handle_message_response+0x588>)
 800b77a:	681c      	ldr	r4, [r3, #0]
 800b77c:	4b92      	ldr	r3, [pc, #584]	; (800b9c8 <handle_message_response+0x58c>)
 800b77e:	9303      	str	r3, [sp, #12]
 800b780:	4b92      	ldr	r3, [pc, #584]	; (800b9cc <handle_message_response+0x590>)
 800b782:	9302      	str	r3, [sp, #8]
 800b784:	4b92      	ldr	r3, [pc, #584]	; (800b9d0 <handle_message_response+0x594>)
 800b786:	9301      	str	r3, [sp, #4]
 800b788:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b78c:	9300      	str	r3, [sp, #0]
 800b78e:	4623      	mov	r3, r4
 800b790:	f7fb fcce 	bl	8007130 <main_display_info>
						--i;
 800b794:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b798:	3b01      	subs	r3, #1
 800b79a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b79e:	e01b      	b.n	800b7d8 <handle_message_response+0x39c>
					} else { // in bounds
						printf("TEMPERATURE OK PLEASE ENTER\r\n");
 800b7a0:	488c      	ldr	r0, [pc, #560]	; (800b9d4 <handle_message_response+0x598>)
 800b7a2:	f000 fb4b 	bl	800be3c <puts>
						main_display_info(display_handle, num_in_store, queue_length, store_capacity, temp_str, "Temperature check ok!", "Enter when ready", NULL);
 800b7a6:	4b84      	ldr	r3, [pc, #528]	; (800b9b8 <handle_message_response+0x57c>)
 800b7a8:	6818      	ldr	r0, [r3, #0]
 800b7aa:	4b84      	ldr	r3, [pc, #528]	; (800b9bc <handle_message_response+0x580>)
 800b7ac:	6819      	ldr	r1, [r3, #0]
 800b7ae:	4b84      	ldr	r3, [pc, #528]	; (800b9c0 <handle_message_response+0x584>)
 800b7b0:	681a      	ldr	r2, [r3, #0]
 800b7b2:	4b84      	ldr	r3, [pc, #528]	; (800b9c4 <handle_message_response+0x588>)
 800b7b4:	681c      	ldr	r4, [r3, #0]
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	9303      	str	r3, [sp, #12]
 800b7ba:	4b87      	ldr	r3, [pc, #540]	; (800b9d8 <handle_message_response+0x59c>)
 800b7bc:	9302      	str	r3, [sp, #8]
 800b7be:	4b87      	ldr	r3, [pc, #540]	; (800b9dc <handle_message_response+0x5a0>)
 800b7c0:	9301      	str	r3, [sp, #4]
 800b7c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b7c6:	9300      	str	r3, [sp, #0]
 800b7c8:	4623      	mov	r3, r4
 800b7ca:	f7fb fcb1 	bl	8007130 <main_display_info>
						++valid_entries;
 800b7ce:	4b84      	ldr	r3, [pc, #528]	; (800b9e0 <handle_message_response+0x5a4>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	4a82      	ldr	r2, [pc, #520]	; (800b9e0 <handle_message_response+0x5a4>)
 800b7d6:	6013      	str	r3, [r2, #0]
				for (i = 0; i < parsed_message->customer.numPeople; ++i) {
 800b7d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b7dc:	3301      	adds	r3, #1
 800b7de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b7e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b7e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b7e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b7ec:	429a      	cmp	r2, r3
 800b7ee:	f6ff af58 	blt.w	800b6a2 <handle_message_response+0x266>
 800b7f2:	e033      	b.n	800b85c <handle_message_response+0x420>
					}
				}
			} else if (parsed_message->customer.numPeople == 0) { // can only occur on first scan
 800b7f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b7f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d116      	bne.n	800b82c <handle_message_response+0x3f0>
				printf("FIRST SCAN, WELCOME TO QUEUE\r\n");
 800b7fe:	4879      	ldr	r0, [pc, #484]	; (800b9e4 <handle_message_response+0x5a8>)
 800b800:	f000 fb1c 	bl	800be3c <puts>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Welcome to the ABC Store!", "You are now in the Virtual Queue!", NULL, NULL);
 800b804:	4b6c      	ldr	r3, [pc, #432]	; (800b9b8 <handle_message_response+0x57c>)
 800b806:	6818      	ldr	r0, [r3, #0]
 800b808:	4b6c      	ldr	r3, [pc, #432]	; (800b9bc <handle_message_response+0x580>)
 800b80a:	6819      	ldr	r1, [r3, #0]
 800b80c:	4b6c      	ldr	r3, [pc, #432]	; (800b9c0 <handle_message_response+0x584>)
 800b80e:	681a      	ldr	r2, [r3, #0]
 800b810:	4b6c      	ldr	r3, [pc, #432]	; (800b9c4 <handle_message_response+0x588>)
 800b812:	681c      	ldr	r4, [r3, #0]
 800b814:	2300      	movs	r3, #0
 800b816:	9303      	str	r3, [sp, #12]
 800b818:	2300      	movs	r3, #0
 800b81a:	9302      	str	r3, [sp, #8]
 800b81c:	4b72      	ldr	r3, [pc, #456]	; (800b9e8 <handle_message_response+0x5ac>)
 800b81e:	9301      	str	r3, [sp, #4]
 800b820:	4b72      	ldr	r3, [pc, #456]	; (800b9ec <handle_message_response+0x5b0>)
 800b822:	9300      	str	r3, [sp, #0]
 800b824:	4623      	mov	r3, r4
 800b826:	f7fb fc83 	bl	8007130 <main_display_info>
 800b82a:	e017      	b.n	800b85c <handle_message_response+0x420>
			} else {
				printf("NOT YOUR TURN\r\n");
 800b82c:	4870      	ldr	r0, [pc, #448]	; (800b9f0 <handle_message_response+0x5b4>)
 800b82e:	f000 fb05 	bl	800be3c <puts>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Sorry,", parsed_message->customer.name, "It is not your turn to enter.", "Check your device for your place in the queue.");
 800b832:	4b61      	ldr	r3, [pc, #388]	; (800b9b8 <handle_message_response+0x57c>)
 800b834:	6818      	ldr	r0, [r3, #0]
 800b836:	4b61      	ldr	r3, [pc, #388]	; (800b9bc <handle_message_response+0x580>)
 800b838:	6819      	ldr	r1, [r3, #0]
 800b83a:	4b61      	ldr	r3, [pc, #388]	; (800b9c0 <handle_message_response+0x584>)
 800b83c:	681c      	ldr	r4, [r3, #0]
 800b83e:	4b61      	ldr	r3, [pc, #388]	; (800b9c4 <handle_message_response+0x588>)
 800b840:	681d      	ldr	r5, [r3, #0]
 800b842:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b844:	3304      	adds	r3, #4
 800b846:	4a6b      	ldr	r2, [pc, #428]	; (800b9f4 <handle_message_response+0x5b8>)
 800b848:	9203      	str	r2, [sp, #12]
 800b84a:	4a6b      	ldr	r2, [pc, #428]	; (800b9f8 <handle_message_response+0x5bc>)
 800b84c:	9202      	str	r2, [sp, #8]
 800b84e:	9301      	str	r3, [sp, #4]
 800b850:	4b6a      	ldr	r3, [pc, #424]	; (800b9fc <handle_message_response+0x5c0>)
 800b852:	9300      	str	r3, [sp, #0]
 800b854:	462b      	mov	r3, r5
 800b856:	4622      	mov	r2, r4
 800b858:	f7fb fc6a 	bl	8007130 <main_display_info>
			}
			free(parsed_message);
 800b85c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800b85e:	f000 f9b5 	bl	800bbcc <free>
 800b862:	e089      	b.n	800b978 <handle_message_response+0x53c>
		}
	} else if (m->type == 2) { // things w/o data - entry, exit, tempError, unauthEntry
 800b864:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d131      	bne.n	800b8d2 <handle_message_response+0x496>
		printf("WAS NO DATA TYPE (ENTRY, EXIT, TEMP ERROR, UNAUTH ENTRY)\r\n");
 800b86e:	4864      	ldr	r0, [pc, #400]	; (800ba00 <handle_message_response+0x5c4>)
 800b870:	f000 fae4 	bl	800be3c <puts>
		no_data_server_msg* parsed_message = no_data_parse_json(esp_recv_buf);
 800b874:	4863      	ldr	r0, [pc, #396]	; (800ba04 <handle_message_response+0x5c8>)
 800b876:	f7fc fbad 	bl	8007fd4 <no_data_parse_json>
 800b87a:	6778      	str	r0, [r7, #116]	; 0x74
		if (parsed_message == NULL) {
 800b87c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d120      	bne.n	800b8c4 <handle_message_response+0x488>
			printf("FAILED TO PARSE JSON\r\n");
 800b882:	4861      	ldr	r0, [pc, #388]	; (800ba08 <handle_message_response+0x5cc>)
 800b884:	f000 fada 	bl	800be3c <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 800b888:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	f107 0318 	add.w	r3, r7, #24
 800b892:	495e      	ldr	r1, [pc, #376]	; (800ba0c <handle_message_response+0x5d0>)
 800b894:	4618      	mov	r0, r3
 800b896:	f000 faeb 	bl	800be70 <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800b89a:	4b47      	ldr	r3, [pc, #284]	; (800b9b8 <handle_message_response+0x57c>)
 800b89c:	6818      	ldr	r0, [r3, #0]
 800b89e:	4b47      	ldr	r3, [pc, #284]	; (800b9bc <handle_message_response+0x580>)
 800b8a0:	6819      	ldr	r1, [r3, #0]
 800b8a2:	4b47      	ldr	r3, [pc, #284]	; (800b9c0 <handle_message_response+0x584>)
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	4b47      	ldr	r3, [pc, #284]	; (800b9c4 <handle_message_response+0x588>)
 800b8a8:	681c      	ldr	r4, [r3, #0]
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	9303      	str	r3, [sp, #12]
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	9302      	str	r3, [sp, #8]
 800b8b2:	f107 0318 	add.w	r3, r7, #24
 800b8b6:	9301      	str	r3, [sp, #4]
 800b8b8:	4b55      	ldr	r3, [pc, #340]	; (800ba10 <handle_message_response+0x5d4>)
 800b8ba:	9300      	str	r3, [sp, #0]
 800b8bc:	4623      	mov	r3, r4
 800b8be:	f7fb fc37 	bl	8007130 <main_display_info>
 800b8c2:	e059      	b.n	800b978 <handle_message_response+0x53c>
		} else {
			print_out_no_data_msg(parsed_message);
 800b8c4:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800b8c6:	f7fc fe3d 	bl	8008544 <print_out_no_data_msg>
			free(parsed_message);
 800b8ca:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800b8cc:	f000 f97e 	bl	800bbcc <free>
 800b8d0:	e052      	b.n	800b978 <handle_message_response+0x53c>
		}
	} else if (m->type == 3) { // status for display
 800b8d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	2b03      	cmp	r3, #3
 800b8da:	d14d      	bne.n	800b978 <handle_message_response+0x53c>
		printf("WAS STATUS\r\n");
 800b8dc:	484d      	ldr	r0, [pc, #308]	; (800ba14 <handle_message_response+0x5d8>)
 800b8de:	f000 faad 	bl	800be3c <puts>
		status_server_msg* parsed_message = status_parse_json(esp_recv_buf);
 800b8e2:	4848      	ldr	r0, [pc, #288]	; (800ba04 <handle_message_response+0x5c8>)
 800b8e4:	f7fc fc5a 	bl	800819c <status_parse_json>
 800b8e8:	67b8      	str	r0, [r7, #120]	; 0x78
		if (parsed_message == NULL) {
 800b8ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d11e      	bne.n	800b92e <handle_message_response+0x4f2>
			printf("FAILED TO PARSE JSON\r\n");
 800b8f0:	4845      	ldr	r0, [pc, #276]	; (800ba08 <handle_message_response+0x5cc>)
 800b8f2:	f000 faa3 	bl	800be3c <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 800b8f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b8fa:	681a      	ldr	r2, [r3, #0]
 800b8fc:	1d3b      	adds	r3, r7, #4
 800b8fe:	4943      	ldr	r1, [pc, #268]	; (800ba0c <handle_message_response+0x5d0>)
 800b900:	4618      	mov	r0, r3
 800b902:	f000 fab5 	bl	800be70 <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800b906:	4b2c      	ldr	r3, [pc, #176]	; (800b9b8 <handle_message_response+0x57c>)
 800b908:	6818      	ldr	r0, [r3, #0]
 800b90a:	4b2c      	ldr	r3, [pc, #176]	; (800b9bc <handle_message_response+0x580>)
 800b90c:	6819      	ldr	r1, [r3, #0]
 800b90e:	4b2c      	ldr	r3, [pc, #176]	; (800b9c0 <handle_message_response+0x584>)
 800b910:	681a      	ldr	r2, [r3, #0]
 800b912:	4b2c      	ldr	r3, [pc, #176]	; (800b9c4 <handle_message_response+0x588>)
 800b914:	681c      	ldr	r4, [r3, #0]
 800b916:	2300      	movs	r3, #0
 800b918:	9303      	str	r3, [sp, #12]
 800b91a:	2300      	movs	r3, #0
 800b91c:	9302      	str	r3, [sp, #8]
 800b91e:	1d3b      	adds	r3, r7, #4
 800b920:	9301      	str	r3, [sp, #4]
 800b922:	4b3b      	ldr	r3, [pc, #236]	; (800ba10 <handle_message_response+0x5d4>)
 800b924:	9300      	str	r3, [sp, #0]
 800b926:	4623      	mov	r3, r4
 800b928:	f7fb fc02 	bl	8007130 <main_display_info>
 800b92c:	e024      	b.n	800b978 <handle_message_response+0x53c>
		} else {
			print_out_status_msg(parsed_message);
 800b92e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800b930:	f7fc fe18 	bl	8008564 <print_out_status_msg>
			queue_length = parsed_message->queueLength;
 800b934:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	4a21      	ldr	r2, [pc, #132]	; (800b9c0 <handle_message_response+0x584>)
 800b93a:	6013      	str	r3, [r2, #0]
			num_in_store = parsed_message->numPeopleInStore;
 800b93c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	4a1e      	ldr	r2, [pc, #120]	; (800b9bc <handle_message_response+0x580>)
 800b942:	6013      	str	r3, [r2, #0]
			store_capacity = parsed_message->maxCapacity;
 800b944:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b946:	68db      	ldr	r3, [r3, #12]
 800b948:	4a1e      	ldr	r2, [pc, #120]	; (800b9c4 <handle_message_response+0x588>)
 800b94a:	6013      	str	r3, [r2, #0]
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Welcome to ABC store!", NULL, NULL, NULL);
 800b94c:	4b1a      	ldr	r3, [pc, #104]	; (800b9b8 <handle_message_response+0x57c>)
 800b94e:	6818      	ldr	r0, [r3, #0]
 800b950:	4b1a      	ldr	r3, [pc, #104]	; (800b9bc <handle_message_response+0x580>)
 800b952:	6819      	ldr	r1, [r3, #0]
 800b954:	4b1a      	ldr	r3, [pc, #104]	; (800b9c0 <handle_message_response+0x584>)
 800b956:	681a      	ldr	r2, [r3, #0]
 800b958:	4b1a      	ldr	r3, [pc, #104]	; (800b9c4 <handle_message_response+0x588>)
 800b95a:	681c      	ldr	r4, [r3, #0]
 800b95c:	2300      	movs	r3, #0
 800b95e:	9303      	str	r3, [sp, #12]
 800b960:	2300      	movs	r3, #0
 800b962:	9302      	str	r3, [sp, #8]
 800b964:	2300      	movs	r3, #0
 800b966:	9301      	str	r3, [sp, #4]
 800b968:	4b2b      	ldr	r3, [pc, #172]	; (800ba18 <handle_message_response+0x5dc>)
 800b96a:	9300      	str	r3, [sp, #0]
 800b96c:	4623      	mov	r3, r4
 800b96e:	f7fb fbdf 	bl	8007130 <main_display_info>
			free(parsed_message);
 800b972:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800b974:	f000 f92a 	bl	800bbcc <free>
		}
	}

	// remove message from queue
	message_queue_head = message_queue_head->next;
 800b978:	4b28      	ldr	r3, [pc, #160]	; (800ba1c <handle_message_response+0x5e0>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	68db      	ldr	r3, [r3, #12]
 800b97e:	4a27      	ldr	r2, [pc, #156]	; (800ba1c <handle_message_response+0x5e0>)
 800b980:	6013      	str	r3, [r2, #0]
	free(m->url);
 800b982:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b986:	685b      	ldr	r3, [r3, #4]
 800b988:	4618      	mov	r0, r3
 800b98a:	f000 f91f 	bl	800bbcc <free>
	free(m);
 800b98e:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800b992:	f000 f91b 	bl	800bbcc <free>
	message_pending_handling = 0;
 800b996:	4b22      	ldr	r3, [pc, #136]	; (800ba20 <handle_message_response+0x5e4>)
 800b998:	2200      	movs	r2, #0
 800b99a:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 800b99c:	4b21      	ldr	r3, [pc, #132]	; (800ba24 <handle_message_response+0x5e8>)
 800b99e:	2201      	movs	r2, #1
 800b9a0:	601a      	str	r2, [r3, #0]
	printf("DONE HANDLING RESPONSE\r\n");
 800b9a2:	4821      	ldr	r0, [pc, #132]	; (800ba28 <handle_message_response+0x5ec>)
 800b9a4:	f000 fa4a 	bl	800be3c <puts>
 800b9a8:	46b5      	mov	sp, r6
 800b9aa:	e000      	b.n	800b9ae <handle_message_response+0x572>
 800b9ac:	46b5      	mov	sp, r6
}
 800b9ae:	379c      	adds	r7, #156	; 0x9c
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9b4:	0800d8c0 	.word	0x0800d8c0
 800b9b8:	200002f8 	.word	0x200002f8
 800b9bc:	20000d38 	.word	0x20000d38
 800b9c0:	20000d34 	.word	0x20000d34
 800b9c4:	20000d1c 	.word	0x20000d1c
 800b9c8:	0800d8e0 	.word	0x0800d8e0
 800b9cc:	0800d8f8 	.word	0x0800d8f8
 800b9d0:	0800d90c 	.word	0x0800d90c
 800b9d4:	0800d920 	.word	0x0800d920
 800b9d8:	0800d940 	.word	0x0800d940
 800b9dc:	0800d954 	.word	0x0800d954
 800b9e0:	20000d28 	.word	0x20000d28
 800b9e4:	0800d96c 	.word	0x0800d96c
 800b9e8:	0800d98c 	.word	0x0800d98c
 800b9ec:	0800d9b0 	.word	0x0800d9b0
 800b9f0:	0800d9cc 	.word	0x0800d9cc
 800b9f4:	0800d9dc 	.word	0x0800d9dc
 800b9f8:	0800da0c 	.word	0x0800da0c
 800b9fc:	0800da2c 	.word	0x0800da2c
 800ba00:	0800da34 	.word	0x0800da34
 800ba04:	2000054c 	.word	0x2000054c
 800ba08:	0800d7f0 	.word	0x0800d7f0
 800ba0c:	0800d808 	.word	0x0800d808
 800ba10:	0800d448 	.word	0x0800d448
 800ba14:	0800da70 	.word	0x0800da70
 800ba18:	0800da7c 	.word	0x0800da7c
 800ba1c:	200002fc 	.word	0x200002fc
 800ba20:	20000548 	.word	0x20000548
 800ba24:	20000d30 	.word	0x20000d30
 800ba28:	0800da94 	.word	0x0800da94

0800ba2c <send_entry>:

// enqueues an entry message
void send_entry() {
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b092      	sub	sp, #72	; 0x48
 800ba30:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/enteredStore?storeSecret=grp4";
 800ba32:	4a08      	ldr	r2, [pc, #32]	; (800ba54 <send_entry+0x28>)
 800ba34:	1d3b      	adds	r3, r7, #4
 800ba36:	4611      	mov	r1, r2
 800ba38:	2244      	movs	r2, #68	; 0x44
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	f000 f8ce 	bl	800bbdc <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 800ba40:	1d3b      	adds	r3, r7, #4
 800ba42:	2243      	movs	r2, #67	; 0x43
 800ba44:	4619      	mov	r1, r3
 800ba46:	2002      	movs	r0, #2
 800ba48:	f7ff fb5e 	bl	800b108 <new_message>
}
 800ba4c:	bf00      	nop
 800ba4e:	3748      	adds	r7, #72	; 0x48
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}
 800ba54:	0800daac 	.word	0x0800daac

0800ba58 <send_exit>:

// enqueues an exit message
void send_exit() {
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b092      	sub	sp, #72	; 0x48
 800ba5c:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/leftStore?storeSecret=grp4";
 800ba5e:	4a08      	ldr	r2, [pc, #32]	; (800ba80 <send_exit+0x28>)
 800ba60:	1d3b      	adds	r3, r7, #4
 800ba62:	4611      	mov	r1, r2
 800ba64:	2241      	movs	r2, #65	; 0x41
 800ba66:	4618      	mov	r0, r3
 800ba68:	f000 f8b8 	bl	800bbdc <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 800ba6c:	1d3b      	adds	r3, r7, #4
 800ba6e:	2240      	movs	r2, #64	; 0x40
 800ba70:	4619      	mov	r1, r3
 800ba72:	2002      	movs	r0, #2
 800ba74:	f7ff fb48 	bl	800b108 <new_message>
}
 800ba78:	bf00      	nop
 800ba7a:	3748      	adds	r7, #72	; 0x48
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	0800daf0 	.word	0x0800daf0

0800ba84 <get_status>:

// enqueues a status message
void get_status() {
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b092      	sub	sp, #72	; 0x48
 800ba88:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/getStatus?storeSecret=grp4";
 800ba8a:	4a08      	ldr	r2, [pc, #32]	; (800baac <get_status+0x28>)
 800ba8c:	1d3b      	adds	r3, r7, #4
 800ba8e:	4611      	mov	r1, r2
 800ba90:	2241      	movs	r2, #65	; 0x41
 800ba92:	4618      	mov	r0, r3
 800ba94:	f000 f8a2 	bl	800bbdc <memcpy>
	new_message(3, url, sizeof(url)/sizeof(uint8_t)-1);
 800ba98:	1d3b      	adds	r3, r7, #4
 800ba9a:	2240      	movs	r2, #64	; 0x40
 800ba9c:	4619      	mov	r1, r3
 800ba9e:	2003      	movs	r0, #3
 800baa0:	f7ff fb32 	bl	800b108 <new_message>
}
 800baa4:	bf00      	nop
 800baa6:	3748      	adds	r7, #72	; 0x48
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd80      	pop	{r7, pc}
 800baac:	0800db34 	.word	0x0800db34

0800bab0 <send_tempError>:

void send_tempError() {
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b092      	sub	sp, #72	; 0x48
 800bab4:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/tempError?storeSecret=grp4";
 800bab6:	4a08      	ldr	r2, [pc, #32]	; (800bad8 <send_tempError+0x28>)
 800bab8:	1d3b      	adds	r3, r7, #4
 800baba:	4611      	mov	r1, r2
 800babc:	2241      	movs	r2, #65	; 0x41
 800babe:	4618      	mov	r0, r3
 800bac0:	f000 f88c 	bl	800bbdc <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 800bac4:	1d3b      	adds	r3, r7, #4
 800bac6:	2240      	movs	r2, #64	; 0x40
 800bac8:	4619      	mov	r1, r3
 800baca:	2002      	movs	r0, #2
 800bacc:	f7ff fb1c 	bl	800b108 <new_message>
}
 800bad0:	bf00      	nop
 800bad2:	3748      	adds	r7, #72	; 0x48
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd80      	pop	{r7, pc}
 800bad8:	0800db78 	.word	0x0800db78

0800badc <send_unauthorizedEntry>:

void send_unauthorizedEntry() {
 800badc:	b580      	push	{r7, lr}
 800bade:	b094      	sub	sp, #80	; 0x50
 800bae0:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/unauthorizedEntry?storeSecret=grp4";
 800bae2:	4a08      	ldr	r2, [pc, #32]	; (800bb04 <send_unauthorizedEntry+0x28>)
 800bae4:	1d3b      	adds	r3, r7, #4
 800bae6:	4611      	mov	r1, r2
 800bae8:	2249      	movs	r2, #73	; 0x49
 800baea:	4618      	mov	r0, r3
 800baec:	f000 f876 	bl	800bbdc <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 800baf0:	1d3b      	adds	r3, r7, #4
 800baf2:	2248      	movs	r2, #72	; 0x48
 800baf4:	4619      	mov	r1, r3
 800baf6:	2002      	movs	r0, #2
 800baf8:	f7ff fb06 	bl	800b108 <new_message>
}
 800bafc:	bf00      	nop
 800bafe:	3750      	adds	r7, #80	; 0x50
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	0800dbbc 	.word	0x0800dbbc

0800bb08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800bb08:	f8df d034 	ldr.w	sp, [pc, #52]	; 800bb40 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800bb0c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800bb0e:	e003      	b.n	800bb18 <LoopCopyDataInit>

0800bb10 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800bb10:	4b0c      	ldr	r3, [pc, #48]	; (800bb44 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800bb12:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800bb14:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800bb16:	3104      	adds	r1, #4

0800bb18 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800bb18:	480b      	ldr	r0, [pc, #44]	; (800bb48 <LoopForever+0xa>)
	ldr	r3, =_edata
 800bb1a:	4b0c      	ldr	r3, [pc, #48]	; (800bb4c <LoopForever+0xe>)
	adds	r2, r0, r1
 800bb1c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800bb1e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800bb20:	d3f6      	bcc.n	800bb10 <CopyDataInit>
	ldr	r2, =_sbss
 800bb22:	4a0b      	ldr	r2, [pc, #44]	; (800bb50 <LoopForever+0x12>)
	b	LoopFillZerobss
 800bb24:	e002      	b.n	800bb2c <LoopFillZerobss>

0800bb26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800bb26:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800bb28:	f842 3b04 	str.w	r3, [r2], #4

0800bb2c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800bb2c:	4b09      	ldr	r3, [pc, #36]	; (800bb54 <LoopForever+0x16>)
	cmp	r2, r3
 800bb2e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800bb30:	d3f9      	bcc.n	800bb26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800bb32:	f7fe ff23 	bl	800a97c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800bb36:	f000 f81d 	bl	800bb74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800bb3a:	f7fc fd3b 	bl	80085b4 <main>

0800bb3e <LoopForever>:

LoopForever:
    b LoopForever
 800bb3e:	e7fe      	b.n	800bb3e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800bb40:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800bb44:	0800de4c 	.word	0x0800de4c
	ldr	r0, =_sdata
 800bb48:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800bb4c:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 800bb50:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 800bb54:	20000d40 	.word	0x20000d40

0800bb58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800bb58:	e7fe      	b.n	800bb58 <ADC1_2_IRQHandler>

0800bb5a <atoi>:
 800bb5a:	220a      	movs	r2, #10
 800bb5c:	2100      	movs	r1, #0
 800bb5e:	f000 ba6f 	b.w	800c040 <strtol>
	...

0800bb64 <__errno>:
 800bb64:	4b01      	ldr	r3, [pc, #4]	; (800bb6c <__errno+0x8>)
 800bb66:	6818      	ldr	r0, [r3, #0]
 800bb68:	4770      	bx	lr
 800bb6a:	bf00      	nop
 800bb6c:	2000002c 	.word	0x2000002c

0800bb70 <index>:
 800bb70:	f000 b99e 	b.w	800beb0 <strchr>

0800bb74 <__libc_init_array>:
 800bb74:	b570      	push	{r4, r5, r6, lr}
 800bb76:	4e0d      	ldr	r6, [pc, #52]	; (800bbac <__libc_init_array+0x38>)
 800bb78:	4c0d      	ldr	r4, [pc, #52]	; (800bbb0 <__libc_init_array+0x3c>)
 800bb7a:	1ba4      	subs	r4, r4, r6
 800bb7c:	10a4      	asrs	r4, r4, #2
 800bb7e:	2500      	movs	r5, #0
 800bb80:	42a5      	cmp	r5, r4
 800bb82:	d109      	bne.n	800bb98 <__libc_init_array+0x24>
 800bb84:	4e0b      	ldr	r6, [pc, #44]	; (800bbb4 <__libc_init_array+0x40>)
 800bb86:	4c0c      	ldr	r4, [pc, #48]	; (800bbb8 <__libc_init_array+0x44>)
 800bb88:	f001 fa40 	bl	800d00c <_init>
 800bb8c:	1ba4      	subs	r4, r4, r6
 800bb8e:	10a4      	asrs	r4, r4, #2
 800bb90:	2500      	movs	r5, #0
 800bb92:	42a5      	cmp	r5, r4
 800bb94:	d105      	bne.n	800bba2 <__libc_init_array+0x2e>
 800bb96:	bd70      	pop	{r4, r5, r6, pc}
 800bb98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bb9c:	4798      	blx	r3
 800bb9e:	3501      	adds	r5, #1
 800bba0:	e7ee      	b.n	800bb80 <__libc_init_array+0xc>
 800bba2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bba6:	4798      	blx	r3
 800bba8:	3501      	adds	r5, #1
 800bbaa:	e7f2      	b.n	800bb92 <__libc_init_array+0x1e>
 800bbac:	0800de44 	.word	0x0800de44
 800bbb0:	0800de44 	.word	0x0800de44
 800bbb4:	0800de44 	.word	0x0800de44
 800bbb8:	0800de48 	.word	0x0800de48

0800bbbc <malloc>:
 800bbbc:	4b02      	ldr	r3, [pc, #8]	; (800bbc8 <malloc+0xc>)
 800bbbe:	4601      	mov	r1, r0
 800bbc0:	6818      	ldr	r0, [r3, #0]
 800bbc2:	f000 b86d 	b.w	800bca0 <_malloc_r>
 800bbc6:	bf00      	nop
 800bbc8:	2000002c 	.word	0x2000002c

0800bbcc <free>:
 800bbcc:	4b02      	ldr	r3, [pc, #8]	; (800bbd8 <free+0xc>)
 800bbce:	4601      	mov	r1, r0
 800bbd0:	6818      	ldr	r0, [r3, #0]
 800bbd2:	f000 b817 	b.w	800bc04 <_free_r>
 800bbd6:	bf00      	nop
 800bbd8:	2000002c 	.word	0x2000002c

0800bbdc <memcpy>:
 800bbdc:	b510      	push	{r4, lr}
 800bbde:	1e43      	subs	r3, r0, #1
 800bbe0:	440a      	add	r2, r1
 800bbe2:	4291      	cmp	r1, r2
 800bbe4:	d100      	bne.n	800bbe8 <memcpy+0xc>
 800bbe6:	bd10      	pop	{r4, pc}
 800bbe8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bbec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bbf0:	e7f7      	b.n	800bbe2 <memcpy+0x6>

0800bbf2 <memset>:
 800bbf2:	4402      	add	r2, r0
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d100      	bne.n	800bbfc <memset+0xa>
 800bbfa:	4770      	bx	lr
 800bbfc:	f803 1b01 	strb.w	r1, [r3], #1
 800bc00:	e7f9      	b.n	800bbf6 <memset+0x4>
	...

0800bc04 <_free_r>:
 800bc04:	b538      	push	{r3, r4, r5, lr}
 800bc06:	4605      	mov	r5, r0
 800bc08:	2900      	cmp	r1, #0
 800bc0a:	d045      	beq.n	800bc98 <_free_r+0x94>
 800bc0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc10:	1f0c      	subs	r4, r1, #4
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	bfb8      	it	lt
 800bc16:	18e4      	addlt	r4, r4, r3
 800bc18:	f000 fcdc 	bl	800c5d4 <__malloc_lock>
 800bc1c:	4a1f      	ldr	r2, [pc, #124]	; (800bc9c <_free_r+0x98>)
 800bc1e:	6813      	ldr	r3, [r2, #0]
 800bc20:	4610      	mov	r0, r2
 800bc22:	b933      	cbnz	r3, 800bc32 <_free_r+0x2e>
 800bc24:	6063      	str	r3, [r4, #4]
 800bc26:	6014      	str	r4, [r2, #0]
 800bc28:	4628      	mov	r0, r5
 800bc2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc2e:	f000 bcd2 	b.w	800c5d6 <__malloc_unlock>
 800bc32:	42a3      	cmp	r3, r4
 800bc34:	d90c      	bls.n	800bc50 <_free_r+0x4c>
 800bc36:	6821      	ldr	r1, [r4, #0]
 800bc38:	1862      	adds	r2, r4, r1
 800bc3a:	4293      	cmp	r3, r2
 800bc3c:	bf04      	itt	eq
 800bc3e:	681a      	ldreq	r2, [r3, #0]
 800bc40:	685b      	ldreq	r3, [r3, #4]
 800bc42:	6063      	str	r3, [r4, #4]
 800bc44:	bf04      	itt	eq
 800bc46:	1852      	addeq	r2, r2, r1
 800bc48:	6022      	streq	r2, [r4, #0]
 800bc4a:	6004      	str	r4, [r0, #0]
 800bc4c:	e7ec      	b.n	800bc28 <_free_r+0x24>
 800bc4e:	4613      	mov	r3, r2
 800bc50:	685a      	ldr	r2, [r3, #4]
 800bc52:	b10a      	cbz	r2, 800bc58 <_free_r+0x54>
 800bc54:	42a2      	cmp	r2, r4
 800bc56:	d9fa      	bls.n	800bc4e <_free_r+0x4a>
 800bc58:	6819      	ldr	r1, [r3, #0]
 800bc5a:	1858      	adds	r0, r3, r1
 800bc5c:	42a0      	cmp	r0, r4
 800bc5e:	d10b      	bne.n	800bc78 <_free_r+0x74>
 800bc60:	6820      	ldr	r0, [r4, #0]
 800bc62:	4401      	add	r1, r0
 800bc64:	1858      	adds	r0, r3, r1
 800bc66:	4282      	cmp	r2, r0
 800bc68:	6019      	str	r1, [r3, #0]
 800bc6a:	d1dd      	bne.n	800bc28 <_free_r+0x24>
 800bc6c:	6810      	ldr	r0, [r2, #0]
 800bc6e:	6852      	ldr	r2, [r2, #4]
 800bc70:	605a      	str	r2, [r3, #4]
 800bc72:	4401      	add	r1, r0
 800bc74:	6019      	str	r1, [r3, #0]
 800bc76:	e7d7      	b.n	800bc28 <_free_r+0x24>
 800bc78:	d902      	bls.n	800bc80 <_free_r+0x7c>
 800bc7a:	230c      	movs	r3, #12
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	e7d3      	b.n	800bc28 <_free_r+0x24>
 800bc80:	6820      	ldr	r0, [r4, #0]
 800bc82:	1821      	adds	r1, r4, r0
 800bc84:	428a      	cmp	r2, r1
 800bc86:	bf04      	itt	eq
 800bc88:	6811      	ldreq	r1, [r2, #0]
 800bc8a:	6852      	ldreq	r2, [r2, #4]
 800bc8c:	6062      	str	r2, [r4, #4]
 800bc8e:	bf04      	itt	eq
 800bc90:	1809      	addeq	r1, r1, r0
 800bc92:	6021      	streq	r1, [r4, #0]
 800bc94:	605c      	str	r4, [r3, #4]
 800bc96:	e7c7      	b.n	800bc28 <_free_r+0x24>
 800bc98:	bd38      	pop	{r3, r4, r5, pc}
 800bc9a:	bf00      	nop
 800bc9c:	20000258 	.word	0x20000258

0800bca0 <_malloc_r>:
 800bca0:	b570      	push	{r4, r5, r6, lr}
 800bca2:	1ccd      	adds	r5, r1, #3
 800bca4:	f025 0503 	bic.w	r5, r5, #3
 800bca8:	3508      	adds	r5, #8
 800bcaa:	2d0c      	cmp	r5, #12
 800bcac:	bf38      	it	cc
 800bcae:	250c      	movcc	r5, #12
 800bcb0:	2d00      	cmp	r5, #0
 800bcb2:	4606      	mov	r6, r0
 800bcb4:	db01      	blt.n	800bcba <_malloc_r+0x1a>
 800bcb6:	42a9      	cmp	r1, r5
 800bcb8:	d903      	bls.n	800bcc2 <_malloc_r+0x22>
 800bcba:	230c      	movs	r3, #12
 800bcbc:	6033      	str	r3, [r6, #0]
 800bcbe:	2000      	movs	r0, #0
 800bcc0:	bd70      	pop	{r4, r5, r6, pc}
 800bcc2:	f000 fc87 	bl	800c5d4 <__malloc_lock>
 800bcc6:	4a21      	ldr	r2, [pc, #132]	; (800bd4c <_malloc_r+0xac>)
 800bcc8:	6814      	ldr	r4, [r2, #0]
 800bcca:	4621      	mov	r1, r4
 800bccc:	b991      	cbnz	r1, 800bcf4 <_malloc_r+0x54>
 800bcce:	4c20      	ldr	r4, [pc, #128]	; (800bd50 <_malloc_r+0xb0>)
 800bcd0:	6823      	ldr	r3, [r4, #0]
 800bcd2:	b91b      	cbnz	r3, 800bcdc <_malloc_r+0x3c>
 800bcd4:	4630      	mov	r0, r6
 800bcd6:	f000 f8bb 	bl	800be50 <_sbrk_r>
 800bcda:	6020      	str	r0, [r4, #0]
 800bcdc:	4629      	mov	r1, r5
 800bcde:	4630      	mov	r0, r6
 800bce0:	f000 f8b6 	bl	800be50 <_sbrk_r>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	d124      	bne.n	800bd32 <_malloc_r+0x92>
 800bce8:	230c      	movs	r3, #12
 800bcea:	6033      	str	r3, [r6, #0]
 800bcec:	4630      	mov	r0, r6
 800bcee:	f000 fc72 	bl	800c5d6 <__malloc_unlock>
 800bcf2:	e7e4      	b.n	800bcbe <_malloc_r+0x1e>
 800bcf4:	680b      	ldr	r3, [r1, #0]
 800bcf6:	1b5b      	subs	r3, r3, r5
 800bcf8:	d418      	bmi.n	800bd2c <_malloc_r+0x8c>
 800bcfa:	2b0b      	cmp	r3, #11
 800bcfc:	d90f      	bls.n	800bd1e <_malloc_r+0x7e>
 800bcfe:	600b      	str	r3, [r1, #0]
 800bd00:	50cd      	str	r5, [r1, r3]
 800bd02:	18cc      	adds	r4, r1, r3
 800bd04:	4630      	mov	r0, r6
 800bd06:	f000 fc66 	bl	800c5d6 <__malloc_unlock>
 800bd0a:	f104 000b 	add.w	r0, r4, #11
 800bd0e:	1d23      	adds	r3, r4, #4
 800bd10:	f020 0007 	bic.w	r0, r0, #7
 800bd14:	1ac3      	subs	r3, r0, r3
 800bd16:	d0d3      	beq.n	800bcc0 <_malloc_r+0x20>
 800bd18:	425a      	negs	r2, r3
 800bd1a:	50e2      	str	r2, [r4, r3]
 800bd1c:	e7d0      	b.n	800bcc0 <_malloc_r+0x20>
 800bd1e:	428c      	cmp	r4, r1
 800bd20:	684b      	ldr	r3, [r1, #4]
 800bd22:	bf16      	itet	ne
 800bd24:	6063      	strne	r3, [r4, #4]
 800bd26:	6013      	streq	r3, [r2, #0]
 800bd28:	460c      	movne	r4, r1
 800bd2a:	e7eb      	b.n	800bd04 <_malloc_r+0x64>
 800bd2c:	460c      	mov	r4, r1
 800bd2e:	6849      	ldr	r1, [r1, #4]
 800bd30:	e7cc      	b.n	800bccc <_malloc_r+0x2c>
 800bd32:	1cc4      	adds	r4, r0, #3
 800bd34:	f024 0403 	bic.w	r4, r4, #3
 800bd38:	42a0      	cmp	r0, r4
 800bd3a:	d005      	beq.n	800bd48 <_malloc_r+0xa8>
 800bd3c:	1a21      	subs	r1, r4, r0
 800bd3e:	4630      	mov	r0, r6
 800bd40:	f000 f886 	bl	800be50 <_sbrk_r>
 800bd44:	3001      	adds	r0, #1
 800bd46:	d0cf      	beq.n	800bce8 <_malloc_r+0x48>
 800bd48:	6025      	str	r5, [r4, #0]
 800bd4a:	e7db      	b.n	800bd04 <_malloc_r+0x64>
 800bd4c:	20000258 	.word	0x20000258
 800bd50:	2000025c 	.word	0x2000025c

0800bd54 <iprintf>:
 800bd54:	b40f      	push	{r0, r1, r2, r3}
 800bd56:	4b0a      	ldr	r3, [pc, #40]	; (800bd80 <iprintf+0x2c>)
 800bd58:	b513      	push	{r0, r1, r4, lr}
 800bd5a:	681c      	ldr	r4, [r3, #0]
 800bd5c:	b124      	cbz	r4, 800bd68 <iprintf+0x14>
 800bd5e:	69a3      	ldr	r3, [r4, #24]
 800bd60:	b913      	cbnz	r3, 800bd68 <iprintf+0x14>
 800bd62:	4620      	mov	r0, r4
 800bd64:	f000 fb32 	bl	800c3cc <__sinit>
 800bd68:	ab05      	add	r3, sp, #20
 800bd6a:	9a04      	ldr	r2, [sp, #16]
 800bd6c:	68a1      	ldr	r1, [r4, #8]
 800bd6e:	9301      	str	r3, [sp, #4]
 800bd70:	4620      	mov	r0, r4
 800bd72:	f000 fdad 	bl	800c8d0 <_vfiprintf_r>
 800bd76:	b002      	add	sp, #8
 800bd78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd7c:	b004      	add	sp, #16
 800bd7e:	4770      	bx	lr
 800bd80:	2000002c 	.word	0x2000002c

0800bd84 <_puts_r>:
 800bd84:	b570      	push	{r4, r5, r6, lr}
 800bd86:	460e      	mov	r6, r1
 800bd88:	4605      	mov	r5, r0
 800bd8a:	b118      	cbz	r0, 800bd94 <_puts_r+0x10>
 800bd8c:	6983      	ldr	r3, [r0, #24]
 800bd8e:	b90b      	cbnz	r3, 800bd94 <_puts_r+0x10>
 800bd90:	f000 fb1c 	bl	800c3cc <__sinit>
 800bd94:	69ab      	ldr	r3, [r5, #24]
 800bd96:	68ac      	ldr	r4, [r5, #8]
 800bd98:	b913      	cbnz	r3, 800bda0 <_puts_r+0x1c>
 800bd9a:	4628      	mov	r0, r5
 800bd9c:	f000 fb16 	bl	800c3cc <__sinit>
 800bda0:	4b23      	ldr	r3, [pc, #140]	; (800be30 <_puts_r+0xac>)
 800bda2:	429c      	cmp	r4, r3
 800bda4:	d117      	bne.n	800bdd6 <_puts_r+0x52>
 800bda6:	686c      	ldr	r4, [r5, #4]
 800bda8:	89a3      	ldrh	r3, [r4, #12]
 800bdaa:	071b      	lsls	r3, r3, #28
 800bdac:	d51d      	bpl.n	800bdea <_puts_r+0x66>
 800bdae:	6923      	ldr	r3, [r4, #16]
 800bdb0:	b1db      	cbz	r3, 800bdea <_puts_r+0x66>
 800bdb2:	3e01      	subs	r6, #1
 800bdb4:	68a3      	ldr	r3, [r4, #8]
 800bdb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bdba:	3b01      	subs	r3, #1
 800bdbc:	60a3      	str	r3, [r4, #8]
 800bdbe:	b9e9      	cbnz	r1, 800bdfc <_puts_r+0x78>
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	da2e      	bge.n	800be22 <_puts_r+0x9e>
 800bdc4:	4622      	mov	r2, r4
 800bdc6:	210a      	movs	r1, #10
 800bdc8:	4628      	mov	r0, r5
 800bdca:	f000 f94f 	bl	800c06c <__swbuf_r>
 800bdce:	3001      	adds	r0, #1
 800bdd0:	d011      	beq.n	800bdf6 <_puts_r+0x72>
 800bdd2:	200a      	movs	r0, #10
 800bdd4:	e011      	b.n	800bdfa <_puts_r+0x76>
 800bdd6:	4b17      	ldr	r3, [pc, #92]	; (800be34 <_puts_r+0xb0>)
 800bdd8:	429c      	cmp	r4, r3
 800bdda:	d101      	bne.n	800bde0 <_puts_r+0x5c>
 800bddc:	68ac      	ldr	r4, [r5, #8]
 800bdde:	e7e3      	b.n	800bda8 <_puts_r+0x24>
 800bde0:	4b15      	ldr	r3, [pc, #84]	; (800be38 <_puts_r+0xb4>)
 800bde2:	429c      	cmp	r4, r3
 800bde4:	bf08      	it	eq
 800bde6:	68ec      	ldreq	r4, [r5, #12]
 800bde8:	e7de      	b.n	800bda8 <_puts_r+0x24>
 800bdea:	4621      	mov	r1, r4
 800bdec:	4628      	mov	r0, r5
 800bdee:	f000 f98f 	bl	800c110 <__swsetup_r>
 800bdf2:	2800      	cmp	r0, #0
 800bdf4:	d0dd      	beq.n	800bdb2 <_puts_r+0x2e>
 800bdf6:	f04f 30ff 	mov.w	r0, #4294967295
 800bdfa:	bd70      	pop	{r4, r5, r6, pc}
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	da04      	bge.n	800be0a <_puts_r+0x86>
 800be00:	69a2      	ldr	r2, [r4, #24]
 800be02:	429a      	cmp	r2, r3
 800be04:	dc06      	bgt.n	800be14 <_puts_r+0x90>
 800be06:	290a      	cmp	r1, #10
 800be08:	d004      	beq.n	800be14 <_puts_r+0x90>
 800be0a:	6823      	ldr	r3, [r4, #0]
 800be0c:	1c5a      	adds	r2, r3, #1
 800be0e:	6022      	str	r2, [r4, #0]
 800be10:	7019      	strb	r1, [r3, #0]
 800be12:	e7cf      	b.n	800bdb4 <_puts_r+0x30>
 800be14:	4622      	mov	r2, r4
 800be16:	4628      	mov	r0, r5
 800be18:	f000 f928 	bl	800c06c <__swbuf_r>
 800be1c:	3001      	adds	r0, #1
 800be1e:	d1c9      	bne.n	800bdb4 <_puts_r+0x30>
 800be20:	e7e9      	b.n	800bdf6 <_puts_r+0x72>
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	200a      	movs	r0, #10
 800be26:	1c5a      	adds	r2, r3, #1
 800be28:	6022      	str	r2, [r4, #0]
 800be2a:	7018      	strb	r0, [r3, #0]
 800be2c:	e7e5      	b.n	800bdfa <_puts_r+0x76>
 800be2e:	bf00      	nop
 800be30:	0800dcbc 	.word	0x0800dcbc
 800be34:	0800dcdc 	.word	0x0800dcdc
 800be38:	0800dc9c 	.word	0x0800dc9c

0800be3c <puts>:
 800be3c:	4b02      	ldr	r3, [pc, #8]	; (800be48 <puts+0xc>)
 800be3e:	4601      	mov	r1, r0
 800be40:	6818      	ldr	r0, [r3, #0]
 800be42:	f7ff bf9f 	b.w	800bd84 <_puts_r>
 800be46:	bf00      	nop
 800be48:	2000002c 	.word	0x2000002c

0800be4c <rindex>:
 800be4c:	f000 b84f 	b.w	800beee <strrchr>

0800be50 <_sbrk_r>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	4c06      	ldr	r4, [pc, #24]	; (800be6c <_sbrk_r+0x1c>)
 800be54:	2300      	movs	r3, #0
 800be56:	4605      	mov	r5, r0
 800be58:	4608      	mov	r0, r1
 800be5a:	6023      	str	r3, [r4, #0]
 800be5c:	f7fe fd62 	bl	800a924 <_sbrk>
 800be60:	1c43      	adds	r3, r0, #1
 800be62:	d102      	bne.n	800be6a <_sbrk_r+0x1a>
 800be64:	6823      	ldr	r3, [r4, #0]
 800be66:	b103      	cbz	r3, 800be6a <_sbrk_r+0x1a>
 800be68:	602b      	str	r3, [r5, #0]
 800be6a:	bd38      	pop	{r3, r4, r5, pc}
 800be6c:	20000d3c 	.word	0x20000d3c

0800be70 <siprintf>:
 800be70:	b40e      	push	{r1, r2, r3}
 800be72:	b500      	push	{lr}
 800be74:	b09c      	sub	sp, #112	; 0x70
 800be76:	ab1d      	add	r3, sp, #116	; 0x74
 800be78:	9002      	str	r0, [sp, #8]
 800be7a:	9006      	str	r0, [sp, #24]
 800be7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800be80:	4809      	ldr	r0, [pc, #36]	; (800bea8 <siprintf+0x38>)
 800be82:	9107      	str	r1, [sp, #28]
 800be84:	9104      	str	r1, [sp, #16]
 800be86:	4909      	ldr	r1, [pc, #36]	; (800beac <siprintf+0x3c>)
 800be88:	f853 2b04 	ldr.w	r2, [r3], #4
 800be8c:	9105      	str	r1, [sp, #20]
 800be8e:	6800      	ldr	r0, [r0, #0]
 800be90:	9301      	str	r3, [sp, #4]
 800be92:	a902      	add	r1, sp, #8
 800be94:	f000 fbfa 	bl	800c68c <_svfiprintf_r>
 800be98:	9b02      	ldr	r3, [sp, #8]
 800be9a:	2200      	movs	r2, #0
 800be9c:	701a      	strb	r2, [r3, #0]
 800be9e:	b01c      	add	sp, #112	; 0x70
 800bea0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bea4:	b003      	add	sp, #12
 800bea6:	4770      	bx	lr
 800bea8:	2000002c 	.word	0x2000002c
 800beac:	ffff0208 	.word	0xffff0208

0800beb0 <strchr>:
 800beb0:	b2c9      	uxtb	r1, r1
 800beb2:	4603      	mov	r3, r0
 800beb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beb8:	b11a      	cbz	r2, 800bec2 <strchr+0x12>
 800beba:	428a      	cmp	r2, r1
 800bebc:	d1f9      	bne.n	800beb2 <strchr+0x2>
 800bebe:	4618      	mov	r0, r3
 800bec0:	4770      	bx	lr
 800bec2:	2900      	cmp	r1, #0
 800bec4:	bf18      	it	ne
 800bec6:	2300      	movne	r3, #0
 800bec8:	e7f9      	b.n	800bebe <strchr+0xe>

0800beca <strncmp>:
 800beca:	b510      	push	{r4, lr}
 800becc:	b16a      	cbz	r2, 800beea <strncmp+0x20>
 800bece:	3901      	subs	r1, #1
 800bed0:	1884      	adds	r4, r0, r2
 800bed2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bed6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800beda:	4293      	cmp	r3, r2
 800bedc:	d103      	bne.n	800bee6 <strncmp+0x1c>
 800bede:	42a0      	cmp	r0, r4
 800bee0:	d001      	beq.n	800bee6 <strncmp+0x1c>
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d1f5      	bne.n	800bed2 <strncmp+0x8>
 800bee6:	1a98      	subs	r0, r3, r2
 800bee8:	bd10      	pop	{r4, pc}
 800beea:	4610      	mov	r0, r2
 800beec:	e7fc      	b.n	800bee8 <strncmp+0x1e>

0800beee <strrchr>:
 800beee:	b538      	push	{r3, r4, r5, lr}
 800bef0:	4603      	mov	r3, r0
 800bef2:	460d      	mov	r5, r1
 800bef4:	b969      	cbnz	r1, 800bf12 <strrchr+0x24>
 800bef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800befa:	f7ff bfd9 	b.w	800beb0 <strchr>
 800befe:	1c43      	adds	r3, r0, #1
 800bf00:	4604      	mov	r4, r0
 800bf02:	4629      	mov	r1, r5
 800bf04:	4618      	mov	r0, r3
 800bf06:	f7ff ffd3 	bl	800beb0 <strchr>
 800bf0a:	2800      	cmp	r0, #0
 800bf0c:	d1f7      	bne.n	800befe <strrchr+0x10>
 800bf0e:	4620      	mov	r0, r4
 800bf10:	bd38      	pop	{r3, r4, r5, pc}
 800bf12:	2400      	movs	r4, #0
 800bf14:	e7f5      	b.n	800bf02 <strrchr+0x14>

0800bf16 <strstr>:
 800bf16:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf18:	7803      	ldrb	r3, [r0, #0]
 800bf1a:	b17b      	cbz	r3, 800bf3c <strstr+0x26>
 800bf1c:	4604      	mov	r4, r0
 800bf1e:	7823      	ldrb	r3, [r4, #0]
 800bf20:	4620      	mov	r0, r4
 800bf22:	1c66      	adds	r6, r4, #1
 800bf24:	b17b      	cbz	r3, 800bf46 <strstr+0x30>
 800bf26:	1e4a      	subs	r2, r1, #1
 800bf28:	1e63      	subs	r3, r4, #1
 800bf2a:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800bf2e:	b14d      	cbz	r5, 800bf44 <strstr+0x2e>
 800bf30:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800bf34:	42af      	cmp	r7, r5
 800bf36:	4634      	mov	r4, r6
 800bf38:	d0f7      	beq.n	800bf2a <strstr+0x14>
 800bf3a:	e7f0      	b.n	800bf1e <strstr+0x8>
 800bf3c:	780b      	ldrb	r3, [r1, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	bf18      	it	ne
 800bf42:	2000      	movne	r0, #0
 800bf44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf46:	4618      	mov	r0, r3
 800bf48:	e7fc      	b.n	800bf44 <strstr+0x2e>

0800bf4a <_strtol_l.isra.0>:
 800bf4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf4e:	4680      	mov	r8, r0
 800bf50:	4689      	mov	r9, r1
 800bf52:	4692      	mov	sl, r2
 800bf54:	461e      	mov	r6, r3
 800bf56:	460f      	mov	r7, r1
 800bf58:	463d      	mov	r5, r7
 800bf5a:	9808      	ldr	r0, [sp, #32]
 800bf5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf60:	f000 fabe 	bl	800c4e0 <__locale_ctype_ptr_l>
 800bf64:	4420      	add	r0, r4
 800bf66:	7843      	ldrb	r3, [r0, #1]
 800bf68:	f013 0308 	ands.w	r3, r3, #8
 800bf6c:	d132      	bne.n	800bfd4 <_strtol_l.isra.0+0x8a>
 800bf6e:	2c2d      	cmp	r4, #45	; 0x2d
 800bf70:	d132      	bne.n	800bfd8 <_strtol_l.isra.0+0x8e>
 800bf72:	787c      	ldrb	r4, [r7, #1]
 800bf74:	1cbd      	adds	r5, r7, #2
 800bf76:	2201      	movs	r2, #1
 800bf78:	2e00      	cmp	r6, #0
 800bf7a:	d05d      	beq.n	800c038 <_strtol_l.isra.0+0xee>
 800bf7c:	2e10      	cmp	r6, #16
 800bf7e:	d109      	bne.n	800bf94 <_strtol_l.isra.0+0x4a>
 800bf80:	2c30      	cmp	r4, #48	; 0x30
 800bf82:	d107      	bne.n	800bf94 <_strtol_l.isra.0+0x4a>
 800bf84:	782b      	ldrb	r3, [r5, #0]
 800bf86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bf8a:	2b58      	cmp	r3, #88	; 0x58
 800bf8c:	d14f      	bne.n	800c02e <_strtol_l.isra.0+0xe4>
 800bf8e:	786c      	ldrb	r4, [r5, #1]
 800bf90:	2610      	movs	r6, #16
 800bf92:	3502      	adds	r5, #2
 800bf94:	2a00      	cmp	r2, #0
 800bf96:	bf14      	ite	ne
 800bf98:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800bf9c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800bfa0:	2700      	movs	r7, #0
 800bfa2:	fbb1 fcf6 	udiv	ip, r1, r6
 800bfa6:	4638      	mov	r0, r7
 800bfa8:	fb06 1e1c 	mls	lr, r6, ip, r1
 800bfac:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800bfb0:	2b09      	cmp	r3, #9
 800bfb2:	d817      	bhi.n	800bfe4 <_strtol_l.isra.0+0x9a>
 800bfb4:	461c      	mov	r4, r3
 800bfb6:	42a6      	cmp	r6, r4
 800bfb8:	dd23      	ble.n	800c002 <_strtol_l.isra.0+0xb8>
 800bfba:	1c7b      	adds	r3, r7, #1
 800bfbc:	d007      	beq.n	800bfce <_strtol_l.isra.0+0x84>
 800bfbe:	4584      	cmp	ip, r0
 800bfc0:	d31c      	bcc.n	800bffc <_strtol_l.isra.0+0xb2>
 800bfc2:	d101      	bne.n	800bfc8 <_strtol_l.isra.0+0x7e>
 800bfc4:	45a6      	cmp	lr, r4
 800bfc6:	db19      	blt.n	800bffc <_strtol_l.isra.0+0xb2>
 800bfc8:	fb00 4006 	mla	r0, r0, r6, r4
 800bfcc:	2701      	movs	r7, #1
 800bfce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bfd2:	e7eb      	b.n	800bfac <_strtol_l.isra.0+0x62>
 800bfd4:	462f      	mov	r7, r5
 800bfd6:	e7bf      	b.n	800bf58 <_strtol_l.isra.0+0xe>
 800bfd8:	2c2b      	cmp	r4, #43	; 0x2b
 800bfda:	bf04      	itt	eq
 800bfdc:	1cbd      	addeq	r5, r7, #2
 800bfde:	787c      	ldrbeq	r4, [r7, #1]
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	e7c9      	b.n	800bf78 <_strtol_l.isra.0+0x2e>
 800bfe4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800bfe8:	2b19      	cmp	r3, #25
 800bfea:	d801      	bhi.n	800bff0 <_strtol_l.isra.0+0xa6>
 800bfec:	3c37      	subs	r4, #55	; 0x37
 800bfee:	e7e2      	b.n	800bfb6 <_strtol_l.isra.0+0x6c>
 800bff0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800bff4:	2b19      	cmp	r3, #25
 800bff6:	d804      	bhi.n	800c002 <_strtol_l.isra.0+0xb8>
 800bff8:	3c57      	subs	r4, #87	; 0x57
 800bffa:	e7dc      	b.n	800bfb6 <_strtol_l.isra.0+0x6c>
 800bffc:	f04f 37ff 	mov.w	r7, #4294967295
 800c000:	e7e5      	b.n	800bfce <_strtol_l.isra.0+0x84>
 800c002:	1c7b      	adds	r3, r7, #1
 800c004:	d108      	bne.n	800c018 <_strtol_l.isra.0+0xce>
 800c006:	2322      	movs	r3, #34	; 0x22
 800c008:	f8c8 3000 	str.w	r3, [r8]
 800c00c:	4608      	mov	r0, r1
 800c00e:	f1ba 0f00 	cmp.w	sl, #0
 800c012:	d107      	bne.n	800c024 <_strtol_l.isra.0+0xda>
 800c014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c018:	b102      	cbz	r2, 800c01c <_strtol_l.isra.0+0xd2>
 800c01a:	4240      	negs	r0, r0
 800c01c:	f1ba 0f00 	cmp.w	sl, #0
 800c020:	d0f8      	beq.n	800c014 <_strtol_l.isra.0+0xca>
 800c022:	b10f      	cbz	r7, 800c028 <_strtol_l.isra.0+0xde>
 800c024:	f105 39ff 	add.w	r9, r5, #4294967295
 800c028:	f8ca 9000 	str.w	r9, [sl]
 800c02c:	e7f2      	b.n	800c014 <_strtol_l.isra.0+0xca>
 800c02e:	2430      	movs	r4, #48	; 0x30
 800c030:	2e00      	cmp	r6, #0
 800c032:	d1af      	bne.n	800bf94 <_strtol_l.isra.0+0x4a>
 800c034:	2608      	movs	r6, #8
 800c036:	e7ad      	b.n	800bf94 <_strtol_l.isra.0+0x4a>
 800c038:	2c30      	cmp	r4, #48	; 0x30
 800c03a:	d0a3      	beq.n	800bf84 <_strtol_l.isra.0+0x3a>
 800c03c:	260a      	movs	r6, #10
 800c03e:	e7a9      	b.n	800bf94 <_strtol_l.isra.0+0x4a>

0800c040 <strtol>:
 800c040:	4b08      	ldr	r3, [pc, #32]	; (800c064 <strtol+0x24>)
 800c042:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c044:	681c      	ldr	r4, [r3, #0]
 800c046:	4d08      	ldr	r5, [pc, #32]	; (800c068 <strtol+0x28>)
 800c048:	6a23      	ldr	r3, [r4, #32]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	bf08      	it	eq
 800c04e:	462b      	moveq	r3, r5
 800c050:	9300      	str	r3, [sp, #0]
 800c052:	4613      	mov	r3, r2
 800c054:	460a      	mov	r2, r1
 800c056:	4601      	mov	r1, r0
 800c058:	4620      	mov	r0, r4
 800c05a:	f7ff ff76 	bl	800bf4a <_strtol_l.isra.0>
 800c05e:	b003      	add	sp, #12
 800c060:	bd30      	pop	{r4, r5, pc}
 800c062:	bf00      	nop
 800c064:	2000002c 	.word	0x2000002c
 800c068:	20000090 	.word	0x20000090

0800c06c <__swbuf_r>:
 800c06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c06e:	460e      	mov	r6, r1
 800c070:	4614      	mov	r4, r2
 800c072:	4605      	mov	r5, r0
 800c074:	b118      	cbz	r0, 800c07e <__swbuf_r+0x12>
 800c076:	6983      	ldr	r3, [r0, #24]
 800c078:	b90b      	cbnz	r3, 800c07e <__swbuf_r+0x12>
 800c07a:	f000 f9a7 	bl	800c3cc <__sinit>
 800c07e:	4b21      	ldr	r3, [pc, #132]	; (800c104 <__swbuf_r+0x98>)
 800c080:	429c      	cmp	r4, r3
 800c082:	d12a      	bne.n	800c0da <__swbuf_r+0x6e>
 800c084:	686c      	ldr	r4, [r5, #4]
 800c086:	69a3      	ldr	r3, [r4, #24]
 800c088:	60a3      	str	r3, [r4, #8]
 800c08a:	89a3      	ldrh	r3, [r4, #12]
 800c08c:	071a      	lsls	r2, r3, #28
 800c08e:	d52e      	bpl.n	800c0ee <__swbuf_r+0x82>
 800c090:	6923      	ldr	r3, [r4, #16]
 800c092:	b363      	cbz	r3, 800c0ee <__swbuf_r+0x82>
 800c094:	6923      	ldr	r3, [r4, #16]
 800c096:	6820      	ldr	r0, [r4, #0]
 800c098:	1ac0      	subs	r0, r0, r3
 800c09a:	6963      	ldr	r3, [r4, #20]
 800c09c:	b2f6      	uxtb	r6, r6
 800c09e:	4283      	cmp	r3, r0
 800c0a0:	4637      	mov	r7, r6
 800c0a2:	dc04      	bgt.n	800c0ae <__swbuf_r+0x42>
 800c0a4:	4621      	mov	r1, r4
 800c0a6:	4628      	mov	r0, r5
 800c0a8:	f000 f926 	bl	800c2f8 <_fflush_r>
 800c0ac:	bb28      	cbnz	r0, 800c0fa <__swbuf_r+0x8e>
 800c0ae:	68a3      	ldr	r3, [r4, #8]
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	60a3      	str	r3, [r4, #8]
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	1c5a      	adds	r2, r3, #1
 800c0b8:	6022      	str	r2, [r4, #0]
 800c0ba:	701e      	strb	r6, [r3, #0]
 800c0bc:	6963      	ldr	r3, [r4, #20]
 800c0be:	3001      	adds	r0, #1
 800c0c0:	4283      	cmp	r3, r0
 800c0c2:	d004      	beq.n	800c0ce <__swbuf_r+0x62>
 800c0c4:	89a3      	ldrh	r3, [r4, #12]
 800c0c6:	07db      	lsls	r3, r3, #31
 800c0c8:	d519      	bpl.n	800c0fe <__swbuf_r+0x92>
 800c0ca:	2e0a      	cmp	r6, #10
 800c0cc:	d117      	bne.n	800c0fe <__swbuf_r+0x92>
 800c0ce:	4621      	mov	r1, r4
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	f000 f911 	bl	800c2f8 <_fflush_r>
 800c0d6:	b190      	cbz	r0, 800c0fe <__swbuf_r+0x92>
 800c0d8:	e00f      	b.n	800c0fa <__swbuf_r+0x8e>
 800c0da:	4b0b      	ldr	r3, [pc, #44]	; (800c108 <__swbuf_r+0x9c>)
 800c0dc:	429c      	cmp	r4, r3
 800c0de:	d101      	bne.n	800c0e4 <__swbuf_r+0x78>
 800c0e0:	68ac      	ldr	r4, [r5, #8]
 800c0e2:	e7d0      	b.n	800c086 <__swbuf_r+0x1a>
 800c0e4:	4b09      	ldr	r3, [pc, #36]	; (800c10c <__swbuf_r+0xa0>)
 800c0e6:	429c      	cmp	r4, r3
 800c0e8:	bf08      	it	eq
 800c0ea:	68ec      	ldreq	r4, [r5, #12]
 800c0ec:	e7cb      	b.n	800c086 <__swbuf_r+0x1a>
 800c0ee:	4621      	mov	r1, r4
 800c0f0:	4628      	mov	r0, r5
 800c0f2:	f000 f80d 	bl	800c110 <__swsetup_r>
 800c0f6:	2800      	cmp	r0, #0
 800c0f8:	d0cc      	beq.n	800c094 <__swbuf_r+0x28>
 800c0fa:	f04f 37ff 	mov.w	r7, #4294967295
 800c0fe:	4638      	mov	r0, r7
 800c100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c102:	bf00      	nop
 800c104:	0800dcbc 	.word	0x0800dcbc
 800c108:	0800dcdc 	.word	0x0800dcdc
 800c10c:	0800dc9c 	.word	0x0800dc9c

0800c110 <__swsetup_r>:
 800c110:	4b32      	ldr	r3, [pc, #200]	; (800c1dc <__swsetup_r+0xcc>)
 800c112:	b570      	push	{r4, r5, r6, lr}
 800c114:	681d      	ldr	r5, [r3, #0]
 800c116:	4606      	mov	r6, r0
 800c118:	460c      	mov	r4, r1
 800c11a:	b125      	cbz	r5, 800c126 <__swsetup_r+0x16>
 800c11c:	69ab      	ldr	r3, [r5, #24]
 800c11e:	b913      	cbnz	r3, 800c126 <__swsetup_r+0x16>
 800c120:	4628      	mov	r0, r5
 800c122:	f000 f953 	bl	800c3cc <__sinit>
 800c126:	4b2e      	ldr	r3, [pc, #184]	; (800c1e0 <__swsetup_r+0xd0>)
 800c128:	429c      	cmp	r4, r3
 800c12a:	d10f      	bne.n	800c14c <__swsetup_r+0x3c>
 800c12c:	686c      	ldr	r4, [r5, #4]
 800c12e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c132:	b29a      	uxth	r2, r3
 800c134:	0715      	lsls	r5, r2, #28
 800c136:	d42c      	bmi.n	800c192 <__swsetup_r+0x82>
 800c138:	06d0      	lsls	r0, r2, #27
 800c13a:	d411      	bmi.n	800c160 <__swsetup_r+0x50>
 800c13c:	2209      	movs	r2, #9
 800c13e:	6032      	str	r2, [r6, #0]
 800c140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c144:	81a3      	strh	r3, [r4, #12]
 800c146:	f04f 30ff 	mov.w	r0, #4294967295
 800c14a:	e03e      	b.n	800c1ca <__swsetup_r+0xba>
 800c14c:	4b25      	ldr	r3, [pc, #148]	; (800c1e4 <__swsetup_r+0xd4>)
 800c14e:	429c      	cmp	r4, r3
 800c150:	d101      	bne.n	800c156 <__swsetup_r+0x46>
 800c152:	68ac      	ldr	r4, [r5, #8]
 800c154:	e7eb      	b.n	800c12e <__swsetup_r+0x1e>
 800c156:	4b24      	ldr	r3, [pc, #144]	; (800c1e8 <__swsetup_r+0xd8>)
 800c158:	429c      	cmp	r4, r3
 800c15a:	bf08      	it	eq
 800c15c:	68ec      	ldreq	r4, [r5, #12]
 800c15e:	e7e6      	b.n	800c12e <__swsetup_r+0x1e>
 800c160:	0751      	lsls	r1, r2, #29
 800c162:	d512      	bpl.n	800c18a <__swsetup_r+0x7a>
 800c164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c166:	b141      	cbz	r1, 800c17a <__swsetup_r+0x6a>
 800c168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c16c:	4299      	cmp	r1, r3
 800c16e:	d002      	beq.n	800c176 <__swsetup_r+0x66>
 800c170:	4630      	mov	r0, r6
 800c172:	f7ff fd47 	bl	800bc04 <_free_r>
 800c176:	2300      	movs	r3, #0
 800c178:	6363      	str	r3, [r4, #52]	; 0x34
 800c17a:	89a3      	ldrh	r3, [r4, #12]
 800c17c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c180:	81a3      	strh	r3, [r4, #12]
 800c182:	2300      	movs	r3, #0
 800c184:	6063      	str	r3, [r4, #4]
 800c186:	6923      	ldr	r3, [r4, #16]
 800c188:	6023      	str	r3, [r4, #0]
 800c18a:	89a3      	ldrh	r3, [r4, #12]
 800c18c:	f043 0308 	orr.w	r3, r3, #8
 800c190:	81a3      	strh	r3, [r4, #12]
 800c192:	6923      	ldr	r3, [r4, #16]
 800c194:	b94b      	cbnz	r3, 800c1aa <__swsetup_r+0x9a>
 800c196:	89a3      	ldrh	r3, [r4, #12]
 800c198:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c19c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1a0:	d003      	beq.n	800c1aa <__swsetup_r+0x9a>
 800c1a2:	4621      	mov	r1, r4
 800c1a4:	4630      	mov	r0, r6
 800c1a6:	f000 f9c3 	bl	800c530 <__smakebuf_r>
 800c1aa:	89a2      	ldrh	r2, [r4, #12]
 800c1ac:	f012 0301 	ands.w	r3, r2, #1
 800c1b0:	d00c      	beq.n	800c1cc <__swsetup_r+0xbc>
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	60a3      	str	r3, [r4, #8]
 800c1b6:	6963      	ldr	r3, [r4, #20]
 800c1b8:	425b      	negs	r3, r3
 800c1ba:	61a3      	str	r3, [r4, #24]
 800c1bc:	6923      	ldr	r3, [r4, #16]
 800c1be:	b953      	cbnz	r3, 800c1d6 <__swsetup_r+0xc6>
 800c1c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c1c8:	d1ba      	bne.n	800c140 <__swsetup_r+0x30>
 800c1ca:	bd70      	pop	{r4, r5, r6, pc}
 800c1cc:	0792      	lsls	r2, r2, #30
 800c1ce:	bf58      	it	pl
 800c1d0:	6963      	ldrpl	r3, [r4, #20]
 800c1d2:	60a3      	str	r3, [r4, #8]
 800c1d4:	e7f2      	b.n	800c1bc <__swsetup_r+0xac>
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	e7f7      	b.n	800c1ca <__swsetup_r+0xba>
 800c1da:	bf00      	nop
 800c1dc:	2000002c 	.word	0x2000002c
 800c1e0:	0800dcbc 	.word	0x0800dcbc
 800c1e4:	0800dcdc 	.word	0x0800dcdc
 800c1e8:	0800dc9c 	.word	0x0800dc9c

0800c1ec <__sflush_r>:
 800c1ec:	898a      	ldrh	r2, [r1, #12]
 800c1ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1f2:	4605      	mov	r5, r0
 800c1f4:	0710      	lsls	r0, r2, #28
 800c1f6:	460c      	mov	r4, r1
 800c1f8:	d458      	bmi.n	800c2ac <__sflush_r+0xc0>
 800c1fa:	684b      	ldr	r3, [r1, #4]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	dc05      	bgt.n	800c20c <__sflush_r+0x20>
 800c200:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c202:	2b00      	cmp	r3, #0
 800c204:	dc02      	bgt.n	800c20c <__sflush_r+0x20>
 800c206:	2000      	movs	r0, #0
 800c208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c20c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c20e:	2e00      	cmp	r6, #0
 800c210:	d0f9      	beq.n	800c206 <__sflush_r+0x1a>
 800c212:	2300      	movs	r3, #0
 800c214:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c218:	682f      	ldr	r7, [r5, #0]
 800c21a:	6a21      	ldr	r1, [r4, #32]
 800c21c:	602b      	str	r3, [r5, #0]
 800c21e:	d032      	beq.n	800c286 <__sflush_r+0x9a>
 800c220:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c222:	89a3      	ldrh	r3, [r4, #12]
 800c224:	075a      	lsls	r2, r3, #29
 800c226:	d505      	bpl.n	800c234 <__sflush_r+0x48>
 800c228:	6863      	ldr	r3, [r4, #4]
 800c22a:	1ac0      	subs	r0, r0, r3
 800c22c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c22e:	b10b      	cbz	r3, 800c234 <__sflush_r+0x48>
 800c230:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c232:	1ac0      	subs	r0, r0, r3
 800c234:	2300      	movs	r3, #0
 800c236:	4602      	mov	r2, r0
 800c238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c23a:	6a21      	ldr	r1, [r4, #32]
 800c23c:	4628      	mov	r0, r5
 800c23e:	47b0      	blx	r6
 800c240:	1c43      	adds	r3, r0, #1
 800c242:	89a3      	ldrh	r3, [r4, #12]
 800c244:	d106      	bne.n	800c254 <__sflush_r+0x68>
 800c246:	6829      	ldr	r1, [r5, #0]
 800c248:	291d      	cmp	r1, #29
 800c24a:	d848      	bhi.n	800c2de <__sflush_r+0xf2>
 800c24c:	4a29      	ldr	r2, [pc, #164]	; (800c2f4 <__sflush_r+0x108>)
 800c24e:	40ca      	lsrs	r2, r1
 800c250:	07d6      	lsls	r6, r2, #31
 800c252:	d544      	bpl.n	800c2de <__sflush_r+0xf2>
 800c254:	2200      	movs	r2, #0
 800c256:	6062      	str	r2, [r4, #4]
 800c258:	04d9      	lsls	r1, r3, #19
 800c25a:	6922      	ldr	r2, [r4, #16]
 800c25c:	6022      	str	r2, [r4, #0]
 800c25e:	d504      	bpl.n	800c26a <__sflush_r+0x7e>
 800c260:	1c42      	adds	r2, r0, #1
 800c262:	d101      	bne.n	800c268 <__sflush_r+0x7c>
 800c264:	682b      	ldr	r3, [r5, #0]
 800c266:	b903      	cbnz	r3, 800c26a <__sflush_r+0x7e>
 800c268:	6560      	str	r0, [r4, #84]	; 0x54
 800c26a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c26c:	602f      	str	r7, [r5, #0]
 800c26e:	2900      	cmp	r1, #0
 800c270:	d0c9      	beq.n	800c206 <__sflush_r+0x1a>
 800c272:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c276:	4299      	cmp	r1, r3
 800c278:	d002      	beq.n	800c280 <__sflush_r+0x94>
 800c27a:	4628      	mov	r0, r5
 800c27c:	f7ff fcc2 	bl	800bc04 <_free_r>
 800c280:	2000      	movs	r0, #0
 800c282:	6360      	str	r0, [r4, #52]	; 0x34
 800c284:	e7c0      	b.n	800c208 <__sflush_r+0x1c>
 800c286:	2301      	movs	r3, #1
 800c288:	4628      	mov	r0, r5
 800c28a:	47b0      	blx	r6
 800c28c:	1c41      	adds	r1, r0, #1
 800c28e:	d1c8      	bne.n	800c222 <__sflush_r+0x36>
 800c290:	682b      	ldr	r3, [r5, #0]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d0c5      	beq.n	800c222 <__sflush_r+0x36>
 800c296:	2b1d      	cmp	r3, #29
 800c298:	d001      	beq.n	800c29e <__sflush_r+0xb2>
 800c29a:	2b16      	cmp	r3, #22
 800c29c:	d101      	bne.n	800c2a2 <__sflush_r+0xb6>
 800c29e:	602f      	str	r7, [r5, #0]
 800c2a0:	e7b1      	b.n	800c206 <__sflush_r+0x1a>
 800c2a2:	89a3      	ldrh	r3, [r4, #12]
 800c2a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2a8:	81a3      	strh	r3, [r4, #12]
 800c2aa:	e7ad      	b.n	800c208 <__sflush_r+0x1c>
 800c2ac:	690f      	ldr	r7, [r1, #16]
 800c2ae:	2f00      	cmp	r7, #0
 800c2b0:	d0a9      	beq.n	800c206 <__sflush_r+0x1a>
 800c2b2:	0793      	lsls	r3, r2, #30
 800c2b4:	680e      	ldr	r6, [r1, #0]
 800c2b6:	bf08      	it	eq
 800c2b8:	694b      	ldreq	r3, [r1, #20]
 800c2ba:	600f      	str	r7, [r1, #0]
 800c2bc:	bf18      	it	ne
 800c2be:	2300      	movne	r3, #0
 800c2c0:	eba6 0807 	sub.w	r8, r6, r7
 800c2c4:	608b      	str	r3, [r1, #8]
 800c2c6:	f1b8 0f00 	cmp.w	r8, #0
 800c2ca:	dd9c      	ble.n	800c206 <__sflush_r+0x1a>
 800c2cc:	4643      	mov	r3, r8
 800c2ce:	463a      	mov	r2, r7
 800c2d0:	6a21      	ldr	r1, [r4, #32]
 800c2d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c2d4:	4628      	mov	r0, r5
 800c2d6:	47b0      	blx	r6
 800c2d8:	2800      	cmp	r0, #0
 800c2da:	dc06      	bgt.n	800c2ea <__sflush_r+0xfe>
 800c2dc:	89a3      	ldrh	r3, [r4, #12]
 800c2de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2e2:	81a3      	strh	r3, [r4, #12]
 800c2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e8:	e78e      	b.n	800c208 <__sflush_r+0x1c>
 800c2ea:	4407      	add	r7, r0
 800c2ec:	eba8 0800 	sub.w	r8, r8, r0
 800c2f0:	e7e9      	b.n	800c2c6 <__sflush_r+0xda>
 800c2f2:	bf00      	nop
 800c2f4:	20400001 	.word	0x20400001

0800c2f8 <_fflush_r>:
 800c2f8:	b538      	push	{r3, r4, r5, lr}
 800c2fa:	690b      	ldr	r3, [r1, #16]
 800c2fc:	4605      	mov	r5, r0
 800c2fe:	460c      	mov	r4, r1
 800c300:	b1db      	cbz	r3, 800c33a <_fflush_r+0x42>
 800c302:	b118      	cbz	r0, 800c30c <_fflush_r+0x14>
 800c304:	6983      	ldr	r3, [r0, #24]
 800c306:	b90b      	cbnz	r3, 800c30c <_fflush_r+0x14>
 800c308:	f000 f860 	bl	800c3cc <__sinit>
 800c30c:	4b0c      	ldr	r3, [pc, #48]	; (800c340 <_fflush_r+0x48>)
 800c30e:	429c      	cmp	r4, r3
 800c310:	d109      	bne.n	800c326 <_fflush_r+0x2e>
 800c312:	686c      	ldr	r4, [r5, #4]
 800c314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c318:	b17b      	cbz	r3, 800c33a <_fflush_r+0x42>
 800c31a:	4621      	mov	r1, r4
 800c31c:	4628      	mov	r0, r5
 800c31e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c322:	f7ff bf63 	b.w	800c1ec <__sflush_r>
 800c326:	4b07      	ldr	r3, [pc, #28]	; (800c344 <_fflush_r+0x4c>)
 800c328:	429c      	cmp	r4, r3
 800c32a:	d101      	bne.n	800c330 <_fflush_r+0x38>
 800c32c:	68ac      	ldr	r4, [r5, #8]
 800c32e:	e7f1      	b.n	800c314 <_fflush_r+0x1c>
 800c330:	4b05      	ldr	r3, [pc, #20]	; (800c348 <_fflush_r+0x50>)
 800c332:	429c      	cmp	r4, r3
 800c334:	bf08      	it	eq
 800c336:	68ec      	ldreq	r4, [r5, #12]
 800c338:	e7ec      	b.n	800c314 <_fflush_r+0x1c>
 800c33a:	2000      	movs	r0, #0
 800c33c:	bd38      	pop	{r3, r4, r5, pc}
 800c33e:	bf00      	nop
 800c340:	0800dcbc 	.word	0x0800dcbc
 800c344:	0800dcdc 	.word	0x0800dcdc
 800c348:	0800dc9c 	.word	0x0800dc9c

0800c34c <std>:
 800c34c:	2300      	movs	r3, #0
 800c34e:	b510      	push	{r4, lr}
 800c350:	4604      	mov	r4, r0
 800c352:	e9c0 3300 	strd	r3, r3, [r0]
 800c356:	6083      	str	r3, [r0, #8]
 800c358:	8181      	strh	r1, [r0, #12]
 800c35a:	6643      	str	r3, [r0, #100]	; 0x64
 800c35c:	81c2      	strh	r2, [r0, #14]
 800c35e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c362:	6183      	str	r3, [r0, #24]
 800c364:	4619      	mov	r1, r3
 800c366:	2208      	movs	r2, #8
 800c368:	305c      	adds	r0, #92	; 0x5c
 800c36a:	f7ff fc42 	bl	800bbf2 <memset>
 800c36e:	4b05      	ldr	r3, [pc, #20]	; (800c384 <std+0x38>)
 800c370:	6263      	str	r3, [r4, #36]	; 0x24
 800c372:	4b05      	ldr	r3, [pc, #20]	; (800c388 <std+0x3c>)
 800c374:	62a3      	str	r3, [r4, #40]	; 0x28
 800c376:	4b05      	ldr	r3, [pc, #20]	; (800c38c <std+0x40>)
 800c378:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c37a:	4b05      	ldr	r3, [pc, #20]	; (800c390 <std+0x44>)
 800c37c:	6224      	str	r4, [r4, #32]
 800c37e:	6323      	str	r3, [r4, #48]	; 0x30
 800c380:	bd10      	pop	{r4, pc}
 800c382:	bf00      	nop
 800c384:	0800ce0d 	.word	0x0800ce0d
 800c388:	0800ce2f 	.word	0x0800ce2f
 800c38c:	0800ce67 	.word	0x0800ce67
 800c390:	0800ce8b 	.word	0x0800ce8b

0800c394 <_cleanup_r>:
 800c394:	4901      	ldr	r1, [pc, #4]	; (800c39c <_cleanup_r+0x8>)
 800c396:	f000 b885 	b.w	800c4a4 <_fwalk_reent>
 800c39a:	bf00      	nop
 800c39c:	0800c2f9 	.word	0x0800c2f9

0800c3a0 <__sfmoreglue>:
 800c3a0:	b570      	push	{r4, r5, r6, lr}
 800c3a2:	1e4a      	subs	r2, r1, #1
 800c3a4:	2568      	movs	r5, #104	; 0x68
 800c3a6:	4355      	muls	r5, r2
 800c3a8:	460e      	mov	r6, r1
 800c3aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c3ae:	f7ff fc77 	bl	800bca0 <_malloc_r>
 800c3b2:	4604      	mov	r4, r0
 800c3b4:	b140      	cbz	r0, 800c3c8 <__sfmoreglue+0x28>
 800c3b6:	2100      	movs	r1, #0
 800c3b8:	e9c0 1600 	strd	r1, r6, [r0]
 800c3bc:	300c      	adds	r0, #12
 800c3be:	60a0      	str	r0, [r4, #8]
 800c3c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c3c4:	f7ff fc15 	bl	800bbf2 <memset>
 800c3c8:	4620      	mov	r0, r4
 800c3ca:	bd70      	pop	{r4, r5, r6, pc}

0800c3cc <__sinit>:
 800c3cc:	6983      	ldr	r3, [r0, #24]
 800c3ce:	b510      	push	{r4, lr}
 800c3d0:	4604      	mov	r4, r0
 800c3d2:	bb33      	cbnz	r3, 800c422 <__sinit+0x56>
 800c3d4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800c3d8:	6503      	str	r3, [r0, #80]	; 0x50
 800c3da:	4b12      	ldr	r3, [pc, #72]	; (800c424 <__sinit+0x58>)
 800c3dc:	4a12      	ldr	r2, [pc, #72]	; (800c428 <__sinit+0x5c>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	6282      	str	r2, [r0, #40]	; 0x28
 800c3e2:	4298      	cmp	r0, r3
 800c3e4:	bf04      	itt	eq
 800c3e6:	2301      	moveq	r3, #1
 800c3e8:	6183      	streq	r3, [r0, #24]
 800c3ea:	f000 f81f 	bl	800c42c <__sfp>
 800c3ee:	6060      	str	r0, [r4, #4]
 800c3f0:	4620      	mov	r0, r4
 800c3f2:	f000 f81b 	bl	800c42c <__sfp>
 800c3f6:	60a0      	str	r0, [r4, #8]
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	f000 f817 	bl	800c42c <__sfp>
 800c3fe:	2200      	movs	r2, #0
 800c400:	60e0      	str	r0, [r4, #12]
 800c402:	2104      	movs	r1, #4
 800c404:	6860      	ldr	r0, [r4, #4]
 800c406:	f7ff ffa1 	bl	800c34c <std>
 800c40a:	2201      	movs	r2, #1
 800c40c:	2109      	movs	r1, #9
 800c40e:	68a0      	ldr	r0, [r4, #8]
 800c410:	f7ff ff9c 	bl	800c34c <std>
 800c414:	2202      	movs	r2, #2
 800c416:	2112      	movs	r1, #18
 800c418:	68e0      	ldr	r0, [r4, #12]
 800c41a:	f7ff ff97 	bl	800c34c <std>
 800c41e:	2301      	movs	r3, #1
 800c420:	61a3      	str	r3, [r4, #24]
 800c422:	bd10      	pop	{r4, pc}
 800c424:	0800dc98 	.word	0x0800dc98
 800c428:	0800c395 	.word	0x0800c395

0800c42c <__sfp>:
 800c42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c42e:	4b1b      	ldr	r3, [pc, #108]	; (800c49c <__sfp+0x70>)
 800c430:	681e      	ldr	r6, [r3, #0]
 800c432:	69b3      	ldr	r3, [r6, #24]
 800c434:	4607      	mov	r7, r0
 800c436:	b913      	cbnz	r3, 800c43e <__sfp+0x12>
 800c438:	4630      	mov	r0, r6
 800c43a:	f7ff ffc7 	bl	800c3cc <__sinit>
 800c43e:	3648      	adds	r6, #72	; 0x48
 800c440:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c444:	3b01      	subs	r3, #1
 800c446:	d503      	bpl.n	800c450 <__sfp+0x24>
 800c448:	6833      	ldr	r3, [r6, #0]
 800c44a:	b133      	cbz	r3, 800c45a <__sfp+0x2e>
 800c44c:	6836      	ldr	r6, [r6, #0]
 800c44e:	e7f7      	b.n	800c440 <__sfp+0x14>
 800c450:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c454:	b16d      	cbz	r5, 800c472 <__sfp+0x46>
 800c456:	3468      	adds	r4, #104	; 0x68
 800c458:	e7f4      	b.n	800c444 <__sfp+0x18>
 800c45a:	2104      	movs	r1, #4
 800c45c:	4638      	mov	r0, r7
 800c45e:	f7ff ff9f 	bl	800c3a0 <__sfmoreglue>
 800c462:	6030      	str	r0, [r6, #0]
 800c464:	2800      	cmp	r0, #0
 800c466:	d1f1      	bne.n	800c44c <__sfp+0x20>
 800c468:	230c      	movs	r3, #12
 800c46a:	603b      	str	r3, [r7, #0]
 800c46c:	4604      	mov	r4, r0
 800c46e:	4620      	mov	r0, r4
 800c470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c472:	4b0b      	ldr	r3, [pc, #44]	; (800c4a0 <__sfp+0x74>)
 800c474:	6665      	str	r5, [r4, #100]	; 0x64
 800c476:	e9c4 5500 	strd	r5, r5, [r4]
 800c47a:	60a5      	str	r5, [r4, #8]
 800c47c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c480:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c484:	2208      	movs	r2, #8
 800c486:	4629      	mov	r1, r5
 800c488:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c48c:	f7ff fbb1 	bl	800bbf2 <memset>
 800c490:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c494:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c498:	e7e9      	b.n	800c46e <__sfp+0x42>
 800c49a:	bf00      	nop
 800c49c:	0800dc98 	.word	0x0800dc98
 800c4a0:	ffff0001 	.word	0xffff0001

0800c4a4 <_fwalk_reent>:
 800c4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4a8:	4680      	mov	r8, r0
 800c4aa:	4689      	mov	r9, r1
 800c4ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c4b0:	2600      	movs	r6, #0
 800c4b2:	b914      	cbnz	r4, 800c4ba <_fwalk_reent+0x16>
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ba:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800c4be:	3f01      	subs	r7, #1
 800c4c0:	d501      	bpl.n	800c4c6 <_fwalk_reent+0x22>
 800c4c2:	6824      	ldr	r4, [r4, #0]
 800c4c4:	e7f5      	b.n	800c4b2 <_fwalk_reent+0xe>
 800c4c6:	89ab      	ldrh	r3, [r5, #12]
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d907      	bls.n	800c4dc <_fwalk_reent+0x38>
 800c4cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	d003      	beq.n	800c4dc <_fwalk_reent+0x38>
 800c4d4:	4629      	mov	r1, r5
 800c4d6:	4640      	mov	r0, r8
 800c4d8:	47c8      	blx	r9
 800c4da:	4306      	orrs	r6, r0
 800c4dc:	3568      	adds	r5, #104	; 0x68
 800c4de:	e7ee      	b.n	800c4be <_fwalk_reent+0x1a>

0800c4e0 <__locale_ctype_ptr_l>:
 800c4e0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c4e4:	4770      	bx	lr

0800c4e6 <__swhatbuf_r>:
 800c4e6:	b570      	push	{r4, r5, r6, lr}
 800c4e8:	460e      	mov	r6, r1
 800c4ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4ee:	2900      	cmp	r1, #0
 800c4f0:	b096      	sub	sp, #88	; 0x58
 800c4f2:	4614      	mov	r4, r2
 800c4f4:	461d      	mov	r5, r3
 800c4f6:	da07      	bge.n	800c508 <__swhatbuf_r+0x22>
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	602b      	str	r3, [r5, #0]
 800c4fc:	89b3      	ldrh	r3, [r6, #12]
 800c4fe:	061a      	lsls	r2, r3, #24
 800c500:	d410      	bmi.n	800c524 <__swhatbuf_r+0x3e>
 800c502:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c506:	e00e      	b.n	800c526 <__swhatbuf_r+0x40>
 800c508:	466a      	mov	r2, sp
 800c50a:	f000 fcf1 	bl	800cef0 <_fstat_r>
 800c50e:	2800      	cmp	r0, #0
 800c510:	dbf2      	blt.n	800c4f8 <__swhatbuf_r+0x12>
 800c512:	9a01      	ldr	r2, [sp, #4]
 800c514:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c518:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c51c:	425a      	negs	r2, r3
 800c51e:	415a      	adcs	r2, r3
 800c520:	602a      	str	r2, [r5, #0]
 800c522:	e7ee      	b.n	800c502 <__swhatbuf_r+0x1c>
 800c524:	2340      	movs	r3, #64	; 0x40
 800c526:	2000      	movs	r0, #0
 800c528:	6023      	str	r3, [r4, #0]
 800c52a:	b016      	add	sp, #88	; 0x58
 800c52c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c530 <__smakebuf_r>:
 800c530:	898b      	ldrh	r3, [r1, #12]
 800c532:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c534:	079d      	lsls	r5, r3, #30
 800c536:	4606      	mov	r6, r0
 800c538:	460c      	mov	r4, r1
 800c53a:	d507      	bpl.n	800c54c <__smakebuf_r+0x1c>
 800c53c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c540:	6023      	str	r3, [r4, #0]
 800c542:	6123      	str	r3, [r4, #16]
 800c544:	2301      	movs	r3, #1
 800c546:	6163      	str	r3, [r4, #20]
 800c548:	b002      	add	sp, #8
 800c54a:	bd70      	pop	{r4, r5, r6, pc}
 800c54c:	ab01      	add	r3, sp, #4
 800c54e:	466a      	mov	r2, sp
 800c550:	f7ff ffc9 	bl	800c4e6 <__swhatbuf_r>
 800c554:	9900      	ldr	r1, [sp, #0]
 800c556:	4605      	mov	r5, r0
 800c558:	4630      	mov	r0, r6
 800c55a:	f7ff fba1 	bl	800bca0 <_malloc_r>
 800c55e:	b948      	cbnz	r0, 800c574 <__smakebuf_r+0x44>
 800c560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c564:	059a      	lsls	r2, r3, #22
 800c566:	d4ef      	bmi.n	800c548 <__smakebuf_r+0x18>
 800c568:	f023 0303 	bic.w	r3, r3, #3
 800c56c:	f043 0302 	orr.w	r3, r3, #2
 800c570:	81a3      	strh	r3, [r4, #12]
 800c572:	e7e3      	b.n	800c53c <__smakebuf_r+0xc>
 800c574:	4b0d      	ldr	r3, [pc, #52]	; (800c5ac <__smakebuf_r+0x7c>)
 800c576:	62b3      	str	r3, [r6, #40]	; 0x28
 800c578:	89a3      	ldrh	r3, [r4, #12]
 800c57a:	6020      	str	r0, [r4, #0]
 800c57c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c580:	81a3      	strh	r3, [r4, #12]
 800c582:	9b00      	ldr	r3, [sp, #0]
 800c584:	6163      	str	r3, [r4, #20]
 800c586:	9b01      	ldr	r3, [sp, #4]
 800c588:	6120      	str	r0, [r4, #16]
 800c58a:	b15b      	cbz	r3, 800c5a4 <__smakebuf_r+0x74>
 800c58c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c590:	4630      	mov	r0, r6
 800c592:	f000 fcbf 	bl	800cf14 <_isatty_r>
 800c596:	b128      	cbz	r0, 800c5a4 <__smakebuf_r+0x74>
 800c598:	89a3      	ldrh	r3, [r4, #12]
 800c59a:	f023 0303 	bic.w	r3, r3, #3
 800c59e:	f043 0301 	orr.w	r3, r3, #1
 800c5a2:	81a3      	strh	r3, [r4, #12]
 800c5a4:	89a3      	ldrh	r3, [r4, #12]
 800c5a6:	431d      	orrs	r5, r3
 800c5a8:	81a5      	strh	r5, [r4, #12]
 800c5aa:	e7cd      	b.n	800c548 <__smakebuf_r+0x18>
 800c5ac:	0800c395 	.word	0x0800c395

0800c5b0 <__ascii_mbtowc>:
 800c5b0:	b082      	sub	sp, #8
 800c5b2:	b901      	cbnz	r1, 800c5b6 <__ascii_mbtowc+0x6>
 800c5b4:	a901      	add	r1, sp, #4
 800c5b6:	b142      	cbz	r2, 800c5ca <__ascii_mbtowc+0x1a>
 800c5b8:	b14b      	cbz	r3, 800c5ce <__ascii_mbtowc+0x1e>
 800c5ba:	7813      	ldrb	r3, [r2, #0]
 800c5bc:	600b      	str	r3, [r1, #0]
 800c5be:	7812      	ldrb	r2, [r2, #0]
 800c5c0:	1c10      	adds	r0, r2, #0
 800c5c2:	bf18      	it	ne
 800c5c4:	2001      	movne	r0, #1
 800c5c6:	b002      	add	sp, #8
 800c5c8:	4770      	bx	lr
 800c5ca:	4610      	mov	r0, r2
 800c5cc:	e7fb      	b.n	800c5c6 <__ascii_mbtowc+0x16>
 800c5ce:	f06f 0001 	mvn.w	r0, #1
 800c5d2:	e7f8      	b.n	800c5c6 <__ascii_mbtowc+0x16>

0800c5d4 <__malloc_lock>:
 800c5d4:	4770      	bx	lr

0800c5d6 <__malloc_unlock>:
 800c5d6:	4770      	bx	lr

0800c5d8 <__ssputs_r>:
 800c5d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5dc:	688e      	ldr	r6, [r1, #8]
 800c5de:	429e      	cmp	r6, r3
 800c5e0:	4682      	mov	sl, r0
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	4690      	mov	r8, r2
 800c5e6:	4699      	mov	r9, r3
 800c5e8:	d837      	bhi.n	800c65a <__ssputs_r+0x82>
 800c5ea:	898a      	ldrh	r2, [r1, #12]
 800c5ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c5f0:	d031      	beq.n	800c656 <__ssputs_r+0x7e>
 800c5f2:	6825      	ldr	r5, [r4, #0]
 800c5f4:	6909      	ldr	r1, [r1, #16]
 800c5f6:	1a6f      	subs	r7, r5, r1
 800c5f8:	6965      	ldr	r5, [r4, #20]
 800c5fa:	2302      	movs	r3, #2
 800c5fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c600:	fb95 f5f3 	sdiv	r5, r5, r3
 800c604:	f109 0301 	add.w	r3, r9, #1
 800c608:	443b      	add	r3, r7
 800c60a:	429d      	cmp	r5, r3
 800c60c:	bf38      	it	cc
 800c60e:	461d      	movcc	r5, r3
 800c610:	0553      	lsls	r3, r2, #21
 800c612:	d530      	bpl.n	800c676 <__ssputs_r+0x9e>
 800c614:	4629      	mov	r1, r5
 800c616:	f7ff fb43 	bl	800bca0 <_malloc_r>
 800c61a:	4606      	mov	r6, r0
 800c61c:	b950      	cbnz	r0, 800c634 <__ssputs_r+0x5c>
 800c61e:	230c      	movs	r3, #12
 800c620:	f8ca 3000 	str.w	r3, [sl]
 800c624:	89a3      	ldrh	r3, [r4, #12]
 800c626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c62a:	81a3      	strh	r3, [r4, #12]
 800c62c:	f04f 30ff 	mov.w	r0, #4294967295
 800c630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c634:	463a      	mov	r2, r7
 800c636:	6921      	ldr	r1, [r4, #16]
 800c638:	f7ff fad0 	bl	800bbdc <memcpy>
 800c63c:	89a3      	ldrh	r3, [r4, #12]
 800c63e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c646:	81a3      	strh	r3, [r4, #12]
 800c648:	6126      	str	r6, [r4, #16]
 800c64a:	6165      	str	r5, [r4, #20]
 800c64c:	443e      	add	r6, r7
 800c64e:	1bed      	subs	r5, r5, r7
 800c650:	6026      	str	r6, [r4, #0]
 800c652:	60a5      	str	r5, [r4, #8]
 800c654:	464e      	mov	r6, r9
 800c656:	454e      	cmp	r6, r9
 800c658:	d900      	bls.n	800c65c <__ssputs_r+0x84>
 800c65a:	464e      	mov	r6, r9
 800c65c:	4632      	mov	r2, r6
 800c65e:	4641      	mov	r1, r8
 800c660:	6820      	ldr	r0, [r4, #0]
 800c662:	f000 fc79 	bl	800cf58 <memmove>
 800c666:	68a3      	ldr	r3, [r4, #8]
 800c668:	1b9b      	subs	r3, r3, r6
 800c66a:	60a3      	str	r3, [r4, #8]
 800c66c:	6823      	ldr	r3, [r4, #0]
 800c66e:	441e      	add	r6, r3
 800c670:	6026      	str	r6, [r4, #0]
 800c672:	2000      	movs	r0, #0
 800c674:	e7dc      	b.n	800c630 <__ssputs_r+0x58>
 800c676:	462a      	mov	r2, r5
 800c678:	f000 fc87 	bl	800cf8a <_realloc_r>
 800c67c:	4606      	mov	r6, r0
 800c67e:	2800      	cmp	r0, #0
 800c680:	d1e2      	bne.n	800c648 <__ssputs_r+0x70>
 800c682:	6921      	ldr	r1, [r4, #16]
 800c684:	4650      	mov	r0, sl
 800c686:	f7ff fabd 	bl	800bc04 <_free_r>
 800c68a:	e7c8      	b.n	800c61e <__ssputs_r+0x46>

0800c68c <_svfiprintf_r>:
 800c68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c690:	461d      	mov	r5, r3
 800c692:	898b      	ldrh	r3, [r1, #12]
 800c694:	061f      	lsls	r7, r3, #24
 800c696:	b09d      	sub	sp, #116	; 0x74
 800c698:	4680      	mov	r8, r0
 800c69a:	460c      	mov	r4, r1
 800c69c:	4616      	mov	r6, r2
 800c69e:	d50f      	bpl.n	800c6c0 <_svfiprintf_r+0x34>
 800c6a0:	690b      	ldr	r3, [r1, #16]
 800c6a2:	b96b      	cbnz	r3, 800c6c0 <_svfiprintf_r+0x34>
 800c6a4:	2140      	movs	r1, #64	; 0x40
 800c6a6:	f7ff fafb 	bl	800bca0 <_malloc_r>
 800c6aa:	6020      	str	r0, [r4, #0]
 800c6ac:	6120      	str	r0, [r4, #16]
 800c6ae:	b928      	cbnz	r0, 800c6bc <_svfiprintf_r+0x30>
 800c6b0:	230c      	movs	r3, #12
 800c6b2:	f8c8 3000 	str.w	r3, [r8]
 800c6b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c6ba:	e0c8      	b.n	800c84e <_svfiprintf_r+0x1c2>
 800c6bc:	2340      	movs	r3, #64	; 0x40
 800c6be:	6163      	str	r3, [r4, #20]
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	9309      	str	r3, [sp, #36]	; 0x24
 800c6c4:	2320      	movs	r3, #32
 800c6c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c6ca:	2330      	movs	r3, #48	; 0x30
 800c6cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c6d0:	9503      	str	r5, [sp, #12]
 800c6d2:	f04f 0b01 	mov.w	fp, #1
 800c6d6:	4637      	mov	r7, r6
 800c6d8:	463d      	mov	r5, r7
 800c6da:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c6de:	b10b      	cbz	r3, 800c6e4 <_svfiprintf_r+0x58>
 800c6e0:	2b25      	cmp	r3, #37	; 0x25
 800c6e2:	d13e      	bne.n	800c762 <_svfiprintf_r+0xd6>
 800c6e4:	ebb7 0a06 	subs.w	sl, r7, r6
 800c6e8:	d00b      	beq.n	800c702 <_svfiprintf_r+0x76>
 800c6ea:	4653      	mov	r3, sl
 800c6ec:	4632      	mov	r2, r6
 800c6ee:	4621      	mov	r1, r4
 800c6f0:	4640      	mov	r0, r8
 800c6f2:	f7ff ff71 	bl	800c5d8 <__ssputs_r>
 800c6f6:	3001      	adds	r0, #1
 800c6f8:	f000 80a4 	beq.w	800c844 <_svfiprintf_r+0x1b8>
 800c6fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6fe:	4453      	add	r3, sl
 800c700:	9309      	str	r3, [sp, #36]	; 0x24
 800c702:	783b      	ldrb	r3, [r7, #0]
 800c704:	2b00      	cmp	r3, #0
 800c706:	f000 809d 	beq.w	800c844 <_svfiprintf_r+0x1b8>
 800c70a:	2300      	movs	r3, #0
 800c70c:	f04f 32ff 	mov.w	r2, #4294967295
 800c710:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c714:	9304      	str	r3, [sp, #16]
 800c716:	9307      	str	r3, [sp, #28]
 800c718:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c71c:	931a      	str	r3, [sp, #104]	; 0x68
 800c71e:	462f      	mov	r7, r5
 800c720:	2205      	movs	r2, #5
 800c722:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c726:	4850      	ldr	r0, [pc, #320]	; (800c868 <_svfiprintf_r+0x1dc>)
 800c728:	f7f3 fd5a 	bl	80001e0 <memchr>
 800c72c:	9b04      	ldr	r3, [sp, #16]
 800c72e:	b9d0      	cbnz	r0, 800c766 <_svfiprintf_r+0xda>
 800c730:	06d9      	lsls	r1, r3, #27
 800c732:	bf44      	itt	mi
 800c734:	2220      	movmi	r2, #32
 800c736:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c73a:	071a      	lsls	r2, r3, #28
 800c73c:	bf44      	itt	mi
 800c73e:	222b      	movmi	r2, #43	; 0x2b
 800c740:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c744:	782a      	ldrb	r2, [r5, #0]
 800c746:	2a2a      	cmp	r2, #42	; 0x2a
 800c748:	d015      	beq.n	800c776 <_svfiprintf_r+0xea>
 800c74a:	9a07      	ldr	r2, [sp, #28]
 800c74c:	462f      	mov	r7, r5
 800c74e:	2000      	movs	r0, #0
 800c750:	250a      	movs	r5, #10
 800c752:	4639      	mov	r1, r7
 800c754:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c758:	3b30      	subs	r3, #48	; 0x30
 800c75a:	2b09      	cmp	r3, #9
 800c75c:	d94d      	bls.n	800c7fa <_svfiprintf_r+0x16e>
 800c75e:	b1b8      	cbz	r0, 800c790 <_svfiprintf_r+0x104>
 800c760:	e00f      	b.n	800c782 <_svfiprintf_r+0xf6>
 800c762:	462f      	mov	r7, r5
 800c764:	e7b8      	b.n	800c6d8 <_svfiprintf_r+0x4c>
 800c766:	4a40      	ldr	r2, [pc, #256]	; (800c868 <_svfiprintf_r+0x1dc>)
 800c768:	1a80      	subs	r0, r0, r2
 800c76a:	fa0b f000 	lsl.w	r0, fp, r0
 800c76e:	4318      	orrs	r0, r3
 800c770:	9004      	str	r0, [sp, #16]
 800c772:	463d      	mov	r5, r7
 800c774:	e7d3      	b.n	800c71e <_svfiprintf_r+0x92>
 800c776:	9a03      	ldr	r2, [sp, #12]
 800c778:	1d11      	adds	r1, r2, #4
 800c77a:	6812      	ldr	r2, [r2, #0]
 800c77c:	9103      	str	r1, [sp, #12]
 800c77e:	2a00      	cmp	r2, #0
 800c780:	db01      	blt.n	800c786 <_svfiprintf_r+0xfa>
 800c782:	9207      	str	r2, [sp, #28]
 800c784:	e004      	b.n	800c790 <_svfiprintf_r+0x104>
 800c786:	4252      	negs	r2, r2
 800c788:	f043 0302 	orr.w	r3, r3, #2
 800c78c:	9207      	str	r2, [sp, #28]
 800c78e:	9304      	str	r3, [sp, #16]
 800c790:	783b      	ldrb	r3, [r7, #0]
 800c792:	2b2e      	cmp	r3, #46	; 0x2e
 800c794:	d10c      	bne.n	800c7b0 <_svfiprintf_r+0x124>
 800c796:	787b      	ldrb	r3, [r7, #1]
 800c798:	2b2a      	cmp	r3, #42	; 0x2a
 800c79a:	d133      	bne.n	800c804 <_svfiprintf_r+0x178>
 800c79c:	9b03      	ldr	r3, [sp, #12]
 800c79e:	1d1a      	adds	r2, r3, #4
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	9203      	str	r2, [sp, #12]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	bfb8      	it	lt
 800c7a8:	f04f 33ff 	movlt.w	r3, #4294967295
 800c7ac:	3702      	adds	r7, #2
 800c7ae:	9305      	str	r3, [sp, #20]
 800c7b0:	4d2e      	ldr	r5, [pc, #184]	; (800c86c <_svfiprintf_r+0x1e0>)
 800c7b2:	7839      	ldrb	r1, [r7, #0]
 800c7b4:	2203      	movs	r2, #3
 800c7b6:	4628      	mov	r0, r5
 800c7b8:	f7f3 fd12 	bl	80001e0 <memchr>
 800c7bc:	b138      	cbz	r0, 800c7ce <_svfiprintf_r+0x142>
 800c7be:	2340      	movs	r3, #64	; 0x40
 800c7c0:	1b40      	subs	r0, r0, r5
 800c7c2:	fa03 f000 	lsl.w	r0, r3, r0
 800c7c6:	9b04      	ldr	r3, [sp, #16]
 800c7c8:	4303      	orrs	r3, r0
 800c7ca:	3701      	adds	r7, #1
 800c7cc:	9304      	str	r3, [sp, #16]
 800c7ce:	7839      	ldrb	r1, [r7, #0]
 800c7d0:	4827      	ldr	r0, [pc, #156]	; (800c870 <_svfiprintf_r+0x1e4>)
 800c7d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c7d6:	2206      	movs	r2, #6
 800c7d8:	1c7e      	adds	r6, r7, #1
 800c7da:	f7f3 fd01 	bl	80001e0 <memchr>
 800c7de:	2800      	cmp	r0, #0
 800c7e0:	d038      	beq.n	800c854 <_svfiprintf_r+0x1c8>
 800c7e2:	4b24      	ldr	r3, [pc, #144]	; (800c874 <_svfiprintf_r+0x1e8>)
 800c7e4:	bb13      	cbnz	r3, 800c82c <_svfiprintf_r+0x1a0>
 800c7e6:	9b03      	ldr	r3, [sp, #12]
 800c7e8:	3307      	adds	r3, #7
 800c7ea:	f023 0307 	bic.w	r3, r3, #7
 800c7ee:	3308      	adds	r3, #8
 800c7f0:	9303      	str	r3, [sp, #12]
 800c7f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7f4:	444b      	add	r3, r9
 800c7f6:	9309      	str	r3, [sp, #36]	; 0x24
 800c7f8:	e76d      	b.n	800c6d6 <_svfiprintf_r+0x4a>
 800c7fa:	fb05 3202 	mla	r2, r5, r2, r3
 800c7fe:	2001      	movs	r0, #1
 800c800:	460f      	mov	r7, r1
 800c802:	e7a6      	b.n	800c752 <_svfiprintf_r+0xc6>
 800c804:	2300      	movs	r3, #0
 800c806:	3701      	adds	r7, #1
 800c808:	9305      	str	r3, [sp, #20]
 800c80a:	4619      	mov	r1, r3
 800c80c:	250a      	movs	r5, #10
 800c80e:	4638      	mov	r0, r7
 800c810:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c814:	3a30      	subs	r2, #48	; 0x30
 800c816:	2a09      	cmp	r2, #9
 800c818:	d903      	bls.n	800c822 <_svfiprintf_r+0x196>
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d0c8      	beq.n	800c7b0 <_svfiprintf_r+0x124>
 800c81e:	9105      	str	r1, [sp, #20]
 800c820:	e7c6      	b.n	800c7b0 <_svfiprintf_r+0x124>
 800c822:	fb05 2101 	mla	r1, r5, r1, r2
 800c826:	2301      	movs	r3, #1
 800c828:	4607      	mov	r7, r0
 800c82a:	e7f0      	b.n	800c80e <_svfiprintf_r+0x182>
 800c82c:	ab03      	add	r3, sp, #12
 800c82e:	9300      	str	r3, [sp, #0]
 800c830:	4622      	mov	r2, r4
 800c832:	4b11      	ldr	r3, [pc, #68]	; (800c878 <_svfiprintf_r+0x1ec>)
 800c834:	a904      	add	r1, sp, #16
 800c836:	4640      	mov	r0, r8
 800c838:	f3af 8000 	nop.w
 800c83c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c840:	4681      	mov	r9, r0
 800c842:	d1d6      	bne.n	800c7f2 <_svfiprintf_r+0x166>
 800c844:	89a3      	ldrh	r3, [r4, #12]
 800c846:	065b      	lsls	r3, r3, #25
 800c848:	f53f af35 	bmi.w	800c6b6 <_svfiprintf_r+0x2a>
 800c84c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c84e:	b01d      	add	sp, #116	; 0x74
 800c850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c854:	ab03      	add	r3, sp, #12
 800c856:	9300      	str	r3, [sp, #0]
 800c858:	4622      	mov	r2, r4
 800c85a:	4b07      	ldr	r3, [pc, #28]	; (800c878 <_svfiprintf_r+0x1ec>)
 800c85c:	a904      	add	r1, sp, #16
 800c85e:	4640      	mov	r0, r8
 800c860:	f000 f9c2 	bl	800cbe8 <_printf_i>
 800c864:	e7ea      	b.n	800c83c <_svfiprintf_r+0x1b0>
 800c866:	bf00      	nop
 800c868:	0800dd06 	.word	0x0800dd06
 800c86c:	0800dd0c 	.word	0x0800dd0c
 800c870:	0800dd10 	.word	0x0800dd10
 800c874:	00000000 	.word	0x00000000
 800c878:	0800c5d9 	.word	0x0800c5d9

0800c87c <__sfputc_r>:
 800c87c:	6893      	ldr	r3, [r2, #8]
 800c87e:	3b01      	subs	r3, #1
 800c880:	2b00      	cmp	r3, #0
 800c882:	b410      	push	{r4}
 800c884:	6093      	str	r3, [r2, #8]
 800c886:	da08      	bge.n	800c89a <__sfputc_r+0x1e>
 800c888:	6994      	ldr	r4, [r2, #24]
 800c88a:	42a3      	cmp	r3, r4
 800c88c:	db01      	blt.n	800c892 <__sfputc_r+0x16>
 800c88e:	290a      	cmp	r1, #10
 800c890:	d103      	bne.n	800c89a <__sfputc_r+0x1e>
 800c892:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c896:	f7ff bbe9 	b.w	800c06c <__swbuf_r>
 800c89a:	6813      	ldr	r3, [r2, #0]
 800c89c:	1c58      	adds	r0, r3, #1
 800c89e:	6010      	str	r0, [r2, #0]
 800c8a0:	7019      	strb	r1, [r3, #0]
 800c8a2:	4608      	mov	r0, r1
 800c8a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8a8:	4770      	bx	lr

0800c8aa <__sfputs_r>:
 800c8aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ac:	4606      	mov	r6, r0
 800c8ae:	460f      	mov	r7, r1
 800c8b0:	4614      	mov	r4, r2
 800c8b2:	18d5      	adds	r5, r2, r3
 800c8b4:	42ac      	cmp	r4, r5
 800c8b6:	d101      	bne.n	800c8bc <__sfputs_r+0x12>
 800c8b8:	2000      	movs	r0, #0
 800c8ba:	e007      	b.n	800c8cc <__sfputs_r+0x22>
 800c8bc:	463a      	mov	r2, r7
 800c8be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8c2:	4630      	mov	r0, r6
 800c8c4:	f7ff ffda 	bl	800c87c <__sfputc_r>
 800c8c8:	1c43      	adds	r3, r0, #1
 800c8ca:	d1f3      	bne.n	800c8b4 <__sfputs_r+0xa>
 800c8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c8d0 <_vfiprintf_r>:
 800c8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d4:	460c      	mov	r4, r1
 800c8d6:	b09d      	sub	sp, #116	; 0x74
 800c8d8:	4617      	mov	r7, r2
 800c8da:	461d      	mov	r5, r3
 800c8dc:	4606      	mov	r6, r0
 800c8de:	b118      	cbz	r0, 800c8e8 <_vfiprintf_r+0x18>
 800c8e0:	6983      	ldr	r3, [r0, #24]
 800c8e2:	b90b      	cbnz	r3, 800c8e8 <_vfiprintf_r+0x18>
 800c8e4:	f7ff fd72 	bl	800c3cc <__sinit>
 800c8e8:	4b7c      	ldr	r3, [pc, #496]	; (800cadc <_vfiprintf_r+0x20c>)
 800c8ea:	429c      	cmp	r4, r3
 800c8ec:	d158      	bne.n	800c9a0 <_vfiprintf_r+0xd0>
 800c8ee:	6874      	ldr	r4, [r6, #4]
 800c8f0:	89a3      	ldrh	r3, [r4, #12]
 800c8f2:	0718      	lsls	r0, r3, #28
 800c8f4:	d55e      	bpl.n	800c9b4 <_vfiprintf_r+0xe4>
 800c8f6:	6923      	ldr	r3, [r4, #16]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d05b      	beq.n	800c9b4 <_vfiprintf_r+0xe4>
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	9309      	str	r3, [sp, #36]	; 0x24
 800c900:	2320      	movs	r3, #32
 800c902:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c906:	2330      	movs	r3, #48	; 0x30
 800c908:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c90c:	9503      	str	r5, [sp, #12]
 800c90e:	f04f 0b01 	mov.w	fp, #1
 800c912:	46b8      	mov	r8, r7
 800c914:	4645      	mov	r5, r8
 800c916:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c91a:	b10b      	cbz	r3, 800c920 <_vfiprintf_r+0x50>
 800c91c:	2b25      	cmp	r3, #37	; 0x25
 800c91e:	d154      	bne.n	800c9ca <_vfiprintf_r+0xfa>
 800c920:	ebb8 0a07 	subs.w	sl, r8, r7
 800c924:	d00b      	beq.n	800c93e <_vfiprintf_r+0x6e>
 800c926:	4653      	mov	r3, sl
 800c928:	463a      	mov	r2, r7
 800c92a:	4621      	mov	r1, r4
 800c92c:	4630      	mov	r0, r6
 800c92e:	f7ff ffbc 	bl	800c8aa <__sfputs_r>
 800c932:	3001      	adds	r0, #1
 800c934:	f000 80c2 	beq.w	800cabc <_vfiprintf_r+0x1ec>
 800c938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c93a:	4453      	add	r3, sl
 800c93c:	9309      	str	r3, [sp, #36]	; 0x24
 800c93e:	f898 3000 	ldrb.w	r3, [r8]
 800c942:	2b00      	cmp	r3, #0
 800c944:	f000 80ba 	beq.w	800cabc <_vfiprintf_r+0x1ec>
 800c948:	2300      	movs	r3, #0
 800c94a:	f04f 32ff 	mov.w	r2, #4294967295
 800c94e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c952:	9304      	str	r3, [sp, #16]
 800c954:	9307      	str	r3, [sp, #28]
 800c956:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c95a:	931a      	str	r3, [sp, #104]	; 0x68
 800c95c:	46a8      	mov	r8, r5
 800c95e:	2205      	movs	r2, #5
 800c960:	f818 1b01 	ldrb.w	r1, [r8], #1
 800c964:	485e      	ldr	r0, [pc, #376]	; (800cae0 <_vfiprintf_r+0x210>)
 800c966:	f7f3 fc3b 	bl	80001e0 <memchr>
 800c96a:	9b04      	ldr	r3, [sp, #16]
 800c96c:	bb78      	cbnz	r0, 800c9ce <_vfiprintf_r+0xfe>
 800c96e:	06d9      	lsls	r1, r3, #27
 800c970:	bf44      	itt	mi
 800c972:	2220      	movmi	r2, #32
 800c974:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c978:	071a      	lsls	r2, r3, #28
 800c97a:	bf44      	itt	mi
 800c97c:	222b      	movmi	r2, #43	; 0x2b
 800c97e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c982:	782a      	ldrb	r2, [r5, #0]
 800c984:	2a2a      	cmp	r2, #42	; 0x2a
 800c986:	d02a      	beq.n	800c9de <_vfiprintf_r+0x10e>
 800c988:	9a07      	ldr	r2, [sp, #28]
 800c98a:	46a8      	mov	r8, r5
 800c98c:	2000      	movs	r0, #0
 800c98e:	250a      	movs	r5, #10
 800c990:	4641      	mov	r1, r8
 800c992:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c996:	3b30      	subs	r3, #48	; 0x30
 800c998:	2b09      	cmp	r3, #9
 800c99a:	d969      	bls.n	800ca70 <_vfiprintf_r+0x1a0>
 800c99c:	b360      	cbz	r0, 800c9f8 <_vfiprintf_r+0x128>
 800c99e:	e024      	b.n	800c9ea <_vfiprintf_r+0x11a>
 800c9a0:	4b50      	ldr	r3, [pc, #320]	; (800cae4 <_vfiprintf_r+0x214>)
 800c9a2:	429c      	cmp	r4, r3
 800c9a4:	d101      	bne.n	800c9aa <_vfiprintf_r+0xda>
 800c9a6:	68b4      	ldr	r4, [r6, #8]
 800c9a8:	e7a2      	b.n	800c8f0 <_vfiprintf_r+0x20>
 800c9aa:	4b4f      	ldr	r3, [pc, #316]	; (800cae8 <_vfiprintf_r+0x218>)
 800c9ac:	429c      	cmp	r4, r3
 800c9ae:	bf08      	it	eq
 800c9b0:	68f4      	ldreq	r4, [r6, #12]
 800c9b2:	e79d      	b.n	800c8f0 <_vfiprintf_r+0x20>
 800c9b4:	4621      	mov	r1, r4
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	f7ff fbaa 	bl	800c110 <__swsetup_r>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	d09d      	beq.n	800c8fc <_vfiprintf_r+0x2c>
 800c9c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c9c4:	b01d      	add	sp, #116	; 0x74
 800c9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ca:	46a8      	mov	r8, r5
 800c9cc:	e7a2      	b.n	800c914 <_vfiprintf_r+0x44>
 800c9ce:	4a44      	ldr	r2, [pc, #272]	; (800cae0 <_vfiprintf_r+0x210>)
 800c9d0:	1a80      	subs	r0, r0, r2
 800c9d2:	fa0b f000 	lsl.w	r0, fp, r0
 800c9d6:	4318      	orrs	r0, r3
 800c9d8:	9004      	str	r0, [sp, #16]
 800c9da:	4645      	mov	r5, r8
 800c9dc:	e7be      	b.n	800c95c <_vfiprintf_r+0x8c>
 800c9de:	9a03      	ldr	r2, [sp, #12]
 800c9e0:	1d11      	adds	r1, r2, #4
 800c9e2:	6812      	ldr	r2, [r2, #0]
 800c9e4:	9103      	str	r1, [sp, #12]
 800c9e6:	2a00      	cmp	r2, #0
 800c9e8:	db01      	blt.n	800c9ee <_vfiprintf_r+0x11e>
 800c9ea:	9207      	str	r2, [sp, #28]
 800c9ec:	e004      	b.n	800c9f8 <_vfiprintf_r+0x128>
 800c9ee:	4252      	negs	r2, r2
 800c9f0:	f043 0302 	orr.w	r3, r3, #2
 800c9f4:	9207      	str	r2, [sp, #28]
 800c9f6:	9304      	str	r3, [sp, #16]
 800c9f8:	f898 3000 	ldrb.w	r3, [r8]
 800c9fc:	2b2e      	cmp	r3, #46	; 0x2e
 800c9fe:	d10e      	bne.n	800ca1e <_vfiprintf_r+0x14e>
 800ca00:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ca04:	2b2a      	cmp	r3, #42	; 0x2a
 800ca06:	d138      	bne.n	800ca7a <_vfiprintf_r+0x1aa>
 800ca08:	9b03      	ldr	r3, [sp, #12]
 800ca0a:	1d1a      	adds	r2, r3, #4
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	9203      	str	r2, [sp, #12]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	bfb8      	it	lt
 800ca14:	f04f 33ff 	movlt.w	r3, #4294967295
 800ca18:	f108 0802 	add.w	r8, r8, #2
 800ca1c:	9305      	str	r3, [sp, #20]
 800ca1e:	4d33      	ldr	r5, [pc, #204]	; (800caec <_vfiprintf_r+0x21c>)
 800ca20:	f898 1000 	ldrb.w	r1, [r8]
 800ca24:	2203      	movs	r2, #3
 800ca26:	4628      	mov	r0, r5
 800ca28:	f7f3 fbda 	bl	80001e0 <memchr>
 800ca2c:	b140      	cbz	r0, 800ca40 <_vfiprintf_r+0x170>
 800ca2e:	2340      	movs	r3, #64	; 0x40
 800ca30:	1b40      	subs	r0, r0, r5
 800ca32:	fa03 f000 	lsl.w	r0, r3, r0
 800ca36:	9b04      	ldr	r3, [sp, #16]
 800ca38:	4303      	orrs	r3, r0
 800ca3a:	f108 0801 	add.w	r8, r8, #1
 800ca3e:	9304      	str	r3, [sp, #16]
 800ca40:	f898 1000 	ldrb.w	r1, [r8]
 800ca44:	482a      	ldr	r0, [pc, #168]	; (800caf0 <_vfiprintf_r+0x220>)
 800ca46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ca4a:	2206      	movs	r2, #6
 800ca4c:	f108 0701 	add.w	r7, r8, #1
 800ca50:	f7f3 fbc6 	bl	80001e0 <memchr>
 800ca54:	2800      	cmp	r0, #0
 800ca56:	d037      	beq.n	800cac8 <_vfiprintf_r+0x1f8>
 800ca58:	4b26      	ldr	r3, [pc, #152]	; (800caf4 <_vfiprintf_r+0x224>)
 800ca5a:	bb1b      	cbnz	r3, 800caa4 <_vfiprintf_r+0x1d4>
 800ca5c:	9b03      	ldr	r3, [sp, #12]
 800ca5e:	3307      	adds	r3, #7
 800ca60:	f023 0307 	bic.w	r3, r3, #7
 800ca64:	3308      	adds	r3, #8
 800ca66:	9303      	str	r3, [sp, #12]
 800ca68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca6a:	444b      	add	r3, r9
 800ca6c:	9309      	str	r3, [sp, #36]	; 0x24
 800ca6e:	e750      	b.n	800c912 <_vfiprintf_r+0x42>
 800ca70:	fb05 3202 	mla	r2, r5, r2, r3
 800ca74:	2001      	movs	r0, #1
 800ca76:	4688      	mov	r8, r1
 800ca78:	e78a      	b.n	800c990 <_vfiprintf_r+0xc0>
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	f108 0801 	add.w	r8, r8, #1
 800ca80:	9305      	str	r3, [sp, #20]
 800ca82:	4619      	mov	r1, r3
 800ca84:	250a      	movs	r5, #10
 800ca86:	4640      	mov	r0, r8
 800ca88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca8c:	3a30      	subs	r2, #48	; 0x30
 800ca8e:	2a09      	cmp	r2, #9
 800ca90:	d903      	bls.n	800ca9a <_vfiprintf_r+0x1ca>
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d0c3      	beq.n	800ca1e <_vfiprintf_r+0x14e>
 800ca96:	9105      	str	r1, [sp, #20]
 800ca98:	e7c1      	b.n	800ca1e <_vfiprintf_r+0x14e>
 800ca9a:	fb05 2101 	mla	r1, r5, r1, r2
 800ca9e:	2301      	movs	r3, #1
 800caa0:	4680      	mov	r8, r0
 800caa2:	e7f0      	b.n	800ca86 <_vfiprintf_r+0x1b6>
 800caa4:	ab03      	add	r3, sp, #12
 800caa6:	9300      	str	r3, [sp, #0]
 800caa8:	4622      	mov	r2, r4
 800caaa:	4b13      	ldr	r3, [pc, #76]	; (800caf8 <_vfiprintf_r+0x228>)
 800caac:	a904      	add	r1, sp, #16
 800caae:	4630      	mov	r0, r6
 800cab0:	f3af 8000 	nop.w
 800cab4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cab8:	4681      	mov	r9, r0
 800caba:	d1d5      	bne.n	800ca68 <_vfiprintf_r+0x198>
 800cabc:	89a3      	ldrh	r3, [r4, #12]
 800cabe:	065b      	lsls	r3, r3, #25
 800cac0:	f53f af7e 	bmi.w	800c9c0 <_vfiprintf_r+0xf0>
 800cac4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cac6:	e77d      	b.n	800c9c4 <_vfiprintf_r+0xf4>
 800cac8:	ab03      	add	r3, sp, #12
 800caca:	9300      	str	r3, [sp, #0]
 800cacc:	4622      	mov	r2, r4
 800cace:	4b0a      	ldr	r3, [pc, #40]	; (800caf8 <_vfiprintf_r+0x228>)
 800cad0:	a904      	add	r1, sp, #16
 800cad2:	4630      	mov	r0, r6
 800cad4:	f000 f888 	bl	800cbe8 <_printf_i>
 800cad8:	e7ec      	b.n	800cab4 <_vfiprintf_r+0x1e4>
 800cada:	bf00      	nop
 800cadc:	0800dcbc 	.word	0x0800dcbc
 800cae0:	0800dd06 	.word	0x0800dd06
 800cae4:	0800dcdc 	.word	0x0800dcdc
 800cae8:	0800dc9c 	.word	0x0800dc9c
 800caec:	0800dd0c 	.word	0x0800dd0c
 800caf0:	0800dd10 	.word	0x0800dd10
 800caf4:	00000000 	.word	0x00000000
 800caf8:	0800c8ab 	.word	0x0800c8ab

0800cafc <_printf_common>:
 800cafc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb00:	4691      	mov	r9, r2
 800cb02:	461f      	mov	r7, r3
 800cb04:	688a      	ldr	r2, [r1, #8]
 800cb06:	690b      	ldr	r3, [r1, #16]
 800cb08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	bfb8      	it	lt
 800cb10:	4613      	movlt	r3, r2
 800cb12:	f8c9 3000 	str.w	r3, [r9]
 800cb16:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cb1a:	4606      	mov	r6, r0
 800cb1c:	460c      	mov	r4, r1
 800cb1e:	b112      	cbz	r2, 800cb26 <_printf_common+0x2a>
 800cb20:	3301      	adds	r3, #1
 800cb22:	f8c9 3000 	str.w	r3, [r9]
 800cb26:	6823      	ldr	r3, [r4, #0]
 800cb28:	0699      	lsls	r1, r3, #26
 800cb2a:	bf42      	ittt	mi
 800cb2c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cb30:	3302      	addmi	r3, #2
 800cb32:	f8c9 3000 	strmi.w	r3, [r9]
 800cb36:	6825      	ldr	r5, [r4, #0]
 800cb38:	f015 0506 	ands.w	r5, r5, #6
 800cb3c:	d107      	bne.n	800cb4e <_printf_common+0x52>
 800cb3e:	f104 0a19 	add.w	sl, r4, #25
 800cb42:	68e3      	ldr	r3, [r4, #12]
 800cb44:	f8d9 2000 	ldr.w	r2, [r9]
 800cb48:	1a9b      	subs	r3, r3, r2
 800cb4a:	42ab      	cmp	r3, r5
 800cb4c:	dc28      	bgt.n	800cba0 <_printf_common+0xa4>
 800cb4e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cb52:	6822      	ldr	r2, [r4, #0]
 800cb54:	3300      	adds	r3, #0
 800cb56:	bf18      	it	ne
 800cb58:	2301      	movne	r3, #1
 800cb5a:	0692      	lsls	r2, r2, #26
 800cb5c:	d42d      	bmi.n	800cbba <_printf_common+0xbe>
 800cb5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cb62:	4639      	mov	r1, r7
 800cb64:	4630      	mov	r0, r6
 800cb66:	47c0      	blx	r8
 800cb68:	3001      	adds	r0, #1
 800cb6a:	d020      	beq.n	800cbae <_printf_common+0xb2>
 800cb6c:	6823      	ldr	r3, [r4, #0]
 800cb6e:	68e5      	ldr	r5, [r4, #12]
 800cb70:	f8d9 2000 	ldr.w	r2, [r9]
 800cb74:	f003 0306 	and.w	r3, r3, #6
 800cb78:	2b04      	cmp	r3, #4
 800cb7a:	bf08      	it	eq
 800cb7c:	1aad      	subeq	r5, r5, r2
 800cb7e:	68a3      	ldr	r3, [r4, #8]
 800cb80:	6922      	ldr	r2, [r4, #16]
 800cb82:	bf0c      	ite	eq
 800cb84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb88:	2500      	movne	r5, #0
 800cb8a:	4293      	cmp	r3, r2
 800cb8c:	bfc4      	itt	gt
 800cb8e:	1a9b      	subgt	r3, r3, r2
 800cb90:	18ed      	addgt	r5, r5, r3
 800cb92:	f04f 0900 	mov.w	r9, #0
 800cb96:	341a      	adds	r4, #26
 800cb98:	454d      	cmp	r5, r9
 800cb9a:	d11a      	bne.n	800cbd2 <_printf_common+0xd6>
 800cb9c:	2000      	movs	r0, #0
 800cb9e:	e008      	b.n	800cbb2 <_printf_common+0xb6>
 800cba0:	2301      	movs	r3, #1
 800cba2:	4652      	mov	r2, sl
 800cba4:	4639      	mov	r1, r7
 800cba6:	4630      	mov	r0, r6
 800cba8:	47c0      	blx	r8
 800cbaa:	3001      	adds	r0, #1
 800cbac:	d103      	bne.n	800cbb6 <_printf_common+0xba>
 800cbae:	f04f 30ff 	mov.w	r0, #4294967295
 800cbb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbb6:	3501      	adds	r5, #1
 800cbb8:	e7c3      	b.n	800cb42 <_printf_common+0x46>
 800cbba:	18e1      	adds	r1, r4, r3
 800cbbc:	1c5a      	adds	r2, r3, #1
 800cbbe:	2030      	movs	r0, #48	; 0x30
 800cbc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cbc4:	4422      	add	r2, r4
 800cbc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cbca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cbce:	3302      	adds	r3, #2
 800cbd0:	e7c5      	b.n	800cb5e <_printf_common+0x62>
 800cbd2:	2301      	movs	r3, #1
 800cbd4:	4622      	mov	r2, r4
 800cbd6:	4639      	mov	r1, r7
 800cbd8:	4630      	mov	r0, r6
 800cbda:	47c0      	blx	r8
 800cbdc:	3001      	adds	r0, #1
 800cbde:	d0e6      	beq.n	800cbae <_printf_common+0xb2>
 800cbe0:	f109 0901 	add.w	r9, r9, #1
 800cbe4:	e7d8      	b.n	800cb98 <_printf_common+0x9c>
	...

0800cbe8 <_printf_i>:
 800cbe8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cbec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cbf0:	460c      	mov	r4, r1
 800cbf2:	7e09      	ldrb	r1, [r1, #24]
 800cbf4:	b085      	sub	sp, #20
 800cbf6:	296e      	cmp	r1, #110	; 0x6e
 800cbf8:	4617      	mov	r7, r2
 800cbfa:	4606      	mov	r6, r0
 800cbfc:	4698      	mov	r8, r3
 800cbfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc00:	f000 80b3 	beq.w	800cd6a <_printf_i+0x182>
 800cc04:	d822      	bhi.n	800cc4c <_printf_i+0x64>
 800cc06:	2963      	cmp	r1, #99	; 0x63
 800cc08:	d036      	beq.n	800cc78 <_printf_i+0x90>
 800cc0a:	d80a      	bhi.n	800cc22 <_printf_i+0x3a>
 800cc0c:	2900      	cmp	r1, #0
 800cc0e:	f000 80b9 	beq.w	800cd84 <_printf_i+0x19c>
 800cc12:	2958      	cmp	r1, #88	; 0x58
 800cc14:	f000 8083 	beq.w	800cd1e <_printf_i+0x136>
 800cc18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc1c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cc20:	e032      	b.n	800cc88 <_printf_i+0xa0>
 800cc22:	2964      	cmp	r1, #100	; 0x64
 800cc24:	d001      	beq.n	800cc2a <_printf_i+0x42>
 800cc26:	2969      	cmp	r1, #105	; 0x69
 800cc28:	d1f6      	bne.n	800cc18 <_printf_i+0x30>
 800cc2a:	6820      	ldr	r0, [r4, #0]
 800cc2c:	6813      	ldr	r3, [r2, #0]
 800cc2e:	0605      	lsls	r5, r0, #24
 800cc30:	f103 0104 	add.w	r1, r3, #4
 800cc34:	d52a      	bpl.n	800cc8c <_printf_i+0xa4>
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	6011      	str	r1, [r2, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	da03      	bge.n	800cc46 <_printf_i+0x5e>
 800cc3e:	222d      	movs	r2, #45	; 0x2d
 800cc40:	425b      	negs	r3, r3
 800cc42:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cc46:	486f      	ldr	r0, [pc, #444]	; (800ce04 <_printf_i+0x21c>)
 800cc48:	220a      	movs	r2, #10
 800cc4a:	e039      	b.n	800ccc0 <_printf_i+0xd8>
 800cc4c:	2973      	cmp	r1, #115	; 0x73
 800cc4e:	f000 809d 	beq.w	800cd8c <_printf_i+0x1a4>
 800cc52:	d808      	bhi.n	800cc66 <_printf_i+0x7e>
 800cc54:	296f      	cmp	r1, #111	; 0x6f
 800cc56:	d020      	beq.n	800cc9a <_printf_i+0xb2>
 800cc58:	2970      	cmp	r1, #112	; 0x70
 800cc5a:	d1dd      	bne.n	800cc18 <_printf_i+0x30>
 800cc5c:	6823      	ldr	r3, [r4, #0]
 800cc5e:	f043 0320 	orr.w	r3, r3, #32
 800cc62:	6023      	str	r3, [r4, #0]
 800cc64:	e003      	b.n	800cc6e <_printf_i+0x86>
 800cc66:	2975      	cmp	r1, #117	; 0x75
 800cc68:	d017      	beq.n	800cc9a <_printf_i+0xb2>
 800cc6a:	2978      	cmp	r1, #120	; 0x78
 800cc6c:	d1d4      	bne.n	800cc18 <_printf_i+0x30>
 800cc6e:	2378      	movs	r3, #120	; 0x78
 800cc70:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc74:	4864      	ldr	r0, [pc, #400]	; (800ce08 <_printf_i+0x220>)
 800cc76:	e055      	b.n	800cd24 <_printf_i+0x13c>
 800cc78:	6813      	ldr	r3, [r2, #0]
 800cc7a:	1d19      	adds	r1, r3, #4
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	6011      	str	r1, [r2, #0]
 800cc80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc88:	2301      	movs	r3, #1
 800cc8a:	e08c      	b.n	800cda6 <_printf_i+0x1be>
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	6011      	str	r1, [r2, #0]
 800cc90:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cc94:	bf18      	it	ne
 800cc96:	b21b      	sxthne	r3, r3
 800cc98:	e7cf      	b.n	800cc3a <_printf_i+0x52>
 800cc9a:	6813      	ldr	r3, [r2, #0]
 800cc9c:	6825      	ldr	r5, [r4, #0]
 800cc9e:	1d18      	adds	r0, r3, #4
 800cca0:	6010      	str	r0, [r2, #0]
 800cca2:	0628      	lsls	r0, r5, #24
 800cca4:	d501      	bpl.n	800ccaa <_printf_i+0xc2>
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	e002      	b.n	800ccb0 <_printf_i+0xc8>
 800ccaa:	0668      	lsls	r0, r5, #25
 800ccac:	d5fb      	bpl.n	800cca6 <_printf_i+0xbe>
 800ccae:	881b      	ldrh	r3, [r3, #0]
 800ccb0:	4854      	ldr	r0, [pc, #336]	; (800ce04 <_printf_i+0x21c>)
 800ccb2:	296f      	cmp	r1, #111	; 0x6f
 800ccb4:	bf14      	ite	ne
 800ccb6:	220a      	movne	r2, #10
 800ccb8:	2208      	moveq	r2, #8
 800ccba:	2100      	movs	r1, #0
 800ccbc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ccc0:	6865      	ldr	r5, [r4, #4]
 800ccc2:	60a5      	str	r5, [r4, #8]
 800ccc4:	2d00      	cmp	r5, #0
 800ccc6:	f2c0 8095 	blt.w	800cdf4 <_printf_i+0x20c>
 800ccca:	6821      	ldr	r1, [r4, #0]
 800cccc:	f021 0104 	bic.w	r1, r1, #4
 800ccd0:	6021      	str	r1, [r4, #0]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d13d      	bne.n	800cd52 <_printf_i+0x16a>
 800ccd6:	2d00      	cmp	r5, #0
 800ccd8:	f040 808e 	bne.w	800cdf8 <_printf_i+0x210>
 800ccdc:	4665      	mov	r5, ip
 800ccde:	2a08      	cmp	r2, #8
 800cce0:	d10b      	bne.n	800ccfa <_printf_i+0x112>
 800cce2:	6823      	ldr	r3, [r4, #0]
 800cce4:	07db      	lsls	r3, r3, #31
 800cce6:	d508      	bpl.n	800ccfa <_printf_i+0x112>
 800cce8:	6923      	ldr	r3, [r4, #16]
 800ccea:	6862      	ldr	r2, [r4, #4]
 800ccec:	429a      	cmp	r2, r3
 800ccee:	bfde      	ittt	le
 800ccf0:	2330      	movle	r3, #48	; 0x30
 800ccf2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ccf6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ccfa:	ebac 0305 	sub.w	r3, ip, r5
 800ccfe:	6123      	str	r3, [r4, #16]
 800cd00:	f8cd 8000 	str.w	r8, [sp]
 800cd04:	463b      	mov	r3, r7
 800cd06:	aa03      	add	r2, sp, #12
 800cd08:	4621      	mov	r1, r4
 800cd0a:	4630      	mov	r0, r6
 800cd0c:	f7ff fef6 	bl	800cafc <_printf_common>
 800cd10:	3001      	adds	r0, #1
 800cd12:	d14d      	bne.n	800cdb0 <_printf_i+0x1c8>
 800cd14:	f04f 30ff 	mov.w	r0, #4294967295
 800cd18:	b005      	add	sp, #20
 800cd1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd1e:	4839      	ldr	r0, [pc, #228]	; (800ce04 <_printf_i+0x21c>)
 800cd20:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cd24:	6813      	ldr	r3, [r2, #0]
 800cd26:	6821      	ldr	r1, [r4, #0]
 800cd28:	1d1d      	adds	r5, r3, #4
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	6015      	str	r5, [r2, #0]
 800cd2e:	060a      	lsls	r2, r1, #24
 800cd30:	d50b      	bpl.n	800cd4a <_printf_i+0x162>
 800cd32:	07ca      	lsls	r2, r1, #31
 800cd34:	bf44      	itt	mi
 800cd36:	f041 0120 	orrmi.w	r1, r1, #32
 800cd3a:	6021      	strmi	r1, [r4, #0]
 800cd3c:	b91b      	cbnz	r3, 800cd46 <_printf_i+0x15e>
 800cd3e:	6822      	ldr	r2, [r4, #0]
 800cd40:	f022 0220 	bic.w	r2, r2, #32
 800cd44:	6022      	str	r2, [r4, #0]
 800cd46:	2210      	movs	r2, #16
 800cd48:	e7b7      	b.n	800ccba <_printf_i+0xd2>
 800cd4a:	064d      	lsls	r5, r1, #25
 800cd4c:	bf48      	it	mi
 800cd4e:	b29b      	uxthmi	r3, r3
 800cd50:	e7ef      	b.n	800cd32 <_printf_i+0x14a>
 800cd52:	4665      	mov	r5, ip
 800cd54:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd58:	fb02 3311 	mls	r3, r2, r1, r3
 800cd5c:	5cc3      	ldrb	r3, [r0, r3]
 800cd5e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cd62:	460b      	mov	r3, r1
 800cd64:	2900      	cmp	r1, #0
 800cd66:	d1f5      	bne.n	800cd54 <_printf_i+0x16c>
 800cd68:	e7b9      	b.n	800ccde <_printf_i+0xf6>
 800cd6a:	6813      	ldr	r3, [r2, #0]
 800cd6c:	6825      	ldr	r5, [r4, #0]
 800cd6e:	6961      	ldr	r1, [r4, #20]
 800cd70:	1d18      	adds	r0, r3, #4
 800cd72:	6010      	str	r0, [r2, #0]
 800cd74:	0628      	lsls	r0, r5, #24
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	d501      	bpl.n	800cd7e <_printf_i+0x196>
 800cd7a:	6019      	str	r1, [r3, #0]
 800cd7c:	e002      	b.n	800cd84 <_printf_i+0x19c>
 800cd7e:	066a      	lsls	r2, r5, #25
 800cd80:	d5fb      	bpl.n	800cd7a <_printf_i+0x192>
 800cd82:	8019      	strh	r1, [r3, #0]
 800cd84:	2300      	movs	r3, #0
 800cd86:	6123      	str	r3, [r4, #16]
 800cd88:	4665      	mov	r5, ip
 800cd8a:	e7b9      	b.n	800cd00 <_printf_i+0x118>
 800cd8c:	6813      	ldr	r3, [r2, #0]
 800cd8e:	1d19      	adds	r1, r3, #4
 800cd90:	6011      	str	r1, [r2, #0]
 800cd92:	681d      	ldr	r5, [r3, #0]
 800cd94:	6862      	ldr	r2, [r4, #4]
 800cd96:	2100      	movs	r1, #0
 800cd98:	4628      	mov	r0, r5
 800cd9a:	f7f3 fa21 	bl	80001e0 <memchr>
 800cd9e:	b108      	cbz	r0, 800cda4 <_printf_i+0x1bc>
 800cda0:	1b40      	subs	r0, r0, r5
 800cda2:	6060      	str	r0, [r4, #4]
 800cda4:	6863      	ldr	r3, [r4, #4]
 800cda6:	6123      	str	r3, [r4, #16]
 800cda8:	2300      	movs	r3, #0
 800cdaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdae:	e7a7      	b.n	800cd00 <_printf_i+0x118>
 800cdb0:	6923      	ldr	r3, [r4, #16]
 800cdb2:	462a      	mov	r2, r5
 800cdb4:	4639      	mov	r1, r7
 800cdb6:	4630      	mov	r0, r6
 800cdb8:	47c0      	blx	r8
 800cdba:	3001      	adds	r0, #1
 800cdbc:	d0aa      	beq.n	800cd14 <_printf_i+0x12c>
 800cdbe:	6823      	ldr	r3, [r4, #0]
 800cdc0:	079b      	lsls	r3, r3, #30
 800cdc2:	d413      	bmi.n	800cdec <_printf_i+0x204>
 800cdc4:	68e0      	ldr	r0, [r4, #12]
 800cdc6:	9b03      	ldr	r3, [sp, #12]
 800cdc8:	4298      	cmp	r0, r3
 800cdca:	bfb8      	it	lt
 800cdcc:	4618      	movlt	r0, r3
 800cdce:	e7a3      	b.n	800cd18 <_printf_i+0x130>
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	464a      	mov	r2, r9
 800cdd4:	4639      	mov	r1, r7
 800cdd6:	4630      	mov	r0, r6
 800cdd8:	47c0      	blx	r8
 800cdda:	3001      	adds	r0, #1
 800cddc:	d09a      	beq.n	800cd14 <_printf_i+0x12c>
 800cdde:	3501      	adds	r5, #1
 800cde0:	68e3      	ldr	r3, [r4, #12]
 800cde2:	9a03      	ldr	r2, [sp, #12]
 800cde4:	1a9b      	subs	r3, r3, r2
 800cde6:	42ab      	cmp	r3, r5
 800cde8:	dcf2      	bgt.n	800cdd0 <_printf_i+0x1e8>
 800cdea:	e7eb      	b.n	800cdc4 <_printf_i+0x1dc>
 800cdec:	2500      	movs	r5, #0
 800cdee:	f104 0919 	add.w	r9, r4, #25
 800cdf2:	e7f5      	b.n	800cde0 <_printf_i+0x1f8>
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d1ac      	bne.n	800cd52 <_printf_i+0x16a>
 800cdf8:	7803      	ldrb	r3, [r0, #0]
 800cdfa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cdfe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce02:	e76c      	b.n	800ccde <_printf_i+0xf6>
 800ce04:	0800dd17 	.word	0x0800dd17
 800ce08:	0800dd28 	.word	0x0800dd28

0800ce0c <__sread>:
 800ce0c:	b510      	push	{r4, lr}
 800ce0e:	460c      	mov	r4, r1
 800ce10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce14:	f000 f8e0 	bl	800cfd8 <_read_r>
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	bfab      	itete	ge
 800ce1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ce1e:	89a3      	ldrhlt	r3, [r4, #12]
 800ce20:	181b      	addge	r3, r3, r0
 800ce22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ce26:	bfac      	ite	ge
 800ce28:	6563      	strge	r3, [r4, #84]	; 0x54
 800ce2a:	81a3      	strhlt	r3, [r4, #12]
 800ce2c:	bd10      	pop	{r4, pc}

0800ce2e <__swrite>:
 800ce2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce32:	461f      	mov	r7, r3
 800ce34:	898b      	ldrh	r3, [r1, #12]
 800ce36:	05db      	lsls	r3, r3, #23
 800ce38:	4605      	mov	r5, r0
 800ce3a:	460c      	mov	r4, r1
 800ce3c:	4616      	mov	r6, r2
 800ce3e:	d505      	bpl.n	800ce4c <__swrite+0x1e>
 800ce40:	2302      	movs	r3, #2
 800ce42:	2200      	movs	r2, #0
 800ce44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce48:	f000 f874 	bl	800cf34 <_lseek_r>
 800ce4c:	89a3      	ldrh	r3, [r4, #12]
 800ce4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce56:	81a3      	strh	r3, [r4, #12]
 800ce58:	4632      	mov	r2, r6
 800ce5a:	463b      	mov	r3, r7
 800ce5c:	4628      	mov	r0, r5
 800ce5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce62:	f000 b823 	b.w	800ceac <_write_r>

0800ce66 <__sseek>:
 800ce66:	b510      	push	{r4, lr}
 800ce68:	460c      	mov	r4, r1
 800ce6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce6e:	f000 f861 	bl	800cf34 <_lseek_r>
 800ce72:	1c43      	adds	r3, r0, #1
 800ce74:	89a3      	ldrh	r3, [r4, #12]
 800ce76:	bf15      	itete	ne
 800ce78:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce82:	81a3      	strheq	r3, [r4, #12]
 800ce84:	bf18      	it	ne
 800ce86:	81a3      	strhne	r3, [r4, #12]
 800ce88:	bd10      	pop	{r4, pc}

0800ce8a <__sclose>:
 800ce8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce8e:	f000 b81f 	b.w	800ced0 <_close_r>

0800ce92 <__ascii_wctomb>:
 800ce92:	b149      	cbz	r1, 800cea8 <__ascii_wctomb+0x16>
 800ce94:	2aff      	cmp	r2, #255	; 0xff
 800ce96:	bf85      	ittet	hi
 800ce98:	238a      	movhi	r3, #138	; 0x8a
 800ce9a:	6003      	strhi	r3, [r0, #0]
 800ce9c:	700a      	strbls	r2, [r1, #0]
 800ce9e:	f04f 30ff 	movhi.w	r0, #4294967295
 800cea2:	bf98      	it	ls
 800cea4:	2001      	movls	r0, #1
 800cea6:	4770      	bx	lr
 800cea8:	4608      	mov	r0, r1
 800ceaa:	4770      	bx	lr

0800ceac <_write_r>:
 800ceac:	b538      	push	{r3, r4, r5, lr}
 800ceae:	4c07      	ldr	r4, [pc, #28]	; (800cecc <_write_r+0x20>)
 800ceb0:	4605      	mov	r5, r0
 800ceb2:	4608      	mov	r0, r1
 800ceb4:	4611      	mov	r1, r2
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	6022      	str	r2, [r4, #0]
 800ceba:	461a      	mov	r2, r3
 800cebc:	f7fc fc64 	bl	8009788 <_write>
 800cec0:	1c43      	adds	r3, r0, #1
 800cec2:	d102      	bne.n	800ceca <_write_r+0x1e>
 800cec4:	6823      	ldr	r3, [r4, #0]
 800cec6:	b103      	cbz	r3, 800ceca <_write_r+0x1e>
 800cec8:	602b      	str	r3, [r5, #0]
 800ceca:	bd38      	pop	{r3, r4, r5, pc}
 800cecc:	20000d3c 	.word	0x20000d3c

0800ced0 <_close_r>:
 800ced0:	b538      	push	{r3, r4, r5, lr}
 800ced2:	4c06      	ldr	r4, [pc, #24]	; (800ceec <_close_r+0x1c>)
 800ced4:	2300      	movs	r3, #0
 800ced6:	4605      	mov	r5, r0
 800ced8:	4608      	mov	r0, r1
 800ceda:	6023      	str	r3, [r4, #0]
 800cedc:	f7fc fc80 	bl	80097e0 <_close>
 800cee0:	1c43      	adds	r3, r0, #1
 800cee2:	d102      	bne.n	800ceea <_close_r+0x1a>
 800cee4:	6823      	ldr	r3, [r4, #0]
 800cee6:	b103      	cbz	r3, 800ceea <_close_r+0x1a>
 800cee8:	602b      	str	r3, [r5, #0]
 800ceea:	bd38      	pop	{r3, r4, r5, pc}
 800ceec:	20000d3c 	.word	0x20000d3c

0800cef0 <_fstat_r>:
 800cef0:	b538      	push	{r3, r4, r5, lr}
 800cef2:	4c07      	ldr	r4, [pc, #28]	; (800cf10 <_fstat_r+0x20>)
 800cef4:	2300      	movs	r3, #0
 800cef6:	4605      	mov	r5, r0
 800cef8:	4608      	mov	r0, r1
 800cefa:	4611      	mov	r1, r2
 800cefc:	6023      	str	r3, [r4, #0]
 800cefe:	f7fc fcbf 	bl	8009880 <_fstat>
 800cf02:	1c43      	adds	r3, r0, #1
 800cf04:	d102      	bne.n	800cf0c <_fstat_r+0x1c>
 800cf06:	6823      	ldr	r3, [r4, #0]
 800cf08:	b103      	cbz	r3, 800cf0c <_fstat_r+0x1c>
 800cf0a:	602b      	str	r3, [r5, #0]
 800cf0c:	bd38      	pop	{r3, r4, r5, pc}
 800cf0e:	bf00      	nop
 800cf10:	20000d3c 	.word	0x20000d3c

0800cf14 <_isatty_r>:
 800cf14:	b538      	push	{r3, r4, r5, lr}
 800cf16:	4c06      	ldr	r4, [pc, #24]	; (800cf30 <_isatty_r+0x1c>)
 800cf18:	2300      	movs	r3, #0
 800cf1a:	4605      	mov	r5, r0
 800cf1c:	4608      	mov	r0, r1
 800cf1e:	6023      	str	r3, [r4, #0]
 800cf20:	f7fc fc1c 	bl	800975c <_isatty>
 800cf24:	1c43      	adds	r3, r0, #1
 800cf26:	d102      	bne.n	800cf2e <_isatty_r+0x1a>
 800cf28:	6823      	ldr	r3, [r4, #0]
 800cf2a:	b103      	cbz	r3, 800cf2e <_isatty_r+0x1a>
 800cf2c:	602b      	str	r3, [r5, #0]
 800cf2e:	bd38      	pop	{r3, r4, r5, pc}
 800cf30:	20000d3c 	.word	0x20000d3c

0800cf34 <_lseek_r>:
 800cf34:	b538      	push	{r3, r4, r5, lr}
 800cf36:	4c07      	ldr	r4, [pc, #28]	; (800cf54 <_lseek_r+0x20>)
 800cf38:	4605      	mov	r5, r0
 800cf3a:	4608      	mov	r0, r1
 800cf3c:	4611      	mov	r1, r2
 800cf3e:	2200      	movs	r2, #0
 800cf40:	6022      	str	r2, [r4, #0]
 800cf42:	461a      	mov	r2, r3
 800cf44:	f7fc fc63 	bl	800980e <_lseek>
 800cf48:	1c43      	adds	r3, r0, #1
 800cf4a:	d102      	bne.n	800cf52 <_lseek_r+0x1e>
 800cf4c:	6823      	ldr	r3, [r4, #0]
 800cf4e:	b103      	cbz	r3, 800cf52 <_lseek_r+0x1e>
 800cf50:	602b      	str	r3, [r5, #0]
 800cf52:	bd38      	pop	{r3, r4, r5, pc}
 800cf54:	20000d3c 	.word	0x20000d3c

0800cf58 <memmove>:
 800cf58:	4288      	cmp	r0, r1
 800cf5a:	b510      	push	{r4, lr}
 800cf5c:	eb01 0302 	add.w	r3, r1, r2
 800cf60:	d807      	bhi.n	800cf72 <memmove+0x1a>
 800cf62:	1e42      	subs	r2, r0, #1
 800cf64:	4299      	cmp	r1, r3
 800cf66:	d00a      	beq.n	800cf7e <memmove+0x26>
 800cf68:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf6c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800cf70:	e7f8      	b.n	800cf64 <memmove+0xc>
 800cf72:	4283      	cmp	r3, r0
 800cf74:	d9f5      	bls.n	800cf62 <memmove+0xa>
 800cf76:	1881      	adds	r1, r0, r2
 800cf78:	1ad2      	subs	r2, r2, r3
 800cf7a:	42d3      	cmn	r3, r2
 800cf7c:	d100      	bne.n	800cf80 <memmove+0x28>
 800cf7e:	bd10      	pop	{r4, pc}
 800cf80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800cf88:	e7f7      	b.n	800cf7a <memmove+0x22>

0800cf8a <_realloc_r>:
 800cf8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf8c:	4607      	mov	r7, r0
 800cf8e:	4614      	mov	r4, r2
 800cf90:	460e      	mov	r6, r1
 800cf92:	b921      	cbnz	r1, 800cf9e <_realloc_r+0x14>
 800cf94:	4611      	mov	r1, r2
 800cf96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cf9a:	f7fe be81 	b.w	800bca0 <_malloc_r>
 800cf9e:	b922      	cbnz	r2, 800cfaa <_realloc_r+0x20>
 800cfa0:	f7fe fe30 	bl	800bc04 <_free_r>
 800cfa4:	4625      	mov	r5, r4
 800cfa6:	4628      	mov	r0, r5
 800cfa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfaa:	f000 f827 	bl	800cffc <_malloc_usable_size_r>
 800cfae:	42a0      	cmp	r0, r4
 800cfb0:	d20f      	bcs.n	800cfd2 <_realloc_r+0x48>
 800cfb2:	4621      	mov	r1, r4
 800cfb4:	4638      	mov	r0, r7
 800cfb6:	f7fe fe73 	bl	800bca0 <_malloc_r>
 800cfba:	4605      	mov	r5, r0
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	d0f2      	beq.n	800cfa6 <_realloc_r+0x1c>
 800cfc0:	4631      	mov	r1, r6
 800cfc2:	4622      	mov	r2, r4
 800cfc4:	f7fe fe0a 	bl	800bbdc <memcpy>
 800cfc8:	4631      	mov	r1, r6
 800cfca:	4638      	mov	r0, r7
 800cfcc:	f7fe fe1a 	bl	800bc04 <_free_r>
 800cfd0:	e7e9      	b.n	800cfa6 <_realloc_r+0x1c>
 800cfd2:	4635      	mov	r5, r6
 800cfd4:	e7e7      	b.n	800cfa6 <_realloc_r+0x1c>
	...

0800cfd8 <_read_r>:
 800cfd8:	b538      	push	{r3, r4, r5, lr}
 800cfda:	4c07      	ldr	r4, [pc, #28]	; (800cff8 <_read_r+0x20>)
 800cfdc:	4605      	mov	r5, r0
 800cfde:	4608      	mov	r0, r1
 800cfe0:	4611      	mov	r1, r2
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	6022      	str	r2, [r4, #0]
 800cfe6:	461a      	mov	r2, r3
 800cfe8:	f7fc fc22 	bl	8009830 <_read>
 800cfec:	1c43      	adds	r3, r0, #1
 800cfee:	d102      	bne.n	800cff6 <_read_r+0x1e>
 800cff0:	6823      	ldr	r3, [r4, #0]
 800cff2:	b103      	cbz	r3, 800cff6 <_read_r+0x1e>
 800cff4:	602b      	str	r3, [r5, #0]
 800cff6:	bd38      	pop	{r3, r4, r5, pc}
 800cff8:	20000d3c 	.word	0x20000d3c

0800cffc <_malloc_usable_size_r>:
 800cffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d000:	1f18      	subs	r0, r3, #4
 800d002:	2b00      	cmp	r3, #0
 800d004:	bfbc      	itt	lt
 800d006:	580b      	ldrlt	r3, [r1, r0]
 800d008:	18c0      	addlt	r0, r0, r3
 800d00a:	4770      	bx	lr

0800d00c <_init>:
 800d00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d00e:	bf00      	nop
 800d010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d012:	bc08      	pop	{r3}
 800d014:	469e      	mov	lr, r3
 800d016:	4770      	bx	lr

0800d018 <_fini>:
 800d018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d01a:	bf00      	nop
 800d01c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d01e:	bc08      	pop	{r3}
 800d020:	469e      	mov	lr, r3
 800d022:	4770      	bx	lr
