{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699543973906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699543973925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:32:53 2023 " "Processing started: Thu Nov 09 08:32:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699543973925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543973925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543973925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699543975104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992261 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992261 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992261 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992261 ""} { "Info" "ISGN_ENTITY_NAME" "5 zerodetect " "Found entity 5: zerodetect" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine " "Found entity 1: Bananachine" {  } { { "Bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine_tb " "Found entity 1: Bananachine_tb" {  } { { "Bananachine_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitGen " "Found entity 1: BitGen" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_480p.v 1 1 " "Found 1 design units, including 1 entities, in source file display_480p.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_480p " "Found entity 1: display_480p" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_480p.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_480p.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_480p " "Found entity 1: clock_480p" {  } { { "clock_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543992365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_pix BitGen.v(82) " "Verilog HDL Implicit Net warning at BitGen.v(82): created implicit net for \"rst_pix\"" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543992365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699543992454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitGen BitGen:bits " "Elaborating entity \"BitGen\" for hierarchy \"BitGen:bits\"" {  } { { "vga.v" "bits" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543992479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(57) " "Verilog HDL assignment warning at BitGen.v(57): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992487 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(60) " "Verilog HDL assignment warning at BitGen.v(60): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992487 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(64) " "Verilog HDL assignment warning at BitGen.v(64): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992487 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(65) " "Verilog HDL assignment warning at BitGen.v(65): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992487 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_25MHz BitGen.v(11) " "Output port \"clk_25MHz\" at BitGen.v(11) has no driver" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699543992487 "|vga|BitGen:bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control BitGen:bits\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"BitGen:bits\|vga_control:control\"" {  } { { "BitGen.v" "control" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543992519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VgaControl.v(70) " "Verilog HDL assignment warning at VgaControl.v(70): truncated value with size 32 to match size of target (10)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VgaControl.v(72) " "Verilog HDL assignment warning at VgaControl.v(72): truncated value with size 32 to match size of target (10)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_bright VgaControl.v(79) " "Verilog HDL Always Construct warning at VgaControl.v(79): inferring latch(es) for variable \"h_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync VgaControl.v(79) " "Verilog HDL Always Construct warning at VgaControl.v(79): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_bright VgaControl.v(92) " "Verilog HDL Always Construct warning at VgaControl.v(92): inferring latch(es) for variable \"v_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync VgaControl.v(92) " "Verilog HDL Always Construct warning at VgaControl.v(92): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync VgaControl.v(99) " "Inferred latch for \"v_sync\" at VgaControl.v(99)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_bright VgaControl.v(99) " "Inferred latch for \"v_bright\" at VgaControl.v(99)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync VgaControl.v(86) " "Inferred latch for \"h_sync\" at VgaControl.v(86)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_bright VgaControl.v(86) " "Inferred latch for \"h_bright\" at VgaControl.v(86)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992527 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite BitGen:bits\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"BitGen:bits\|sprite:sprite_f\"" {  } { { "BitGen.v" "sprite_f" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543992535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(82) " "Verilog HDL assignment warning at Sprite.v(82): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992535 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(93) " "Verilog HDL assignment warning at Sprite.v(93): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992535 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sprite.v(94) " "Verilog HDL assignment warning at Sprite.v(94): truncated value with size 32 to match size of target (3)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992535 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sprite.v(96) " "Verilog HDL assignment warning at Sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992535 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sprite.v(72) " "Verilog HDL Case Statement information at Sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699543992535 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "Sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543992543 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. Sprite_Rom.v(16) " "Verilog HDL Display System Task info at Sprite_Rom.v(16): Creating rom_async from init file 'letter_f.mem'." {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543992543 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(1) " "Verilog HDL assignment warning at letter_f.mem(1): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992543 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(2) " "Verilog HDL assignment warning at letter_f.mem(2): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(3) " "Verilog HDL assignment warning at letter_f.mem(3): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(4) " "Verilog HDL assignment warning at letter_f.mem(4): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(5) " "Verilog HDL assignment warning at letter_f.mem(5): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(6) " "Verilog HDL assignment warning at letter_f.mem(6): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(7) " "Verilog HDL assignment warning at letter_f.mem(7): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(8) " "Verilog HDL assignment warning at letter_f.mem(8): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a\[0\] 0 Sprite_Rom.v(12) " "Net \"memory.data_a\[0\]\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Sprite_Rom.v(12) " "Net \"memory.waddr_a\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Sprite_Rom.v(12) " "Net \"memory.we_a\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699543992551 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[15\] " "Net \"BitGen:bits\|sx\[15\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[15\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[14\] " "Net \"BitGen:bits\|sx\[14\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[14\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[13\] " "Net \"BitGen:bits\|sx\[13\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[13\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[12\] " "Net \"BitGen:bits\|sx\[12\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[12\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[11\] " "Net \"BitGen:bits\|sx\[11\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[11\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[10\] " "Net \"BitGen:bits\|sx\[10\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[10\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[15\] " "Net \"BitGen:bits\|sy\[15\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[15\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[14\] " "Net \"BitGen:bits\|sy\[14\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[14\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[13\] " "Net \"BitGen:bits\|sy\[13\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[13\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[12\] " "Net \"BitGen:bits\|sy\[12\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[12\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[11\] " "Net \"BitGen:bits\|sy\[11\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[11\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[10\] " "Net \"BitGen:bits\|sy\[10\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[10\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543992609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1699543992609 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\|memory " "RAM logic \"BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Sprite_Rom.v" "memory" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1699543993142 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699543993142 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699543993376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitGen:bits\|vga_control:control\|h_sync " "Latch BitGen:bits\|vga_control:control\|h_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitGen:bits\|vga_control:control\|h_count\[1\] " "Ports D and ENA on the latch are fed by the same signal BitGen:bits\|vga_control:control\|h_count\[1\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543993384 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE BitGen:bits\|vga_control:control\|h_count\[1\] " "Ports ENA and PRE on the latch are fed by the same signal BitGen:bits\|vga_control:control\|h_count\[1\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543993384 ""}  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699543993384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitGen:bits\|vga_control:control\|v_sync " "Latch BitGen:bits\|vga_control:control\|v_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitGen:bits\|vga_control:control\|v_count\[3\] " "Ports D and ENA on the latch are fed by the same signal BitGen:bits\|vga_control:control\|v_count\[3\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543993384 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE BitGen:bits\|vga_control:control\|v_count\[3\] " "Ports ENA and PRE on the latch are fed by the same signal BitGen:bits\|vga_control:control\|v_count\[3\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543993384 ""}  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699543993384 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_25MHz GND " "Pin \"clk_25MHz\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|clk_25MHz"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[1\] GND " "Pin \"red_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|red_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[2\] GND " "Pin \"red_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|red_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[3\] GND " "Pin \"red_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|red_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[4\] GND " "Pin \"red_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|red_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[5\] GND " "Pin \"red_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|red_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[6\] GND " "Pin \"red_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|red_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[7\] GND " "Pin \"red_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|red_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[2\] GND " "Pin \"green_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|green_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[3\] GND " "Pin \"green_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|green_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[4\] GND " "Pin \"green_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|green_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[5\] GND " "Pin \"green_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|green_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[6\] GND " "Pin \"green_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|green_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[7\] GND " "Pin \"green_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|green_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[3\] GND " "Pin \"blue_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|blue_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[4\] GND " "Pin \"blue_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|blue_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[5\] GND " "Pin \"blue_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|blue_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[6\] GND " "Pin \"blue_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|blue_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[7\] GND " "Pin \"blue_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543993407 "|vga|blue_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699543993407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699543993540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699543993816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699543994072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543994072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699543994142 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699543994142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699543994142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699543994142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699543994179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:33:14 2023 " "Processing ended: Thu Nov 09 08:33:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699543994179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699543994179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699543994179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543994179 ""}
