-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\Encoder_Zynq\IncreEncoder_V18_ipcore_src_Counter_speed.vhd
-- Created: 2017-07-30 17:53:19
-- 
-- Generated by MATLAB 9.0 and HDL Coder 3.8
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IncreEncoder_V18_ipcore_src_Counter_speed
-- Source Path: Encoder_Zynq/IncreEncoder_V18/Counter_speed
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.IncreEncoder_V18_ipcore_src_IncreEncoder_V18_pkg.ALL;

ENTITY IncreEncoder_V18_ipcore_src_Counter_speed IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        Enable_ctr                        :   IN    std_logic;
        Reset_1                           :   IN    std_logic;
        IncsPerTurn                       :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        count                             :   OUT   std_logic_vector(15 DOWNTO 0)  -- uint16
        );
END IncreEncoder_V18_ipcore_src_Counter_speed;


ARCHITECTURE rtl OF IncreEncoder_V18_ipcore_src_Counter_speed IS

  -- Signals
  SIGNAL Constant4_out1                   : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL IncsPerTurn_unsigned             : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Reset_when_overflow_out1         : unsigned(16 DOWNTO 0);  -- ufix17
  SIGNAL delayMatch1_reg                  : vector_of_unsigned17(0 TO 1);  -- ufix17 [2]
  SIGNAL reset_old3_out1                  : unsigned(16 DOWNTO 0);  -- ufix17
  SIGNAL Reset_flag_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL reset_old_out1                   : std_logic;
  SIGNAL reset_old_switch_out1            : std_logic;
  SIGNAL Reset_flag_sub_cast              : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Reset_flag_sub_cast_1            : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Reset_flag_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL alpha1_for_one_cycle_if_edge_recognized : signed(7 DOWNTO 0);  -- int8
  SIGNAL reset_old1_out1                  : std_logic;
  SIGNAL reset_old_switch1_out1           : std_logic;
  SIGNAL Detec_edge_sub_cast              : signed(7 DOWNTO 0);  -- sfix8
  SIGNAL Detec_edge_sub_cast_1            : signed(7 DOWNTO 0);  -- sfix8
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Constant3_out1                   : signed(7 DOWNTO 0);  -- int8
  SIGNAL Constant2_out1                   : signed(7 DOWNTO 0);  -- int8
  SIGNAL speed_old_switch1_out1           : signed(7 DOWNTO 0);  -- int8
  SIGNAL Constant1_out1                   : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL reset_old2_out1                  : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Add1_add_cast                    : signed(15 DOWNTO 0);  -- sfix16
  SIGNAL Add1_add_temp                    : signed(15 DOWNTO 0);  -- sfix16
  SIGNAL Add1_out1                        : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Resett_switch2_out1              : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Relational_Operator_relop1       : std_logic;
  SIGNAL Resett_switch1_out1              : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL alpha1_for_one_cycle_if_edge_recognized_1 : signed(7 DOWNTO 0);  -- int8

BEGIN
  -- 1 for one cycle if edge recognized
  -- 
  -- Check if count is  to small
  -- 
  -- Check if count is to big
  -- 
  -- Reset
  -- 
  -- Count

  -- <S11>/Constant4
  Constant4_out1 <= to_unsigned(16#000A#, 16);

  IncsPerTurn_unsigned <= unsigned(IncsPerTurn);

  -- <S11>/Reset_when_overflow
  Reset_when_overflow_out1 <= resize(Constant4_out1, 17) + resize(IncsPerTurn_unsigned, 17);

  -- <S11>/reset_old3
  delayMatch1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch1_reg <= (OTHERS => to_unsigned(16#00000#, 17));
      ELSIF enb_1_2_0 = '1' THEN
        delayMatch1_reg(0) <= Reset_when_overflow_out1;
        delayMatch1_reg(1) <= delayMatch1_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch1_process;

  reset_old3_out1 <= delayMatch1_reg(1);

  -- <S11>/reset_old_switch
  
  reset_old_switch_out1 <= reset_old_out1 WHEN Reset_flag_out1 = to_unsigned(16#00#, 8) ELSE
      Reset_1;

  -- <S11>/reset_old
  reset_old_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        reset_old_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        reset_old_out1 <= reset_old_switch_out1;
      END IF;
    END IF;
  END PROCESS reset_old_process;


  -- <S11>/Reset_flag
  Reset_flag_sub_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & Reset_1;
  Reset_flag_sub_cast_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & reset_old_out1;
  Reset_flag_out1 <= Reset_flag_sub_cast - Reset_flag_sub_cast_1;

  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Reset_flag_out1_1 <= to_unsigned(16#00#, 8);
      ELSIF enb_1_2_0 = '1' THEN
        Reset_flag_out1_1 <= Reset_flag_out1;
      END IF;
    END IF;
  END PROCESS delayMatch_process;


  -- <S11>/reset_old_switch1
  
  reset_old_switch1_out1 <= reset_old1_out1 WHEN alpha1_for_one_cycle_if_edge_recognized = to_signed(16#00#, 8) ELSE
      Enable_ctr;

  -- <S11>/reset_old1
  reset_old1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        reset_old1_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        reset_old1_out1 <= reset_old_switch1_out1;
      END IF;
    END IF;
  END PROCESS reset_old1_process;


  -- <S11>/Detec_edge
  Detec_edge_sub_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & Enable_ctr;
  Detec_edge_sub_cast_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & reset_old1_out1;
  alpha1_for_one_cycle_if_edge_recognized <= Detec_edge_sub_cast - Detec_edge_sub_cast_1;

  
  switch_compare_1 <= '1' WHEN alpha1_for_one_cycle_if_edge_recognized >= to_signed(16#01#, 8) ELSE
      '0';

  -- <S11>/Constant3
  Constant3_out1 <= to_signed(16#00#, 8);

  -- <S11>/Constant2
  Constant2_out1 <= to_signed(16#01#, 8);

  -- <S11>/speed_old_switch1
  
  speed_old_switch1_out1 <= Constant3_out1 WHEN switch_compare_1 = '0' ELSE
      Constant2_out1;

  -- <S11>/Constant1
  Constant1_out1 <= to_unsigned(16#0000#, 16);

  -- <S11>/Add1
  Add1_add_cast <= signed(reset_old2_out1);
  Add1_add_temp <= resize(speed_old_switch1_out1, 16) + Add1_add_cast;
  Add1_out1 <= unsigned(Add1_add_temp);

  -- <S11>/Resett_switch2
  
  Resett_switch2_out1 <= Add1_out1 WHEN Reset_flag_out1_1 = to_unsigned(16#00#, 8) ELSE
      Constant1_out1;

  -- <S11>/Relational Operator
  
  Relational_Operator_relop1 <= '1' WHEN resize(reset_old2_out1, 17) >= reset_old3_out1 ELSE
      '0';

  -- <S11>/Resett_switch1
  
  Resett_switch1_out1 <= Resett_switch2_out1 WHEN Relational_Operator_relop1 = '0' ELSE
      Constant1_out1;

  -- <S11>/reset_old2
  reset_old2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        reset_old2_out1 <= to_unsigned(16#0000#, 16);
      ELSIF enb_1_2_0 = '1' THEN
        reset_old2_out1 <= Resett_switch1_out1;
      END IF;
    END IF;
  END PROCESS reset_old2_process;


  count <= std_logic_vector(reset_old2_out1);

END rtl;

