

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s'
================================================================
* Date:           Sat Jul  8 15:22:34 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.614 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68| 0.340 us | 0.340 us |   68|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       66|       66|         4|          1|          1|    64|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    350|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        0|      -|     173|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     173|    520|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_435_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_2_fu_533_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_3_fu_631_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_fu_337_p2               |     +    |      0|  0|  13|           4|           4|
    |i_fu_137_p2                       |     +    |      0|  0|  15|           7|           1|
    |and_ln415_1_fu_425_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_523_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_621_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_327_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_455_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_553_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_651_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_357_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op109         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_385_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_483_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_581_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_287_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_131_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln718_1_fu_195_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_2_fu_227_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_3_fu_259_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_fu_163_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_1_fu_217_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_2_fu_249_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_3_fu_281_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_185_p2              |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_1_fu_211_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_2_fu_243_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_3_fu_275_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_179_p2              |   icmp   |      0|  0|  11|           6|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_413_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_511_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_609_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_315_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_467_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_2_fu_565_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_3_fu_663_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_fu_369_p3            |  select  |      0|  0|   4|           1|           4|
    |select_ln777_1_fu_461_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_559_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_657_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_363_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_1_fu_377_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_1_V_1_fu_475_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_2_V_1_fu_573_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_3_V_1_fu_671_p3          |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_449_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_547_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_645_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_351_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 350|         199|         110|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_120              |   9|          2|    7|         14|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|   20|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_120              |   7|   0|    7|          0|
    |icmp_ln41_reg_679        |   1|   0|    1|          0|
    |icmp_ln718_1_reg_739     |   1|   0|    1|          0|
    |icmp_ln718_2_reg_754     |   1|   0|    1|          0|
    |icmp_ln718_3_reg_769     |   1|   0|    1|          0|
    |icmp_ln718_reg_724       |   1|   0|    1|          0|
    |icmp_ln768_1_reg_749     |   1|   0|    1|          0|
    |icmp_ln768_2_reg_764     |   1|   0|    1|          0|
    |icmp_ln768_3_reg_779     |   1|   0|    1|          0|
    |icmp_ln768_reg_734       |   1|   0|    1|          0|
    |icmp_ln879_1_reg_744     |   1|   0|    1|          0|
    |icmp_ln879_2_reg_759     |   1|   0|    1|          0|
    |icmp_ln879_3_reg_774     |   1|   0|    1|          0|
    |icmp_ln879_reg_729       |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_1_reg_784   |   4|   0|    4|          0|
    |tmp_data_0_V_reg_688     |  16|   0|   16|          0|
    |tmp_data_1_V_1_reg_789   |   4|   0|    4|          0|
    |tmp_data_1_V_reg_697     |  16|   0|   16|          0|
    |tmp_data_2_V_1_reg_794   |   4|   0|    4|          0|
    |tmp_data_2_V_reg_706     |  16|   0|   16|          0|
    |tmp_data_3_V_1_reg_799   |   4|   0|    4|          0|
    |tmp_data_3_V_reg_715     |  16|   0|   16|          0|
    |icmp_ln41_reg_679        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 173|  32|  110|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln41 = icmp eq i7 %i_0, -64" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 17 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%empty_36 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'read' 'empty_36' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16 } %empty_36, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16 } %empty_36, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16 } %empty_36, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16 } %empty_36, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i16 %tmp_data_0_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.36ns)   --->   "%icmp_ln718 = icmp ne i5 %trunc_ln718, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'icmp' 'icmp_ln718' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_0_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'partselect' 'p_Result_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.42ns)   --->   "%icmp_ln879 = icmp eq i6 %p_Result_s, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.42ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_s, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i16 %tmp_data_1_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln718_1 = icmp ne i5 %trunc_ln718_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'icmp' 'icmp_ln718_1' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_10_1 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_1_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'partselect' 'p_Result_10_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.42ns)   --->   "%icmp_ln879_1 = icmp eq i6 %p_Result_10_1, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln768_1 = icmp eq i6 %p_Result_10_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i16 %tmp_data_2_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'trunc' 'trunc_ln718_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln718_2 = icmp ne i5 %trunc_ln718_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'icmp' 'icmp_ln718_2' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_10_2 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_2_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'partselect' 'p_Result_10_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.42ns)   --->   "%icmp_ln879_2 = icmp eq i6 %p_Result_10_2, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.42ns)   --->   "%icmp_ln768_2 = icmp eq i6 %p_Result_10_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'icmp' 'icmp_ln768_2' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i16 %tmp_data_3_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'trunc' 'trunc_ln718_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln718_3 = icmp ne i5 %trunc_ln718_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'icmp' 'icmp_ln718_3' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_10_3 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_3_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'partselect' 'p_Result_10_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.42ns)   --->   "%icmp_ln879_3 = icmp eq i6 %p_Result_10_3, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln768_3 = icmp eq i6 %p_Result_10_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'icmp' 'icmp_ln768_3' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 46 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_data_0_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 46 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_0_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_0_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'bitselect' 'tmp_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_0_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'bitselect' 'tmp_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %icmp_ln718, %tmp_46" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'or' 'or_ln412' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_0_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'bitselect' 'tmp_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415 = and i1 %or_ln412, %tmp_48" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'and' 'and_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'zext' 'zext_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415 = add i4 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'add' 'add_ln415' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'bitselect' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%xor_ln416 = xor i1 %tmp_49, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'xor' 'xor_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%and_ln416 = and i1 %tmp_47, %xor_ln416" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'and' 'and_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'select' 'select_ln777' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%select_ln340 = select i1 %select_ln777, i4 %add_ln415, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'select' 'select_ln340' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_0_V_1 = select i1 %icmp_ln1494, i4 %select_ln340, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 60 'select' 'tmp_data_0_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_data_1_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 61 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln708_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_1_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_1_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'bitselect' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_1_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'bitselect' 'tmp_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %icmp_ln718_1, %tmp_50" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'or' 'or_ln412_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_1_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'bitselect' 'tmp_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln415_1 = and i1 %or_ln412_1, %tmp_52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'and' 'and_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln415_1 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_1 = add i4 %zext_ln415_1, %trunc_ln708_s" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'add' 'add_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_1, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'bitselect' 'tmp_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%xor_ln416_1 = xor i1 %tmp_53, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'xor' 'xor_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%and_ln416_1 = and i1 %tmp_51, %xor_ln416_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'and' 'and_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_1, i1 %icmp_ln768_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'select' 'select_ln777_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%select_ln340_1 = select i1 %select_ln777_1, i4 %add_ln415_1, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'select' 'select_ln340_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_1_V_1 = select i1 %icmp_ln1494_1, i4 %select_ln340_1, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 75 'select' 'tmp_data_1_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (2.42ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_data_2_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 76 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln708_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_2_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_2_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'bitselect' 'tmp_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_2_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'bitselect' 'tmp_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %icmp_ln718_2, %tmp_54" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'or' 'or_ln412_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_2_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'bitselect' 'tmp_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln415_2 = and i1 %or_ln412_2, %tmp_56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'and' 'and_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln415_2 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_2 = add i4 %zext_ln415_2, %trunc_ln708_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'add' 'add_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_2, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'bitselect' 'tmp_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%xor_ln416_2 = xor i1 %tmp_57, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%and_ln416_2 = and i1 %tmp_55, %xor_ln416_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'and' 'and_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_2, i1 %icmp_ln768_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'select' 'select_ln777_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%select_ln340_2 = select i1 %select_ln777_2, i4 %add_ln415_2, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'select' 'select_ln340_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_2_V_1 = select i1 %icmp_ln1494_2, i4 %select_ln340_2, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 90 'select' 'tmp_data_2_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.42ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %tmp_data_3_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 91 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln708_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_3_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 92 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_3_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 93 'bitselect' 'tmp_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_3_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'bitselect' 'tmp_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %icmp_ln718_3, %tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'or' 'or_ln412_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_3_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'bitselect' 'tmp_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln415_3 = and i1 %or_ln412_3, %tmp_60" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'and' 'and_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln415_3 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_3 = add i4 %zext_ln415_3, %trunc_ln708_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'add' 'add_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_3, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'bitselect' 'tmp_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%xor_ln416_3 = xor i1 %tmp_61, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'xor' 'xor_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%and_ln416_3 = and i1 %tmp_59, %xor_ln416_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'and' 'and_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_3, i1 %icmp_ln768_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'select' 'select_ln777_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%select_ln340_3 = select i1 %select_ln777_3, i4 %add_ln415_3, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'select' 'select_ln340_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_3_V_1 = select i1 %icmp_ln1494_3, i4 %select_ln340_3, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 105 'select' 'tmp_data_3_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str53) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 107 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 108 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 %tmp_data_0_V_1, i4 %tmp_data_1_V_1, i4 %tmp_data_2_V_1, i4 %tmp_data_3_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 109 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 110 'specregionend' 'empty_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 111 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln41         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln41           (br               ) [ 0000000]
empty_36          (read             ) [ 0000000]
tmp_data_0_V      (extractvalue     ) [ 0010100]
tmp_data_1_V      (extractvalue     ) [ 0010100]
tmp_data_2_V      (extractvalue     ) [ 0010100]
tmp_data_3_V      (extractvalue     ) [ 0010100]
trunc_ln718       (trunc            ) [ 0000000]
icmp_ln718        (icmp             ) [ 0010100]
p_Result_s        (partselect       ) [ 0000000]
icmp_ln879        (icmp             ) [ 0010100]
icmp_ln768        (icmp             ) [ 0010100]
trunc_ln718_1     (trunc            ) [ 0000000]
icmp_ln718_1      (icmp             ) [ 0010100]
p_Result_10_1     (partselect       ) [ 0000000]
icmp_ln879_1      (icmp             ) [ 0010100]
icmp_ln768_1      (icmp             ) [ 0010100]
trunc_ln718_2     (trunc            ) [ 0000000]
icmp_ln718_2      (icmp             ) [ 0010100]
p_Result_10_2     (partselect       ) [ 0000000]
icmp_ln879_2      (icmp             ) [ 0010100]
icmp_ln768_2      (icmp             ) [ 0010100]
trunc_ln718_3     (trunc            ) [ 0000000]
icmp_ln718_3      (icmp             ) [ 0010100]
p_Result_10_3     (partselect       ) [ 0000000]
icmp_ln879_3      (icmp             ) [ 0010100]
icmp_ln768_3      (icmp             ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
trunc_ln          (partselect       ) [ 0000000]
tmp_46            (bitselect        ) [ 0000000]
tmp_47            (bitselect        ) [ 0000000]
or_ln412          (or               ) [ 0000000]
tmp_48            (bitselect        ) [ 0000000]
and_ln415         (and              ) [ 0000000]
zext_ln415        (zext             ) [ 0000000]
add_ln415         (add              ) [ 0000000]
tmp_49            (bitselect        ) [ 0000000]
xor_ln416         (xor              ) [ 0000000]
and_ln416         (and              ) [ 0000000]
select_ln777      (select           ) [ 0000000]
select_ln340      (select           ) [ 0000000]
tmp_data_0_V_1    (select           ) [ 0010010]
icmp_ln1494_1     (icmp             ) [ 0000000]
trunc_ln708_s     (partselect       ) [ 0000000]
tmp_50            (bitselect        ) [ 0000000]
tmp_51            (bitselect        ) [ 0000000]
or_ln412_1        (or               ) [ 0000000]
tmp_52            (bitselect        ) [ 0000000]
and_ln415_1       (and              ) [ 0000000]
zext_ln415_1      (zext             ) [ 0000000]
add_ln415_1       (add              ) [ 0000000]
tmp_53            (bitselect        ) [ 0000000]
xor_ln416_1       (xor              ) [ 0000000]
and_ln416_1       (and              ) [ 0000000]
select_ln777_1    (select           ) [ 0000000]
select_ln340_1    (select           ) [ 0000000]
tmp_data_1_V_1    (select           ) [ 0010010]
icmp_ln1494_2     (icmp             ) [ 0000000]
trunc_ln708_1     (partselect       ) [ 0000000]
tmp_54            (bitselect        ) [ 0000000]
tmp_55            (bitselect        ) [ 0000000]
or_ln412_2        (or               ) [ 0000000]
tmp_56            (bitselect        ) [ 0000000]
and_ln415_2       (and              ) [ 0000000]
zext_ln415_2      (zext             ) [ 0000000]
add_ln415_2       (add              ) [ 0000000]
tmp_57            (bitselect        ) [ 0000000]
xor_ln416_2       (xor              ) [ 0000000]
and_ln416_2       (and              ) [ 0000000]
select_ln777_2    (select           ) [ 0000000]
select_ln340_2    (select           ) [ 0000000]
tmp_data_2_V_1    (select           ) [ 0010010]
icmp_ln1494_3     (icmp             ) [ 0000000]
trunc_ln708_2     (partselect       ) [ 0000000]
tmp_58            (bitselect        ) [ 0000000]
tmp_59            (bitselect        ) [ 0000000]
or_ln412_3        (or               ) [ 0000000]
tmp_60            (bitselect        ) [ 0000000]
and_ln415_3       (and              ) [ 0000000]
zext_ln415_3      (zext             ) [ 0000000]
add_ln415_3       (add              ) [ 0000000]
tmp_61            (bitselect        ) [ 0000000]
xor_ln416_3       (xor              ) [ 0000000]
and_ln416_3       (and              ) [ 0000000]
select_ln777_3    (select           ) [ 0000000]
select_ln340_3    (select           ) [ 0000000]
tmp_data_3_V_1    (select           ) [ 0010010]
specloopname_ln41 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln42 (specpipeline     ) [ 0000000]
write_ln57        (write            ) [ 0000000]
empty_37          (specregionend    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
ret_ln59          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="empty_36_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="0" index="3" bw="16" slack="0"/>
<pin id="97" dir="0" index="4" bw="16" slack="0"/>
<pin id="98" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_36/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln57_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="0" index="3" bw="4" slack="0"/>
<pin id="109" dir="0" index="4" bw="4" slack="0"/>
<pin id="110" dir="0" index="5" bw="4" slack="1"/>
<pin id="111" dir="0" index="6" bw="4" slack="1"/>
<pin id="112" dir="0" index="7" bw="4" slack="1"/>
<pin id="113" dir="0" index="8" bw="4" slack="1"/>
<pin id="114" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/5 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="1"/>
<pin id="122" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln41_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_data_0_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_1_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_data_2_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_data_3_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln718_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln718_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_Result_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="5" slack="0"/>
<pin id="174" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln879_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln768_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln718_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln718_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_10_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="5" slack="0"/>
<pin id="206" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln879_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln768_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln718_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln718_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_10_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_2/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln879_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln768_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln718_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_3/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln718_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_3/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_10_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="5" slack="0"/>
<pin id="270" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_3/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln879_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln768_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_3/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln1494_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="1"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="0" index="3" bw="5" slack="0"/>
<pin id="297" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_46_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="1"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_47_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="1"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln412_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_48_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="1"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="and_ln415_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln415_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln415_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_49_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln416_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="and_ln416_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln777_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="1"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln340_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_data_0_V_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V_1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln1494_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln708_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_50_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="1"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_51_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="1"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln412_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_52_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="1"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="and_ln415_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln415_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln415_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_53_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="0" index="2" bw="3" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln416_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln416_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln777_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="1"/>
<pin id="464" dir="0" index="2" bw="1" slack="1"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_1/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln340_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_data_1_V_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="0" index="2" bw="4" slack="0"/>
<pin id="479" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V_1/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln1494_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="1"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln708_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="1"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="0" index="3" bw="5" slack="0"/>
<pin id="493" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_54_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="16" slack="1"/>
<pin id="500" dir="0" index="2" bw="4" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_55_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="1"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_ln412_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_2/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_56_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="1"/>
<pin id="519" dir="0" index="2" bw="4" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="and_ln415_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_2/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln415_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln415_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_2/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_57_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="0" index="2" bw="3" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="xor_ln416_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln416_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln777_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="1"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_2/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln340_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="4" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_data_2_V_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="0"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V_1/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln1494_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln708_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="1"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="0" index="3" bw="5" slack="0"/>
<pin id="591" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_58_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="1"/>
<pin id="598" dir="0" index="2" bw="4" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_59_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="1"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln412_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_3/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_60_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="1"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln415_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_3/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln415_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln415_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="4" slack="0"/>
<pin id="634" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_3/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_61_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="4" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln416_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="and_ln416_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_3/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln777_3_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="1"/>
<pin id="660" dir="0" index="2" bw="1" slack="1"/>
<pin id="661" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_3/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln340_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="4" slack="0"/>
<pin id="666" dir="0" index="2" bw="4" slack="0"/>
<pin id="667" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_data_3_V_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="4" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V_1/4 "/>
</bind>
</comp>

<comp id="679" class="1005" name="icmp_ln41_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="683" class="1005" name="i_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="0"/>
<pin id="685" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_data_0_V_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="1"/>
<pin id="690" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_data_1_V_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="1"/>
<pin id="699" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_data_2_V_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_data_3_V_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="1"/>
<pin id="717" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="724" class="1005" name="icmp_ln718_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718 "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln879_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="734" class="1005" name="icmp_ln768_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768 "/>
</bind>
</comp>

<comp id="739" class="1005" name="icmp_ln718_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln879_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln768_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_ln718_2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_2 "/>
</bind>
</comp>

<comp id="759" class="1005" name="icmp_ln879_2_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_2 "/>
</bind>
</comp>

<comp id="764" class="1005" name="icmp_ln768_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_2 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln718_3_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_3 "/>
</bind>
</comp>

<comp id="774" class="1005" name="icmp_ln879_3_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln768_3_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_3 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_data_0_V_1_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="1"/>
<pin id="786" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_data_1_V_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_data_2_V_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="1"/>
<pin id="796" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_data_3_V_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="1"/>
<pin id="801" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="115"><net_src comp="88" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="124" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="124" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="92" pin="5"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="92" pin="5"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="92" pin="5"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="92" pin="5"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="143" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="183"><net_src comp="169" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="169" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="147" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="147" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="215"><net_src comp="201" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="201" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="151" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="151" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="233" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="155" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="155" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="265" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="301" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="292" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="68" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="308" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="337" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="287" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="369" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="58" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="399" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="390" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="406" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="435" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="385" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="52" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="54" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="60" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="497" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="60" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="62" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="511" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="488" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="64" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="66" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="504" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="533" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="70" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="483" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="565" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="72" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="54" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="56" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="600"><net_src comp="60" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="56" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="60" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="58" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="595" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="60" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="62" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="609" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="614" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="586" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="64" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="66" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="68" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="602" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="631" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="70" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="676"><net_src comp="581" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="663" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="72" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="131" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="137" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="691"><net_src comp="143" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="700"><net_src comp="147" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="709"><net_src comp="151" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="718"><net_src comp="155" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="727"><net_src comp="163" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="732"><net_src comp="179" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="737"><net_src comp="185" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="742"><net_src comp="195" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="747"><net_src comp="211" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="752"><net_src comp="217" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="757"><net_src comp="227" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="762"><net_src comp="243" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="767"><net_src comp="249" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="772"><net_src comp="259" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="777"><net_src comp="275" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="782"><net_src comp="281" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="787"><net_src comp="377" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="792"><net_src comp="475" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="104" pin=6"/></net>

<net id="797"><net_src comp="573" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="104" pin=7"/></net>

<net id="802"><net_src comp="671" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="104" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
 - Input state : 
	Port: relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
		trunc_ln718 : 1
		icmp_ln718 : 2
		p_Result_s : 1
		icmp_ln879 : 2
		icmp_ln768 : 2
		trunc_ln718_1 : 1
		icmp_ln718_1 : 2
		p_Result_10_1 : 1
		icmp_ln879_1 : 2
		icmp_ln768_1 : 2
		trunc_ln718_2 : 1
		icmp_ln718_2 : 2
		p_Result_10_2 : 1
		icmp_ln879_2 : 2
		icmp_ln768_2 : 2
		trunc_ln718_3 : 1
		icmp_ln718_3 : 2
		p_Result_10_3 : 1
		icmp_ln879_3 : 2
		icmp_ln768_3 : 2
	State 4
		or_ln412 : 1
		and_ln415 : 1
		zext_ln415 : 1
		add_ln415 : 2
		tmp_49 : 3
		xor_ln416 : 4
		and_ln416 : 4
		select_ln777 : 4
		select_ln340 : 5
		tmp_data_0_V_1 : 6
		or_ln412_1 : 1
		and_ln415_1 : 1
		zext_ln415_1 : 1
		add_ln415_1 : 2
		tmp_53 : 3
		xor_ln416_1 : 4
		and_ln416_1 : 4
		select_ln777_1 : 4
		select_ln340_1 : 5
		tmp_data_1_V_1 : 6
		or_ln412_2 : 1
		and_ln415_2 : 1
		zext_ln415_2 : 1
		add_ln415_2 : 2
		tmp_57 : 3
		xor_ln416_2 : 4
		and_ln416_2 : 4
		select_ln777_2 : 4
		select_ln340_2 : 5
		tmp_data_2_V_1 : 6
		or_ln412_3 : 1
		and_ln415_3 : 1
		zext_ln415_3 : 1
		add_ln415_3 : 2
		tmp_61 : 3
		xor_ln416_3 : 4
		and_ln416_3 : 4
		select_ln777_3 : 4
		select_ln340_3 : 5
		tmp_data_3_V_1 : 6
	State 5
		empty_37 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln41_fu_131    |    0    |    11   |
|          |    icmp_ln718_fu_163    |    0    |    11   |
|          |    icmp_ln879_fu_179    |    0    |    11   |
|          |    icmp_ln768_fu_185    |    0    |    11   |
|          |   icmp_ln718_1_fu_195   |    0    |    11   |
|          |   icmp_ln879_1_fu_211   |    0    |    11   |
|          |   icmp_ln768_1_fu_217   |    0    |    11   |
|          |   icmp_ln718_2_fu_227   |    0    |    11   |
|   icmp   |   icmp_ln879_2_fu_243   |    0    |    11   |
|          |   icmp_ln768_2_fu_249   |    0    |    11   |
|          |   icmp_ln718_3_fu_259   |    0    |    11   |
|          |   icmp_ln879_3_fu_275   |    0    |    11   |
|          |   icmp_ln768_3_fu_281   |    0    |    11   |
|          |    icmp_ln1494_fu_287   |    0    |    13   |
|          |   icmp_ln1494_1_fu_385  |    0    |    13   |
|          |   icmp_ln1494_2_fu_483  |    0    |    13   |
|          |   icmp_ln1494_3_fu_581  |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |         i_fu_137        |    0    |    15   |
|          |     add_ln415_fu_337    |    0    |    13   |
|    add   |    add_ln415_1_fu_435   |    0    |    13   |
|          |    add_ln415_2_fu_533   |    0    |    13   |
|          |    add_ln415_3_fu_631   |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |   select_ln777_fu_363   |    0    |    2    |
|          |   select_ln340_fu_369   |    0    |    4    |
|          |  tmp_data_0_V_1_fu_377  |    0    |    4    |
|          |  select_ln777_1_fu_461  |    0    |    2    |
|          |  select_ln340_1_fu_467  |    0    |    4    |
|  select  |  tmp_data_1_V_1_fu_475  |    0    |    4    |
|          |  select_ln777_2_fu_559  |    0    |    2    |
|          |  select_ln340_2_fu_565  |    0    |    4    |
|          |  tmp_data_2_V_1_fu_573  |    0    |    4    |
|          |  select_ln777_3_fu_657  |    0    |    2    |
|          |  select_ln340_3_fu_663  |    0    |    4    |
|          |  tmp_data_3_V_1_fu_671  |    0    |    4    |
|----------|-------------------------|---------|---------|
|          |     and_ln415_fu_327    |    0    |    2    |
|          |     and_ln416_fu_357    |    0    |    2    |
|          |    and_ln415_1_fu_425   |    0    |    2    |
|    and   |    and_ln416_1_fu_455   |    0    |    2    |
|          |    and_ln415_2_fu_523   |    0    |    2    |
|          |    and_ln416_2_fu_553   |    0    |    2    |
|          |    and_ln415_3_fu_621   |    0    |    2    |
|          |    and_ln416_3_fu_651   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     or_ln412_fu_315     |    0    |    2    |
|    or    |    or_ln412_1_fu_413    |    0    |    2    |
|          |    or_ln412_2_fu_511    |    0    |    2    |
|          |    or_ln412_3_fu_609    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     xor_ln416_fu_351    |    0    |    2    |
|    xor   |    xor_ln416_1_fu_449   |    0    |    2    |
|          |    xor_ln416_2_fu_547   |    0    |    2    |
|          |    xor_ln416_3_fu_645   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |   empty_36_read_fu_92   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln57_write_fu_104 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_143   |    0    |    0    |
|extractvalue|   tmp_data_1_V_fu_147   |    0    |    0    |
|          |   tmp_data_2_V_fu_151   |    0    |    0    |
|          |   tmp_data_3_V_fu_155   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln718_fu_159   |    0    |    0    |
|   trunc  |   trunc_ln718_1_fu_191  |    0    |    0    |
|          |   trunc_ln718_2_fu_223  |    0    |    0    |
|          |   trunc_ln718_3_fu_255  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_Result_s_fu_169    |    0    |    0    |
|          |   p_Result_10_1_fu_201  |    0    |    0    |
|          |   p_Result_10_2_fu_233  |    0    |    0    |
|partselect|   p_Result_10_3_fu_265  |    0    |    0    |
|          |     trunc_ln_fu_292     |    0    |    0    |
|          |   trunc_ln708_s_fu_390  |    0    |    0    |
|          |   trunc_ln708_1_fu_488  |    0    |    0    |
|          |   trunc_ln708_2_fu_586  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_46_fu_301      |    0    |    0    |
|          |      tmp_47_fu_308      |    0    |    0    |
|          |      tmp_48_fu_320      |    0    |    0    |
|          |      tmp_49_fu_343      |    0    |    0    |
|          |      tmp_50_fu_399      |    0    |    0    |
|          |      tmp_51_fu_406      |    0    |    0    |
|          |      tmp_52_fu_418      |    0    |    0    |
| bitselect|      tmp_53_fu_441      |    0    |    0    |
|          |      tmp_54_fu_497      |    0    |    0    |
|          |      tmp_55_fu_504      |    0    |    0    |
|          |      tmp_56_fu_516      |    0    |    0    |
|          |      tmp_57_fu_539      |    0    |    0    |
|          |      tmp_58_fu_595      |    0    |    0    |
|          |      tmp_59_fu_602      |    0    |    0    |
|          |      tmp_60_fu_614      |    0    |    0    |
|          |      tmp_61_fu_637      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln415_fu_333    |    0    |    0    |
|   zext   |   zext_ln415_1_fu_431   |    0    |    0    |
|          |   zext_ln415_2_fu_529   |    0    |    0    |
|          |   zext_ln415_3_fu_627   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   334   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_0_reg_120     |    7   |
|       i_reg_683      |    7   |
|   icmp_ln41_reg_679  |    1   |
| icmp_ln718_1_reg_739 |    1   |
| icmp_ln718_2_reg_754 |    1   |
| icmp_ln718_3_reg_769 |    1   |
|  icmp_ln718_reg_724  |    1   |
| icmp_ln768_1_reg_749 |    1   |
| icmp_ln768_2_reg_764 |    1   |
| icmp_ln768_3_reg_779 |    1   |
|  icmp_ln768_reg_734  |    1   |
| icmp_ln879_1_reg_744 |    1   |
| icmp_ln879_2_reg_759 |    1   |
| icmp_ln879_3_reg_774 |    1   |
|  icmp_ln879_reg_729  |    1   |
|tmp_data_0_V_1_reg_784|    4   |
| tmp_data_0_V_reg_688 |   16   |
|tmp_data_1_V_1_reg_789|    4   |
| tmp_data_1_V_reg_697 |   16   |
|tmp_data_2_V_1_reg_794|    4   |
| tmp_data_2_V_reg_706 |   16   |
|tmp_data_3_V_1_reg_799|    4   |
| tmp_data_3_V_reg_715 |   16   |
+----------------------+--------+
|         Total        |   107  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   334  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   107  |    -   |
+-----------+--------+--------+
|   Total   |   107  |   334  |
+-----------+--------+--------+
