<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_uncore.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_uncore.c<span style="font-size: 80%;"> (source / <a href="intel_uncore.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">588</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">117</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2013 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      25 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;i915_vgpu.h&quot;
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : #ifdef __linux__
<span class="lineNum">      29 </span>            : #include &lt;linux/pm_runtime.h&gt;
<span class="lineNum">      30 </span>            : #endif
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : #define FORCEWAKE_ACK_TIMEOUT_MS 50
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #define __raw_i915_read8(dev_priv__, reg__) bus_space_read_1((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__))
<span class="lineNum">      35 </span>            : #define __raw_i915_write8(dev_priv__, reg__, val__) bus_space_write_1((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__), (val__))
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : #define __raw_i915_read16(dev_priv__, reg__) bus_space_read_2((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__))
<span class="lineNum">      38 </span>            : #define __raw_i915_write16(dev_priv__, reg__, val__) bus_space_write_2((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__), (val__))
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            : #define __raw_i915_read32(dev_priv__, reg__) bus_space_read_4((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__))
<span class="lineNum">      41 </span>            : #define __raw_i915_write32(dev_priv__, reg__, val__) bus_space_write_4((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__), (val__))
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span>            : #define __raw_i915_read64(dev_priv__, reg__) bus_space_read_8((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__))
<span class="lineNum">      44 </span>            : #define __raw_i915_write64(dev_priv__, reg__, val__) bus_space_write_8((dev_priv__)-&gt;regs-&gt;bst, (dev_priv__)-&gt;regs-&gt;bsh, (reg__), (val__))
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : #define __raw_posting_read(dev_priv__, reg__) (void)__raw_i915_read32(dev_priv__, reg__)
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : static const char * const forcewake_domain_names[] = {
<span class="lineNum">      49 </span>            :         &quot;render&quot;,
<span class="lineNum">      50 </span>            :         &quot;blitter&quot;,
<span class="lineNum">      51 </span>            :         &quot;media&quot;,
<span class="lineNum">      52 </span>            : };
<a name="53"><span class="lineNum">      53 </span>            : </a>
<span class="lineNum">      54 </span>            : const char *
<span class="lineNum">      55 </span><span class="lineNoCov">          0 : intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id)</span>
<span class="lineNum">      56 </span>            : {
<span class="lineNum">      57 </span>            :         BUILD_BUG_ON(ARRAY_SIZE(forcewake_domain_names) != FW_DOMAIN_ID_COUNT);
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         if (id &gt;= 0 &amp;&amp; id &lt; FW_DOMAIN_ID_COUNT)</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 return forcewake_domain_names[id];</span>
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         WARN_ON(id);</span>
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         return &quot;unknown&quot;;</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 : }</span>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<span class="lineNum">      67 </span>            : static void
<span class="lineNum">      68 </span><span class="lineNoCov">          0 : assert_device_not_suspended(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">      69 </span>            : {
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         WARN_ONCE(HAS_RUNTIME_PM(dev_priv-&gt;dev) &amp;&amp; dev_priv-&gt;pm.suspended,</span>
<span class="lineNum">      71 </span>            :                   &quot;Device suspended\n&quot;);
<span class="lineNum">      72 </span><span class="lineNoCov">          0 : }</span>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<span class="lineNum">      74 </span>            : static inline void
<span class="lineNum">      75 </span><span class="lineNoCov">          0 : fw_domain_reset(const struct intel_uncore_forcewake_domain *d)</span>
<span class="lineNum">      76 </span>            : {
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         WARN_ON(d-&gt;reg_set == 0);</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         __raw_i915_write32(d-&gt;i915, d-&gt;reg_set, d-&gt;val_reset);</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 : }</span>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<span class="lineNum">      81 </span>            : static inline void
<span class="lineNum">      82 </span><span class="lineNoCov">          0 : fw_domain_arm_timer(struct intel_uncore_forcewake_domain *d)</span>
<span class="lineNum">      83 </span>            : {
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         mod_timer_pinned(&amp;d-&gt;timer, jiffies + 1);</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 : }</span>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<span class="lineNum">      87 </span>            : static inline void
<span class="lineNum">      88 </span><span class="lineNoCov">          0 : fw_domain_wait_ack_clear(const struct intel_uncore_forcewake_domain *d)</span>
<span class="lineNum">      89 </span>            : {
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         if (wait_for_atomic((__raw_i915_read32(d-&gt;i915, d-&gt;reg_ack) &amp;</span>
<span class="lineNum">      91 </span>            :                              FORCEWAKE_KERNEL) == 0,
<span class="lineNum">      92 </span>            :                             FORCEWAKE_ACK_TIMEOUT_MS))
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;%s: timed out waiting for forcewake ack to clear.\n&quot;,</span>
<span class="lineNum">      94 </span>            :                           intel_uncore_forcewake_domain_to_str(d-&gt;id));
<span class="lineNum">      95 </span><span class="lineNoCov">          0 : }</span>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<span class="lineNum">      97 </span>            : static inline void
<span class="lineNum">      98 </span><span class="lineNoCov">          0 : fw_domain_get(const struct intel_uncore_forcewake_domain *d)</span>
<span class="lineNum">      99 </span>            : {
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :         __raw_i915_write32(d-&gt;i915, d-&gt;reg_set, d-&gt;val_set);</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 : }</span>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<span class="lineNum">     103 </span>            : static inline void
<span class="lineNum">     104 </span><span class="lineNoCov">          0 : fw_domain_wait_ack(const struct intel_uncore_forcewake_domain *d)</span>
<span class="lineNum">     105 </span>            : {
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         if (wait_for_atomic((__raw_i915_read32(d-&gt;i915, d-&gt;reg_ack) &amp;</span>
<span class="lineNum">     107 </span>            :                              FORCEWAKE_KERNEL),
<span class="lineNum">     108 </span>            :                             FORCEWAKE_ACK_TIMEOUT_MS))
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;%s: timed out waiting for forcewake ack request.\n&quot;,</span>
<span class="lineNum">     110 </span>            :                           intel_uncore_forcewake_domain_to_str(d-&gt;id));
<span class="lineNum">     111 </span><span class="lineNoCov">          0 : }</span>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<span class="lineNum">     113 </span>            : static inline void
<span class="lineNum">     114 </span><span class="lineNoCov">          0 : fw_domain_put(const struct intel_uncore_forcewake_domain *d)</span>
<span class="lineNum">     115 </span>            : {
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         __raw_i915_write32(d-&gt;i915, d-&gt;reg_set, d-&gt;val_clear);</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 : }</span>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<span class="lineNum">     119 </span>            : static inline void
<span class="lineNum">     120 </span><span class="lineNoCov">          0 : fw_domain_posting_read(const struct intel_uncore_forcewake_domain *d)</span>
<span class="lineNum">     121 </span>            : {
<span class="lineNum">     122 </span>            :         /* something from same cacheline, but not from the set register */
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         if (d-&gt;reg_post)</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 __raw_posting_read(d-&gt;i915, d-&gt;reg_post);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 : }</span>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<span class="lineNum">     127 </span>            : static void
<span class="lineNum">     128 </span><span class="lineNoCov">          0 : fw_domains_get(struct drm_i915_private *dev_priv, enum forcewake_domains fw_domains)</span>
<span class="lineNum">     129 </span>            : {
<span class="lineNum">     130 </span>            :         struct intel_uncore_forcewake_domain *d;
<span class="lineNum">     131 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         for_each_fw_domain_mask(d, fw_domains, dev_priv, id) {</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 fw_domain_wait_ack_clear(d);</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 fw_domain_get(d);</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 fw_domain_wait_ack(d);</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 : }</span>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<span class="lineNum">     140 </span>            : static void
<span class="lineNum">     141 </span><span class="lineNoCov">          0 : fw_domains_put(struct drm_i915_private *dev_priv, enum forcewake_domains fw_domains)</span>
<span class="lineNum">     142 </span>            : {
<span class="lineNum">     143 </span>            :         struct intel_uncore_forcewake_domain *d;
<span class="lineNum">     144 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         for_each_fw_domain_mask(d, fw_domains, dev_priv, id) {</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 fw_domain_put(d);</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 fw_domain_posting_read(d);</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 : }</span>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<span class="lineNum">     152 </span>            : static void
<span class="lineNum">     153 </span><span class="lineNoCov">          0 : fw_domains_posting_read(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     154 </span>            : {
<span class="lineNum">     155 </span>            :         struct intel_uncore_forcewake_domain *d;
<span class="lineNum">     156 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     157 </span>            : 
<span class="lineNum">     158 </span>            :         /* No need to do for all, just do for first found */
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         for_each_fw_domain(d, dev_priv, id) {</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 fw_domain_posting_read(d);</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     162 </span>            :         }
<span class="lineNum">     163 </span><span class="lineNoCov">          0 : }</span>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<span class="lineNum">     165 </span>            : static void
<span class="lineNum">     166 </span><span class="lineNoCov">          0 : fw_domains_reset(struct drm_i915_private *dev_priv, enum forcewake_domains fw_domains)</span>
<span class="lineNum">     167 </span>            : {
<span class="lineNum">     168 </span>            :         struct intel_uncore_forcewake_domain *d;
<span class="lineNum">     169 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;uncore.fw_domains == 0)</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         for_each_fw_domain_mask(d, fw_domains, dev_priv, id)</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 fw_domain_reset(d);</span>
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         fw_domains_posting_read(dev_priv);</span>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span><span class="lineNoCov">          0 : static void __gen6_gt_wait_for_thread_c0(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     181 </span>            : {
<span class="lineNum">     182 </span>            :         /* w/a for a sporadic read returning 0 by waiting for the GT
<span class="lineNum">     183 </span>            :          * thread to wake up.
<span class="lineNum">     184 </span>            :          */
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         if (wait_for_atomic_us((__raw_i915_read32(dev_priv, GEN6_GT_THREAD_STATUS_REG) &amp;</span>
<span class="lineNum">     186 </span>            :                                 GEN6_GT_THREAD_STATUS_CORE_MASK) == 0, 500))
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;GT thread status wait timed out\n&quot;);</span>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span><span class="lineNoCov">          0 : static void fw_domains_get_with_thread_status(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     191 </span>            :                                               enum forcewake_domains fw_domains)
<span class="lineNum">     192 </span>            : {
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         fw_domains_get(dev_priv, fw_domains);</span>
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span>            :         /* WaRsForcewakeWaitTC0:snb,ivb,hsw,bdw,vlv */
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         __gen6_gt_wait_for_thread_c0(dev_priv);</span>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span><span class="lineNoCov">          0 : static void gen6_gt_check_fifodbg(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     200 </span>            : {
<span class="lineNum">     201 </span>            :         u32 gtfifodbg;
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         gtfifodbg = __raw_i915_read32(dev_priv, GTFIFODBG);</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         if (WARN(gtfifodbg, &quot;GT wake FIFO error 0x%x\n&quot;, gtfifodbg))</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, GTFIFODBG, gtfifodbg);</span>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span><span class="lineNoCov">          0 : static void fw_domains_put_with_fifo(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     209 </span>            :                                      enum forcewake_domains fw_domains)
<span class="lineNum">     210 </span>            : {
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         fw_domains_put(dev_priv, fw_domains);</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         gen6_gt_check_fifodbg(dev_priv);</span>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 : static inline u32 fifo_free_entries(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     216 </span>            : {
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         u32 count = __raw_i915_read32(dev_priv, GTFIFOCTL);</span>
<span class="lineNum">     218 </span>            : 
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         return count &amp; GT_FIFO_FREE_ENTRIES_MASK;</span>
<a name="220"><span class="lineNum">     220 </span>            : }</a>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 : static int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     223 </span>            : {
<span class="lineNum">     224 </span>            :         int ret = 0;
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span>            :         /* On VLV, FIFO will be shared by both SW and HW.
<span class="lineNum">     227 </span>            :          * So, we need to read the FREE_ENTRIES everytime */
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev_priv-&gt;dev))</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.fifo_count = fifo_free_entries(dev_priv);</span>
<span class="lineNum">     230 </span>            : 
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;uncore.fifo_count &lt; GT_FIFO_NUM_RESERVED_ENTRIES) {</span>
<span class="lineNum">     232 </span>            :                 int loop = 500;
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 u32 fifo = fifo_free_entries(dev_priv);</span>
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 while (fifo &lt;= GT_FIFO_NUM_RESERVED_ENTRIES &amp;&amp; loop--) {</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                         udelay(10);</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                         fifo = fifo_free_entries(dev_priv);</span>
<span class="lineNum">     238 </span>            :                 }
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 if (WARN_ON(loop &lt; 0 &amp;&amp; fifo &lt;= GT_FIFO_NUM_RESERVED_ENTRIES))</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                         ++ret;</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.fifo_count = fifo;</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         dev_priv-&gt;uncore.fifo_count--;</span>
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="246"><span class="lineNum">     246 </span>            : }</a>
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span><span class="lineNoCov">          0 : static void intel_uncore_fw_release_timer(unsigned long arg)</span>
<span class="lineNum">     249 </span>            : {
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         struct intel_uncore_forcewake_domain *domain = (void *)arg;</span>
<span class="lineNum">     251 </span>            :         unsigned long irqflags;
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         assert_device_not_suspended(domain-&gt;i915);</span>
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;domain-&gt;i915-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         if (WARN_ON(domain-&gt;wake_count == 0))</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 domain-&gt;wake_count++;</span>
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         if (--domain-&gt;wake_count == 0)</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 domain-&gt;i915-&gt;uncore.funcs.force_wake_put(domain-&gt;i915,</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                                                           1 &lt;&lt; domain-&gt;id);</span>
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;domain-&gt;i915-&gt;uncore.lock, irqflags);</span>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span><span class="lineNoCov">          0 : void intel_uncore_forcewake_reset(struct drm_device *dev, bool restore)</span>
<span class="lineNum">     267 </span>            : {
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     269 </span>            :         unsigned long irqflags;
<span class="lineNum">     270 </span>            :         struct intel_uncore_forcewake_domain *domain;
<span class="lineNum">     271 </span>            :         int retry_count = 100;
<span class="lineNum">     272 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     273 </span>            :         enum forcewake_domains fw = 0, active_domains;
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            :         /* Hold uncore.lock across reset to prevent any register access
<span class="lineNum">     276 </span>            :          * with forcewake not set correctly. Wait until all pending
<span class="lineNum">     277 </span>            :          * timers are run before holding.
<span class="lineNum">     278 </span>            :          */
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         while (1) {</span>
<span class="lineNum">     280 </span>            :                 active_domains = 0;
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 for_each_fw_domain(domain, dev_priv, id) {</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :                         if (del_timer_sync(&amp;domain-&gt;timer) == 0)</span>
<span class="lineNum">     284 </span>            :                                 continue;
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                         intel_uncore_fw_release_timer((unsigned long)domain);</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 spin_lock_irqsave(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 for_each_fw_domain(domain, dev_priv, id) {</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                         if (timer_pending(&amp;domain-&gt;timer))</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                                 active_domains |= (1 &lt;&lt; id);</span>
<span class="lineNum">     294 </span>            :                 }
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 if (active_domains == 0)</span>
<span class="lineNum">     297 </span>            :                         break;
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 if (--retry_count == 0) {</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Timed out waiting for forcewake timers to finish\n&quot;);</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     302 </span>            :                 }
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 cond_resched();</span>
<span class="lineNum">     306 </span>            :         }
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         WARN_ON(active_domains);</span>
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         for_each_fw_domain(domain, dev_priv, id)</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 if (domain-&gt;wake_count)</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                         fw |= 1 &lt;&lt; id;</span>
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         if (fw)</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_put(dev_priv, fw);</span>
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         fw_domains_reset(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         if (restore) { /* If reset with a user forcewake, try to restore */</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 if (fw)</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;uncore.funcs.force_wake_get(dev_priv, fw);</span>
<span class="lineNum">     322 </span>            : 
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 if (IS_GEN6(dev) || IS_GEN7(dev))</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;uncore.fifo_count =</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :                                 fifo_free_entries(dev_priv);</span>
<span class="lineNum">     326 </span>            :         }
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         if (!restore)</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 assert_forcewakes_inactive(dev_priv);</span>
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span><span class="lineNoCov">          0 : static void intel_uncore_ellc_detect(struct drm_device *dev)</span>
<span class="lineNum">     335 </span>            : {
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         if ((IS_HASWELL(dev) || IS_BROADWELL(dev) ||</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :              INTEL_INFO(dev)-&gt;gen &gt;= 9) &amp;&amp;</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :             (__raw_i915_read32(dev_priv, HSW_EDRAM_PRESENT) &amp; EDRAM_ENABLED)) {</span>
<span class="lineNum">     341 </span>            :                 /* The docs do not explain exactly how the calculation can be
<span class="lineNum">     342 </span>            :                  * made. It is somewhat guessable, but for now, it's always
<span class="lineNum">     343 </span>            :                  * 128MB.
<span class="lineNum">     344 </span>            :                  * NB: We can't write IDICR yet because we do not have gt funcs
<span class="lineNum">     345 </span>            :                  * set up */
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;ellc_size = 128;</span>
<span class="lineNum">     347 </span>            :                 DRM_INFO(&quot;Found %zuMB of eLLC\n&quot;, dev_priv-&gt;ellc_size);
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         }</span>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 : static void __intel_uncore_early_sanitize(struct drm_device *dev,</span>
<span class="lineNum">     352 </span>            :                                           bool restore_forcewake)
<span class="lineNum">     353 </span>            : {
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         if (HAS_FPGA_DBG_UNCLAIMED(dev))</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, FPGA_DBG, FPGA_DBG_RM_NOCLAIM);</span>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span>            :         /* clear out old GT FIFO errors */
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         if (IS_GEN6(dev) || IS_GEN7(dev))</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, GTFIFODBG,</span>
<span class="lineNum">     362 </span>            :                                    __raw_i915_read32(dev_priv, GTFIFODBG));
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span>            :         /* WaDisableShadowRegForCpd:chv */
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, GTFIFOCTL,</span>
<span class="lineNum">     367 </span>            :                                    __raw_i915_read32(dev_priv, GTFIFOCTL) |
<span class="lineNum">     368 </span>            :                                    GT_FIFO_CTL_BLOCK_ALL_POLICY_STALL |
<span class="lineNum">     369 </span>            :                                    GT_FIFO_CTL_RC6_POLICY_STALL);
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_reset(dev, restore_forcewake);</span>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     374 </span>            : 
<span class="lineNum">     375 </span><span class="lineNoCov">          0 : void intel_uncore_early_sanitize(struct drm_device *dev, bool restore_forcewake)</span>
<span class="lineNum">     376 </span>            : {
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         __intel_uncore_early_sanitize(dev, restore_forcewake);</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         i915_check_and_clear_faults(dev);</span>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span><span class="lineNoCov">          0 : void intel_uncore_sanitize(struct drm_device *dev)</span>
<span class="lineNum">     382 </span>            : {
<span class="lineNum">     383 </span>            :         /* BIOS often leaves RC6 enabled, but disable it for hw init */
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         intel_disable_gt_powersave(dev);</span>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 : static void __intel_uncore_forcewake_get(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     388 </span>            :                                          enum forcewake_domains fw_domains)
<span class="lineNum">     389 </span>            : {
<span class="lineNum">     390 </span>            :         struct intel_uncore_forcewake_domain *domain;
<span class="lineNum">     391 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;uncore.funcs.force_wake_get)</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         fw_domains &amp;= dev_priv-&gt;uncore.fw_domains;</span>
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         for_each_fw_domain_mask(domain, fw_domains, dev_priv, id) {</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 if (domain-&gt;wake_count++)</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                         fw_domains &amp;= ~(1 &lt;&lt; id);</span>
<span class="lineNum">     401 </span>            :         }
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         if (fw_domains)</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_get(dev_priv, fw_domains);</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span>            : /**
<span class="lineNum">     408 </span>            :  * intel_uncore_forcewake_get - grab forcewake domain references
<span class="lineNum">     409 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     410 </span>            :  * @fw_domains: forcewake domains to get reference on
<span class="lineNum">     411 </span>            :  *
<span class="lineNum">     412 </span>            :  * This function can be used get GT's forcewake domain references.
<span class="lineNum">     413 </span>            :  * Normal register access will handle the forcewake domains automatically.
<span class="lineNum">     414 </span>            :  * However if some sequence requires the GT to not power down a particular
<span class="lineNum">     415 </span>            :  * forcewake domains this function should be called at the beginning of the
<span class="lineNum">     416 </span>            :  * sequence. And subsequently the reference should be dropped by symmetric
<span class="lineNum">     417 </span>            :  * call to intel_unforce_forcewake_put(). Usually caller wants all the domains
<a name="418"><span class="lineNum">     418 </span>            :  * to be kept awake so the @fw_domains would be then FORCEWAKE_ALL.</a>
<span class="lineNum">     419 </span>            :  */
<span class="lineNum">     420 </span><span class="lineNoCov">          0 : void intel_uncore_forcewake_get(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     421 </span>            :                                 enum forcewake_domains fw_domains)
<span class="lineNum">     422 </span>            : {
<span class="lineNum">     423 </span>            :         unsigned long irqflags;
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;uncore.funcs.force_wake_get)</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     427 </span>            : 
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;pm.suspended);</span>
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         __intel_uncore_forcewake_get(dev_priv, fw_domains);</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span>            : /**
<span class="lineNum">     436 </span>            :  * intel_uncore_forcewake_get__locked - grab forcewake domain references
<span class="lineNum">     437 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     438 </span>            :  * @fw_domains: forcewake domains to get reference on
<span class="lineNum">     439 </span>            :  *
<span class="lineNum">     440 </span>            :  * See intel_uncore_forcewake_get(). This variant places the onus
<a name="441"><span class="lineNum">     441 </span>            :  * on the caller to explicitly handle the dev_priv-&gt;uncore.lock spinlock.</a>
<span class="lineNum">     442 </span>            :  */
<span class="lineNum">     443 </span><span class="lineNoCov">          0 : void intel_uncore_forcewake_get__locked(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     444 </span>            :                                         enum forcewake_domains fw_domains)
<span class="lineNum">     445 </span>            : {
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;uncore.lock);</span>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;uncore.funcs.force_wake_get)</span>
<span class="lineNum">     449 </span>            :                 return;
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         __intel_uncore_forcewake_get(dev_priv, fw_domains);</span>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     453 </span>            : 
<span class="lineNum">     454 </span><span class="lineNoCov">          0 : static void __intel_uncore_forcewake_put(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     455 </span>            :                                          enum forcewake_domains fw_domains)
<span class="lineNum">     456 </span>            : {
<span class="lineNum">     457 </span>            :         struct intel_uncore_forcewake_domain *domain;
<span class="lineNum">     458 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;uncore.funcs.force_wake_put)</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     462 </span>            : 
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         fw_domains &amp;= dev_priv-&gt;uncore.fw_domains;</span>
<span class="lineNum">     464 </span>            : 
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         for_each_fw_domain_mask(domain, fw_domains, dev_priv, id) {</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 if (WARN_ON(domain-&gt;wake_count == 0))</span>
<span class="lineNum">     467 </span>            :                         continue;
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 if (--domain-&gt;wake_count)</span>
<span class="lineNum">     470 </span>            :                         continue;
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 domain-&gt;wake_count++;</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 fw_domain_arm_timer(domain);</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span>            : /**
<span class="lineNum">     478 </span>            :  * intel_uncore_forcewake_put - release a forcewake domain reference
<span class="lineNum">     479 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     480 </span>            :  * @fw_domains: forcewake domains to put references
<span class="lineNum">     481 </span>            :  *
<span class="lineNum">     482 </span>            :  * This function drops the device-level forcewakes for specified
<a name="483"><span class="lineNum">     483 </span>            :  * domains obtained by intel_uncore_forcewake_get().</a>
<span class="lineNum">     484 </span>            :  */
<span class="lineNum">     485 </span><span class="lineNoCov">          0 : void intel_uncore_forcewake_put(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     486 </span>            :                                 enum forcewake_domains fw_domains)
<span class="lineNum">     487 </span>            : {
<span class="lineNum">     488 </span>            :         unsigned long irqflags;
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;uncore.funcs.force_wake_put)</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         __intel_uncore_forcewake_put(dev_priv, fw_domains);</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span>            : /**
<span class="lineNum">     499 </span>            :  * intel_uncore_forcewake_put__locked - grab forcewake domain references
<span class="lineNum">     500 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     501 </span>            :  * @fw_domains: forcewake domains to get reference on
<span class="lineNum">     502 </span>            :  *
<span class="lineNum">     503 </span>            :  * See intel_uncore_forcewake_put(). This variant places the onus
<a name="504"><span class="lineNum">     504 </span>            :  * on the caller to explicitly handle the dev_priv-&gt;uncore.lock spinlock.</a>
<span class="lineNum">     505 </span>            :  */
<span class="lineNum">     506 </span><span class="lineNoCov">          0 : void intel_uncore_forcewake_put__locked(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     507 </span>            :                                         enum forcewake_domains fw_domains)
<span class="lineNum">     508 </span>            : {
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         assert_spin_locked(&amp;dev_priv-&gt;uncore.lock);</span>
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;uncore.funcs.force_wake_put)</span>
<span class="lineNum">     512 </span>            :                 return;
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :         __intel_uncore_forcewake_put(dev_priv, fw_domains);</span>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     516 </span>            : 
<span class="lineNum">     517 </span><span class="lineNoCov">          0 : void assert_forcewakes_inactive(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     518 </span>            : {
<span class="lineNum">     519 </span>            :         struct intel_uncore_forcewake_domain *domain;
<span class="lineNum">     520 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     521 </span>            : 
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;uncore.funcs.force_wake_get)</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         for_each_fw_domain(domain, dev_priv, id)</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 WARN_ON(domain-&gt;wake_count);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span>            : /* We give fast paths for the really cool registers */
<span class="lineNum">     530 </span>            : #define NEEDS_FORCE_WAKE(reg) \
<span class="lineNum">     531 </span>            :          ((reg) &lt; 0x40000 &amp;&amp; (reg) != FORCEWAKE)
<span class="lineNum">     532 </span>            : 
<span class="lineNum">     533 </span>            : #define REG_RANGE(reg, start, end) ((reg) &gt;= (start) &amp;&amp; (reg) &lt; (end))
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span>            : #define FORCEWAKE_VLV_RENDER_RANGE_OFFSET(reg) \
<span class="lineNum">     536 </span>            :         (REG_RANGE((reg), 0x2000, 0x4000) || \
<span class="lineNum">     537 </span>            :          REG_RANGE((reg), 0x5000, 0x8000) || \
<span class="lineNum">     538 </span>            :          REG_RANGE((reg), 0xB000, 0x12000) || \
<span class="lineNum">     539 </span>            :          REG_RANGE((reg), 0x2E000, 0x30000))
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span>            : #define FORCEWAKE_VLV_MEDIA_RANGE_OFFSET(reg) \
<span class="lineNum">     542 </span>            :         (REG_RANGE((reg), 0x12000, 0x14000) || \
<span class="lineNum">     543 </span>            :          REG_RANGE((reg), 0x22000, 0x24000) || \
<span class="lineNum">     544 </span>            :          REG_RANGE((reg), 0x30000, 0x40000))
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span>            : #define FORCEWAKE_CHV_RENDER_RANGE_OFFSET(reg) \
<span class="lineNum">     547 </span>            :         (REG_RANGE((reg), 0x2000, 0x4000) || \
<span class="lineNum">     548 </span>            :          REG_RANGE((reg), 0x5200, 0x8000) || \
<span class="lineNum">     549 </span>            :          REG_RANGE((reg), 0x8300, 0x8500) || \
<span class="lineNum">     550 </span>            :          REG_RANGE((reg), 0xB000, 0xB480) || \
<span class="lineNum">     551 </span>            :          REG_RANGE((reg), 0xE000, 0xE800))
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span>            : #define FORCEWAKE_CHV_MEDIA_RANGE_OFFSET(reg) \
<span class="lineNum">     554 </span>            :         (REG_RANGE((reg), 0x8800, 0x8900) || \
<span class="lineNum">     555 </span>            :          REG_RANGE((reg), 0xD000, 0xD800) || \
<span class="lineNum">     556 </span>            :          REG_RANGE((reg), 0x12000, 0x14000) || \
<span class="lineNum">     557 </span>            :          REG_RANGE((reg), 0x1A000, 0x1C000) || \
<span class="lineNum">     558 </span>            :          REG_RANGE((reg), 0x1E800, 0x1EA00) || \
<span class="lineNum">     559 </span>            :          REG_RANGE((reg), 0x30000, 0x38000))
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span>            : #define FORCEWAKE_CHV_COMMON_RANGE_OFFSET(reg) \
<span class="lineNum">     562 </span>            :         (REG_RANGE((reg), 0x4000, 0x5000) || \
<span class="lineNum">     563 </span>            :          REG_RANGE((reg), 0x8000, 0x8300) || \
<span class="lineNum">     564 </span>            :          REG_RANGE((reg), 0x8500, 0x8600) || \
<span class="lineNum">     565 </span>            :          REG_RANGE((reg), 0x9000, 0xB000) || \
<span class="lineNum">     566 </span>            :          REG_RANGE((reg), 0xF000, 0x10000))
<span class="lineNum">     567 </span>            : 
<span class="lineNum">     568 </span>            : #define FORCEWAKE_GEN9_UNCORE_RANGE_OFFSET(reg) \
<span class="lineNum">     569 </span>            :         REG_RANGE((reg), 0xB00,  0x2000)
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span>            : #define FORCEWAKE_GEN9_RENDER_RANGE_OFFSET(reg) \
<span class="lineNum">     572 </span>            :         (REG_RANGE((reg), 0x2000, 0x2700) || \
<span class="lineNum">     573 </span>            :          REG_RANGE((reg), 0x3000, 0x4000) || \
<span class="lineNum">     574 </span>            :          REG_RANGE((reg), 0x5200, 0x8000) || \
<span class="lineNum">     575 </span>            :          REG_RANGE((reg), 0x8140, 0x8160) || \
<span class="lineNum">     576 </span>            :          REG_RANGE((reg), 0x8300, 0x8500) || \
<span class="lineNum">     577 </span>            :          REG_RANGE((reg), 0x8C00, 0x8D00) || \
<span class="lineNum">     578 </span>            :          REG_RANGE((reg), 0xB000, 0xB480) || \
<span class="lineNum">     579 </span>            :          REG_RANGE((reg), 0xE000, 0xE900) || \
<span class="lineNum">     580 </span>            :          REG_RANGE((reg), 0x24400, 0x24800))
<span class="lineNum">     581 </span>            : 
<span class="lineNum">     582 </span>            : #define FORCEWAKE_GEN9_MEDIA_RANGE_OFFSET(reg) \
<span class="lineNum">     583 </span>            :         (REG_RANGE((reg), 0x8130, 0x8140) || \
<span class="lineNum">     584 </span>            :          REG_RANGE((reg), 0x8800, 0x8A00) || \
<span class="lineNum">     585 </span>            :          REG_RANGE((reg), 0xD000, 0xD800) || \
<span class="lineNum">     586 </span>            :          REG_RANGE((reg), 0x12000, 0x14000) || \
<span class="lineNum">     587 </span>            :          REG_RANGE((reg), 0x1A000, 0x1EA00) || \
<span class="lineNum">     588 </span>            :          REG_RANGE((reg), 0x30000, 0x40000))
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span>            : #define FORCEWAKE_GEN9_COMMON_RANGE_OFFSET(reg) \
<span class="lineNum">     591 </span>            :         REG_RANGE((reg), 0x9400, 0x9800)
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span>            : #define FORCEWAKE_GEN9_BLITTER_RANGE_OFFSET(reg) \
<span class="lineNum">     594 </span>            :         ((reg) &lt; 0x40000 &amp;&amp;\
<span class="lineNum">     595 </span>            :          !FORCEWAKE_GEN9_UNCORE_RANGE_OFFSET(reg) &amp;&amp; \
<span class="lineNum">     596 </span>            :          !FORCEWAKE_GEN9_RENDER_RANGE_OFFSET(reg) &amp;&amp; \
<span class="lineNum">     597 </span>            :          !FORCEWAKE_GEN9_MEDIA_RANGE_OFFSET(reg) &amp;&amp; \
<span class="lineNum">     598 </span>            :          !FORCEWAKE_GEN9_COMMON_RANGE_OFFSET(reg))
<a name="599"><span class="lineNum">     599 </span>            : </a>
<span class="lineNum">     600 </span>            : static void
<span class="lineNum">     601 </span><span class="lineNoCov">          0 : ilk_dummy_write(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     602 </span>            : {
<span class="lineNum">     603 </span>            :         /* WaIssueDummyWriteToWakeupFromRC6:ilk Issue a dummy write to wake up
<span class="lineNum">     604 </span>            :          * the chip from rc6 before touching it for real. MI_MODE is masked,
<span class="lineNum">     605 </span>            :          * hence harmless to write 0 into. */
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         __raw_i915_write32(dev_priv, MI_MODE, 0);</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 : }</span>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<span class="lineNum">     609 </span>            : static void
<span class="lineNum">     610 </span><span class="lineNoCov">          0 : hsw_unclaimed_reg_debug(struct drm_i915_private *dev_priv, u32 reg, bool read,</span>
<span class="lineNum">     611 </span>            :                         bool before)
<span class="lineNum">     612 </span>            : {
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         const char *op = read ? &quot;reading&quot; : &quot;writing to&quot;;</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         const char *when = before ? &quot;before&quot; : &quot;after&quot;;</span>
<span class="lineNum">     615 </span>            : 
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         if (!i915.mmio_debug)</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     618 </span>            : 
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         if (__raw_i915_read32(dev_priv, FPGA_DBG) &amp; FPGA_DBG_RM_NOCLAIM) {</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Unclaimed register detected %s %s register 0x%x\n&quot;,</span>
<span class="lineNum">     621 </span>            :                      when, op, reg);
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, FPGA_DBG, FPGA_DBG_RM_NOCLAIM);</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 i915.mmio_debug--; /* Only report the first N failures */</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 : }</span>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<span class="lineNum">     627 </span>            : static void
<span class="lineNum">     628 </span><span class="lineNoCov">          0 : hsw_unclaimed_reg_detect(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     629 </span>            : {
<span class="lineNum">     630 </span>            :         static bool mmio_debug_once = true;
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         if (i915.mmio_debug || !mmio_debug_once)</span>
<span class="lineNum">     633 </span>            :                 return;
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (__raw_i915_read32(dev_priv, FPGA_DBG) &amp; FPGA_DBG_RM_NOCLAIM) {</span>
<span class="lineNum">     636 </span>            :                 DRM_DEBUG(&quot;Unclaimed register detected, &quot;
<span class="lineNum">     637 </span>            :                           &quot;enabling oneshot unclaimed register reporting. &quot;
<span class="lineNum">     638 </span>            :                           &quot;Please use i915.mmio_debug=N for more information.\n&quot;);
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, FPGA_DBG, FPGA_DBG_RM_NOCLAIM);</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 i915.mmio_debug = mmio_debug_once;</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 mmio_debug_once = false;</span>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     644 </span>            : 
<span class="lineNum">     645 </span>            : #define GEN2_READ_HEADER(x) \
<span class="lineNum">     646 </span>            :         u##x val = 0; \
<span class="lineNum">     647 </span>            :         assert_device_not_suspended(dev_priv);
<span class="lineNum">     648 </span>            : 
<span class="lineNum">     649 </span>            : #define GEN2_READ_FOOTER \
<span class="lineNum">     650 </span>            :         trace_i915_reg_rw(false, reg, val, sizeof(val), trace); \
<span class="lineNum">     651 </span>            :         return val
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span>            : #define __gen2_read(x) \
<span class="lineNum">     654 </span>            : static u##x \
<span class="lineNum">     655 </span>            : gen2_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \
<span class="lineNum">     656 </span>            :         GEN2_READ_HEADER(x); \
<span class="lineNum">     657 </span>            :         val = __raw_i915_read##x(dev_priv, reg); \
<span class="lineNum">     658 </span>            :         GEN2_READ_FOOTER; \
<span class="lineNum">     659 </span>            : }
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span>            : #define __gen5_read(x) \
<span class="lineNum">     662 </span>            : static u##x \
<span class="lineNum">     663 </span>            : gen5_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \
<span class="lineNum">     664 </span>            :         GEN2_READ_HEADER(x); \
<span class="lineNum">     665 </span>            :         ilk_dummy_write(dev_priv); \
<span class="lineNum">     666 </span>            :         val = __raw_i915_read##x(dev_priv, reg); \
<span class="lineNum">     667 </span>            :         GEN2_READ_FOOTER; \
<a name="668"><span class="lineNum">     668 </span>            : }</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 : __gen5_read(8)</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 : __gen5_read(16)</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 : __gen5_read(32)</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 : __gen5_read(64)</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 : __gen2_read(8)</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 : __gen2_read(16)</span></a>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 : __gen2_read(32)</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 : __gen2_read(64)</span>
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span>            : #undef __gen5_read
<span class="lineNum">     680 </span>            : #undef __gen2_read
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span>            : #undef GEN2_READ_FOOTER
<span class="lineNum">     683 </span>            : #undef GEN2_READ_HEADER
<span class="lineNum">     684 </span>            : 
<span class="lineNum">     685 </span>            : #define GEN6_READ_HEADER(x) \
<span class="lineNum">     686 </span>            :         unsigned long irqflags; \
<span class="lineNum">     687 </span>            :         u##x val = 0; \
<span class="lineNum">     688 </span>            :         assert_device_not_suspended(dev_priv); \
<span class="lineNum">     689 </span>            :         spin_lock_irqsave(&amp;dev_priv-&gt;uncore.lock, irqflags)
<span class="lineNum">     690 </span>            : 
<span class="lineNum">     691 </span>            : #define GEN6_READ_FOOTER \
<span class="lineNum">     692 </span>            :         spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags); \
<span class="lineNum">     693 </span>            :         trace_i915_reg_rw(false, reg, val, sizeof(val), trace); \
<a name="694"><span class="lineNum">     694 </span>            :         return val</a>
<span class="lineNum">     695 </span>            : 
<span class="lineNum">     696 </span><span class="lineNoCov">          0 : static inline void __force_wake_get(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     697 </span>            :                                     enum forcewake_domains fw_domains)
<span class="lineNum">     698 </span>            : {
<span class="lineNum">     699 </span>            :         struct intel_uncore_forcewake_domain *domain;
<span class="lineNum">     700 </span>            :         enum forcewake_domain_id id;
<span class="lineNum">     701 </span>            : 
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :         if (WARN_ON(!fw_domains))</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     704 </span>            : 
<span class="lineNum">     705 </span>            :         /* Ideally GCC would be constant-fold and eliminate this loop */
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         for_each_fw_domain_mask(domain, fw_domains, dev_priv, id) {</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 if (domain-&gt;wake_count) {</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                         fw_domains &amp;= ~(1 &lt;&lt; id);</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     710 </span>            :                 }
<span class="lineNum">     711 </span>            : 
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 domain-&gt;wake_count++;</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 fw_domain_arm_timer(domain);</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         if (fw_domains)</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_get(dev_priv, fw_domains);</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     719 </span>            : 
<span class="lineNum">     720 </span>            : #define __vgpu_read(x) \
<span class="lineNum">     721 </span>            : static u##x \
<span class="lineNum">     722 </span>            : vgpu_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \
<span class="lineNum">     723 </span>            :         GEN6_READ_HEADER(x); \
<span class="lineNum">     724 </span>            :         val = __raw_i915_read##x(dev_priv, reg); \
<span class="lineNum">     725 </span>            :         GEN6_READ_FOOTER; \
<span class="lineNum">     726 </span>            : }
<span class="lineNum">     727 </span>            : 
<span class="lineNum">     728 </span>            : #define __gen6_read(x) \
<span class="lineNum">     729 </span>            : static u##x \
<span class="lineNum">     730 </span>            : gen6_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \
<span class="lineNum">     731 </span>            :         GEN6_READ_HEADER(x); \
<span class="lineNum">     732 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, true, true); \
<span class="lineNum">     733 </span>            :         if (NEEDS_FORCE_WAKE(reg)) \
<span class="lineNum">     734 </span>            :                 __force_wake_get(dev_priv, FORCEWAKE_RENDER); \
<span class="lineNum">     735 </span>            :         val = __raw_i915_read##x(dev_priv, reg); \
<span class="lineNum">     736 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, true, false); \
<span class="lineNum">     737 </span>            :         GEN6_READ_FOOTER; \
<span class="lineNum">     738 </span>            : }
<span class="lineNum">     739 </span>            : 
<span class="lineNum">     740 </span>            : #define __vlv_read(x) \
<span class="lineNum">     741 </span>            : static u##x \
<span class="lineNum">     742 </span>            : vlv_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \
<span class="lineNum">     743 </span>            :         GEN6_READ_HEADER(x); \
<span class="lineNum">     744 </span>            :         if (FORCEWAKE_VLV_RENDER_RANGE_OFFSET(reg)) \
<span class="lineNum">     745 </span>            :                 __force_wake_get(dev_priv, FORCEWAKE_RENDER); \
<span class="lineNum">     746 </span>            :         else if (FORCEWAKE_VLV_MEDIA_RANGE_OFFSET(reg)) \
<span class="lineNum">     747 </span>            :                 __force_wake_get(dev_priv, FORCEWAKE_MEDIA); \
<span class="lineNum">     748 </span>            :         val = __raw_i915_read##x(dev_priv, reg); \
<span class="lineNum">     749 </span>            :         GEN6_READ_FOOTER; \
<span class="lineNum">     750 </span>            : }
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span>            : #define __chv_read(x) \
<span class="lineNum">     753 </span>            : static u##x \
<span class="lineNum">     754 </span>            : chv_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \
<span class="lineNum">     755 </span>            :         GEN6_READ_HEADER(x); \
<span class="lineNum">     756 </span>            :         if (FORCEWAKE_CHV_RENDER_RANGE_OFFSET(reg)) \
<span class="lineNum">     757 </span>            :                 __force_wake_get(dev_priv, FORCEWAKE_RENDER); \
<span class="lineNum">     758 </span>            :         else if (FORCEWAKE_CHV_MEDIA_RANGE_OFFSET(reg)) \
<span class="lineNum">     759 </span>            :                 __force_wake_get(dev_priv, FORCEWAKE_MEDIA); \
<span class="lineNum">     760 </span>            :         else if (FORCEWAKE_CHV_COMMON_RANGE_OFFSET(reg)) \
<span class="lineNum">     761 </span>            :                 __force_wake_get(dev_priv, \
<span class="lineNum">     762 </span>            :                                  FORCEWAKE_RENDER | FORCEWAKE_MEDIA); \
<span class="lineNum">     763 </span>            :         val = __raw_i915_read##x(dev_priv, reg); \
<span class="lineNum">     764 </span>            :         GEN6_READ_FOOTER; \
<span class="lineNum">     765 </span>            : }
<span class="lineNum">     766 </span>            : 
<span class="lineNum">     767 </span>            : #define SKL_NEEDS_FORCE_WAKE(reg) \
<span class="lineNum">     768 </span>            :          ((reg) &lt; 0x40000 &amp;&amp; !FORCEWAKE_GEN9_UNCORE_RANGE_OFFSET(reg))
<span class="lineNum">     769 </span>            : 
<span class="lineNum">     770 </span>            : #define __gen9_read(x) \
<span class="lineNum">     771 </span>            : static u##x \
<span class="lineNum">     772 </span>            : gen9_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \
<span class="lineNum">     773 </span>            :         enum forcewake_domains fw_engine; \
<span class="lineNum">     774 </span>            :         GEN6_READ_HEADER(x); \
<span class="lineNum">     775 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, true, true); \
<span class="lineNum">     776 </span>            :         if (!SKL_NEEDS_FORCE_WAKE(reg)) \
<span class="lineNum">     777 </span>            :                 fw_engine = 0; \
<span class="lineNum">     778 </span>            :         else if (FORCEWAKE_GEN9_RENDER_RANGE_OFFSET(reg)) \
<span class="lineNum">     779 </span>            :                 fw_engine = FORCEWAKE_RENDER; \
<span class="lineNum">     780 </span>            :         else if (FORCEWAKE_GEN9_MEDIA_RANGE_OFFSET(reg)) \
<span class="lineNum">     781 </span>            :                 fw_engine = FORCEWAKE_MEDIA; \
<span class="lineNum">     782 </span>            :         else if (FORCEWAKE_GEN9_COMMON_RANGE_OFFSET(reg)) \
<span class="lineNum">     783 </span>            :                 fw_engine = FORCEWAKE_RENDER | FORCEWAKE_MEDIA; \
<span class="lineNum">     784 </span>            :         else \
<span class="lineNum">     785 </span>            :                 fw_engine = FORCEWAKE_BLITTER; \
<span class="lineNum">     786 </span>            :         if (fw_engine) \
<span class="lineNum">     787 </span>            :                 __force_wake_get(dev_priv, fw_engine); \
<span class="lineNum">     788 </span>            :         val = __raw_i915_read##x(dev_priv, reg); \
<span class="lineNum">     789 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, true, false); \
<span class="lineNum">     790 </span>            :         GEN6_READ_FOOTER; \
<a name="791"><span class="lineNum">     791 </span>            : }</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 : __vgpu_read(8)</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 : __vgpu_read(16)</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 : __vgpu_read(32)</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 : __vgpu_read(64)</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 : __gen9_read(8)</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 : __gen9_read(16)</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 : __gen9_read(32)</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 : __gen9_read(64)</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 : __chv_read(8)</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 : __chv_read(16)</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 : __chv_read(32)</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 : __chv_read(64)</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 : __vlv_read(8)</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 : __vlv_read(16)</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 : __vlv_read(32)</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 : __vlv_read(64)</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 : __gen6_read(8)</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 : __gen6_read(16)</span></a>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 : __gen6_read(32)</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 : __gen6_read(64)</span>
<span class="lineNum">     813 </span>            : 
<span class="lineNum">     814 </span>            : #undef __gen9_read
<span class="lineNum">     815 </span>            : #undef __chv_read
<span class="lineNum">     816 </span>            : #undef __vlv_read
<span class="lineNum">     817 </span>            : #undef __gen6_read
<span class="lineNum">     818 </span>            : #undef __vgpu_read
<span class="lineNum">     819 </span>            : #undef GEN6_READ_FOOTER
<span class="lineNum">     820 </span>            : #undef GEN6_READ_HEADER
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span>            : #define GEN2_WRITE_HEADER \
<span class="lineNum">     823 </span>            :         trace_i915_reg_rw(true, reg, val, sizeof(val), trace); \
<span class="lineNum">     824 </span>            :         assert_device_not_suspended(dev_priv); \
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span>            : #define GEN2_WRITE_FOOTER
<span class="lineNum">     827 </span>            : 
<span class="lineNum">     828 </span>            : #define __gen2_write(x) \
<span class="lineNum">     829 </span>            : static void \
<span class="lineNum">     830 </span>            : gen2_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, bool trace) { \
<span class="lineNum">     831 </span>            :         GEN2_WRITE_HEADER; \
<span class="lineNum">     832 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">     833 </span>            :         GEN2_WRITE_FOOTER; \
<span class="lineNum">     834 </span>            : }
<span class="lineNum">     835 </span>            : 
<span class="lineNum">     836 </span>            : #define __gen5_write(x) \
<span class="lineNum">     837 </span>            : static void \
<span class="lineNum">     838 </span>            : gen5_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, bool trace) { \
<span class="lineNum">     839 </span>            :         GEN2_WRITE_HEADER; \
<span class="lineNum">     840 </span>            :         ilk_dummy_write(dev_priv); \
<span class="lineNum">     841 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">     842 </span>            :         GEN2_WRITE_FOOTER; \
<a name="843"><span class="lineNum">     843 </span>            : }</a>
<a name="844"><span class="lineNum">     844 </span>            : </a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 : __gen5_write(8)</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 : __gen5_write(16)</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 : __gen5_write(32)</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 : __gen5_write(64)</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 : __gen2_write(8)</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 : __gen2_write(16)</span></a>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 : __gen2_write(32)</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 : __gen2_write(64)</span>
<span class="lineNum">     853 </span>            : 
<span class="lineNum">     854 </span>            : #undef __gen5_write
<span class="lineNum">     855 </span>            : #undef __gen2_write
<span class="lineNum">     856 </span>            : 
<span class="lineNum">     857 </span>            : #undef GEN2_WRITE_FOOTER
<span class="lineNum">     858 </span>            : #undef GEN2_WRITE_HEADER
<span class="lineNum">     859 </span>            : 
<span class="lineNum">     860 </span>            : #define GEN6_WRITE_HEADER \
<span class="lineNum">     861 </span>            :         unsigned long irqflags; \
<span class="lineNum">     862 </span>            :         trace_i915_reg_rw(true, reg, val, sizeof(val), trace); \
<span class="lineNum">     863 </span>            :         assert_device_not_suspended(dev_priv); \
<span class="lineNum">     864 </span>            :         spin_lock_irqsave(&amp;dev_priv-&gt;uncore.lock, irqflags)
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span>            : #define GEN6_WRITE_FOOTER \
<span class="lineNum">     867 </span>            :         spin_unlock_irqrestore(&amp;dev_priv-&gt;uncore.lock, irqflags)
<span class="lineNum">     868 </span>            : 
<span class="lineNum">     869 </span>            : #define __gen6_write(x) \
<span class="lineNum">     870 </span>            : static void \
<span class="lineNum">     871 </span>            : gen6_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, bool trace) { \
<span class="lineNum">     872 </span>            :         u32 __fifo_ret = 0; \
<span class="lineNum">     873 </span>            :         GEN6_WRITE_HEADER; \
<span class="lineNum">     874 </span>            :         if (NEEDS_FORCE_WAKE(reg)) { \
<span class="lineNum">     875 </span>            :                 __fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \
<span class="lineNum">     876 </span>            :         } \
<span class="lineNum">     877 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">     878 </span>            :         if (unlikely(__fifo_ret)) { \
<span class="lineNum">     879 </span>            :                 gen6_gt_check_fifodbg(dev_priv); \
<span class="lineNum">     880 </span>            :         } \
<span class="lineNum">     881 </span>            :         GEN6_WRITE_FOOTER; \
<span class="lineNum">     882 </span>            : }
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span>            : #define __hsw_write(x) \
<span class="lineNum">     885 </span>            : static void \
<span class="lineNum">     886 </span>            : hsw_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, bool trace) { \
<span class="lineNum">     887 </span>            :         u32 __fifo_ret = 0; \
<span class="lineNum">     888 </span>            :         GEN6_WRITE_HEADER; \
<span class="lineNum">     889 </span>            :         if (NEEDS_FORCE_WAKE(reg)) { \
<span class="lineNum">     890 </span>            :                 __fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \
<span class="lineNum">     891 </span>            :         } \
<span class="lineNum">     892 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, false, true); \
<span class="lineNum">     893 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">     894 </span>            :         if (unlikely(__fifo_ret)) { \
<span class="lineNum">     895 </span>            :                 gen6_gt_check_fifodbg(dev_priv); \
<span class="lineNum">     896 </span>            :         } \
<span class="lineNum">     897 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, false, false); \
<span class="lineNum">     898 </span>            :         hsw_unclaimed_reg_detect(dev_priv); \
<span class="lineNum">     899 </span>            :         GEN6_WRITE_FOOTER; \
<span class="lineNum">     900 </span>            : }
<span class="lineNum">     901 </span>            : 
<span class="lineNum">     902 </span>            : #define __vgpu_write(x) \
<span class="lineNum">     903 </span>            : static void vgpu_write##x(struct drm_i915_private *dev_priv, \
<span class="lineNum">     904 </span>            :                           off_t reg, u##x val, bool trace) { \
<span class="lineNum">     905 </span>            :         GEN6_WRITE_HEADER; \
<span class="lineNum">     906 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">     907 </span>            :         GEN6_WRITE_FOOTER; \
<span class="lineNum">     908 </span>            : }
<span class="lineNum">     909 </span>            : 
<span class="lineNum">     910 </span>            : static const u32 gen8_shadowed_regs[] = {
<span class="lineNum">     911 </span>            :         FORCEWAKE_MT,
<span class="lineNum">     912 </span>            :         GEN6_RPNSWREQ,
<span class="lineNum">     913 </span>            :         GEN6_RC_VIDEO_FREQ,
<span class="lineNum">     914 </span>            :         RING_TAIL(RENDER_RING_BASE),
<span class="lineNum">     915 </span>            :         RING_TAIL(GEN6_BSD_RING_BASE),
<span class="lineNum">     916 </span>            :         RING_TAIL(VEBOX_RING_BASE),
<span class="lineNum">     917 </span>            :         RING_TAIL(BLT_RING_BASE),
<span class="lineNum">     918 </span>            :         /* TODO: Other registers are not yet used */
<a name="919"><span class="lineNum">     919 </span>            : };</a>
<span class="lineNum">     920 </span>            : 
<span class="lineNum">     921 </span><span class="lineNoCov">          0 : static bool is_gen8_shadowed(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     922 </span>            : {
<span class="lineNum">     923 </span>            :         int i;
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gen8_shadowed_regs); i++)</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 if (reg == gen8_shadowed_regs[i])</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span>            : #define __gen8_write(x) \
<span class="lineNum">     932 </span>            : static void \
<span class="lineNum">     933 </span>            : gen8_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, bool trace) { \
<span class="lineNum">     934 </span>            :         GEN6_WRITE_HEADER; \
<span class="lineNum">     935 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, false, true); \
<span class="lineNum">     936 </span>            :         if (reg &lt; 0x40000 &amp;&amp; !is_gen8_shadowed(dev_priv, reg)) \
<span class="lineNum">     937 </span>            :                 __force_wake_get(dev_priv, FORCEWAKE_RENDER); \
<span class="lineNum">     938 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">     939 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, false, false); \
<span class="lineNum">     940 </span>            :         hsw_unclaimed_reg_detect(dev_priv); \
<span class="lineNum">     941 </span>            :         GEN6_WRITE_FOOTER; \
<span class="lineNum">     942 </span>            : }
<span class="lineNum">     943 </span>            : 
<span class="lineNum">     944 </span>            : #define __chv_write(x) \
<span class="lineNum">     945 </span>            : static void \
<span class="lineNum">     946 </span>            : chv_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, bool trace) { \
<span class="lineNum">     947 </span>            :         bool shadowed = is_gen8_shadowed(dev_priv, reg); \
<span class="lineNum">     948 </span>            :         GEN6_WRITE_HEADER; \
<span class="lineNum">     949 </span>            :         if (!shadowed) { \
<span class="lineNum">     950 </span>            :                 if (FORCEWAKE_CHV_RENDER_RANGE_OFFSET(reg)) \
<span class="lineNum">     951 </span>            :                         __force_wake_get(dev_priv, FORCEWAKE_RENDER); \
<span class="lineNum">     952 </span>            :                 else if (FORCEWAKE_CHV_MEDIA_RANGE_OFFSET(reg)) \
<span class="lineNum">     953 </span>            :                         __force_wake_get(dev_priv, FORCEWAKE_MEDIA); \
<span class="lineNum">     954 </span>            :                 else if (FORCEWAKE_CHV_COMMON_RANGE_OFFSET(reg)) \
<span class="lineNum">     955 </span>            :                         __force_wake_get(dev_priv, FORCEWAKE_RENDER | FORCEWAKE_MEDIA); \
<span class="lineNum">     956 </span>            :         } \
<span class="lineNum">     957 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">     958 </span>            :         GEN6_WRITE_FOOTER; \
<span class="lineNum">     959 </span>            : }
<span class="lineNum">     960 </span>            : 
<span class="lineNum">     961 </span>            : static const u32 gen9_shadowed_regs[] = {
<span class="lineNum">     962 </span>            :         RING_TAIL(RENDER_RING_BASE),
<span class="lineNum">     963 </span>            :         RING_TAIL(GEN6_BSD_RING_BASE),
<span class="lineNum">     964 </span>            :         RING_TAIL(VEBOX_RING_BASE),
<span class="lineNum">     965 </span>            :         RING_TAIL(BLT_RING_BASE),
<span class="lineNum">     966 </span>            :         FORCEWAKE_BLITTER_GEN9,
<span class="lineNum">     967 </span>            :         FORCEWAKE_RENDER_GEN9,
<span class="lineNum">     968 </span>            :         FORCEWAKE_MEDIA_GEN9,
<span class="lineNum">     969 </span>            :         GEN6_RPNSWREQ,
<span class="lineNum">     970 </span>            :         GEN6_RC_VIDEO_FREQ,
<span class="lineNum">     971 </span>            :         /* TODO: Other registers are not yet used */
<a name="972"><span class="lineNum">     972 </span>            : };</a>
<span class="lineNum">     973 </span>            : 
<span class="lineNum">     974 </span><span class="lineNoCov">          0 : static bool is_gen9_shadowed(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     975 </span>            : {
<span class="lineNum">     976 </span>            :         int i;
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gen9_shadowed_regs); i++)</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 if (reg == gen9_shadowed_regs[i])</span>
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">     980 </span>            : 
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     983 </span>            : 
<span class="lineNum">     984 </span>            : #define __gen9_write(x) \
<span class="lineNum">     985 </span>            : static void \
<span class="lineNum">     986 </span>            : gen9_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, \
<span class="lineNum">     987 </span>            :                 bool trace) { \
<span class="lineNum">     988 </span>            :         enum forcewake_domains fw_engine; \
<span class="lineNum">     989 </span>            :         GEN6_WRITE_HEADER; \
<span class="lineNum">     990 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, false, true); \
<span class="lineNum">     991 </span>            :         if (!SKL_NEEDS_FORCE_WAKE(reg) || \
<span class="lineNum">     992 </span>            :             is_gen9_shadowed(dev_priv, reg)) \
<span class="lineNum">     993 </span>            :                 fw_engine = 0; \
<span class="lineNum">     994 </span>            :         else if (FORCEWAKE_GEN9_RENDER_RANGE_OFFSET(reg)) \
<span class="lineNum">     995 </span>            :                 fw_engine = FORCEWAKE_RENDER; \
<span class="lineNum">     996 </span>            :         else if (FORCEWAKE_GEN9_MEDIA_RANGE_OFFSET(reg)) \
<span class="lineNum">     997 </span>            :                 fw_engine = FORCEWAKE_MEDIA; \
<span class="lineNum">     998 </span>            :         else if (FORCEWAKE_GEN9_COMMON_RANGE_OFFSET(reg)) \
<span class="lineNum">     999 </span>            :                 fw_engine = FORCEWAKE_RENDER | FORCEWAKE_MEDIA; \
<span class="lineNum">    1000 </span>            :         else \
<span class="lineNum">    1001 </span>            :                 fw_engine = FORCEWAKE_BLITTER; \
<span class="lineNum">    1002 </span>            :         if (fw_engine) \
<span class="lineNum">    1003 </span>            :                 __force_wake_get(dev_priv, fw_engine); \
<span class="lineNum">    1004 </span>            :         __raw_i915_write##x(dev_priv, reg, val); \
<span class="lineNum">    1005 </span>            :         hsw_unclaimed_reg_debug(dev_priv, reg, false, false); \
<span class="lineNum">    1006 </span>            :         hsw_unclaimed_reg_detect(dev_priv); \
<span class="lineNum">    1007 </span>            :         GEN6_WRITE_FOOTER; \
<a name="1008"><span class="lineNum">    1008 </span>            : }</a>
<a name="1009"><span class="lineNum">    1009 </span>            : </a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 : __gen9_write(8)</span></a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 : __gen9_write(16)</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 : __gen9_write(32)</span></a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineNoCov">          0 : __gen9_write(64)</span></a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 : __chv_write(8)</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 : __chv_write(16)</span></a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 : __chv_write(32)</span></a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 : __chv_write(64)</span></a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 : __gen8_write(8)</span></a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 : __gen8_write(16)</span></a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 : __gen8_write(32)</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 : __gen8_write(64)</span></a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineNoCov">          0 : __hsw_write(8)</span></a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 : __hsw_write(16)</span></a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 : __hsw_write(32)</span></a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineNoCov">          0 : __hsw_write(64)</span></a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 : __gen6_write(8)</span></a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 : __gen6_write(16)</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 : __gen6_write(32)</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 : __gen6_write(64)</span></a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 : __vgpu_write(8)</span></a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 : __vgpu_write(16)</span></a>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 : __vgpu_write(32)</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 : __vgpu_write(64)</span>
<span class="lineNum">    1034 </span>            : 
<span class="lineNum">    1035 </span>            : #undef __gen9_write
<span class="lineNum">    1036 </span>            : #undef __chv_write
<span class="lineNum">    1037 </span>            : #undef __gen8_write
<span class="lineNum">    1038 </span>            : #undef __hsw_write
<span class="lineNum">    1039 </span>            : #undef __gen6_write
<span class="lineNum">    1040 </span>            : #undef __vgpu_write
<span class="lineNum">    1041 </span>            : #undef GEN6_WRITE_FOOTER
<span class="lineNum">    1042 </span>            : #undef GEN6_WRITE_HEADER
<span class="lineNum">    1043 </span>            : 
<span class="lineNum">    1044 </span>            : #define ASSIGN_WRITE_MMIO_VFUNCS(x) \
<span class="lineNum">    1045 </span>            : do { \
<span class="lineNum">    1046 </span>            :         dev_priv-&gt;uncore.funcs.mmio_writeb = x##_write8; \
<span class="lineNum">    1047 </span>            :         dev_priv-&gt;uncore.funcs.mmio_writew = x##_write16; \
<span class="lineNum">    1048 </span>            :         dev_priv-&gt;uncore.funcs.mmio_writel = x##_write32; \
<span class="lineNum">    1049 </span>            :         dev_priv-&gt;uncore.funcs.mmio_writeq = x##_write64; \
<span class="lineNum">    1050 </span>            : } while (0)
<span class="lineNum">    1051 </span>            : 
<span class="lineNum">    1052 </span>            : #define ASSIGN_READ_MMIO_VFUNCS(x) \
<span class="lineNum">    1053 </span>            : do { \
<span class="lineNum">    1054 </span>            :         dev_priv-&gt;uncore.funcs.mmio_readb = x##_read8; \
<span class="lineNum">    1055 </span>            :         dev_priv-&gt;uncore.funcs.mmio_readw = x##_read16; \
<span class="lineNum">    1056 </span>            :         dev_priv-&gt;uncore.funcs.mmio_readl = x##_read32; \
<span class="lineNum">    1057 </span>            :         dev_priv-&gt;uncore.funcs.mmio_readq = x##_read64; \
<span class="lineNum">    1058 </span>            : } while (0)
<a name="1059"><span class="lineNum">    1059 </span>            : </a>
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 : static void fw_domain_init(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1062 </span>            :                            enum forcewake_domain_id domain_id,
<span class="lineNum">    1063 </span>            :                            u32 reg_set, u32 reg_ack)
<span class="lineNum">    1064 </span>            : {
<span class="lineNum">    1065 </span>            :         struct intel_uncore_forcewake_domain *d;
<span class="lineNum">    1066 </span>            : 
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         if (WARN_ON(domain_id &gt;= FW_DOMAIN_ID_COUNT))</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         d = &amp;dev_priv-&gt;uncore.fw_domain[domain_id];</span>
<span class="lineNum">    1071 </span>            : 
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         WARN_ON(d-&gt;wake_count);</span>
<span class="lineNum">    1073 </span>            : 
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         d-&gt;wake_count = 0;</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         d-&gt;reg_set = reg_set;</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :         d-&gt;reg_ack = reg_ack;</span>
<span class="lineNum">    1077 </span>            : 
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         if (IS_GEN6(dev_priv)) {</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                 d-&gt;val_reset = 0;</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 d-&gt;val_set = FORCEWAKE_KERNEL;</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 d-&gt;val_clear = 0;</span>
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1083 </span>            :                 /* WaRsClearFWBitsAtReset:bdw,skl */
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                 d-&gt;val_reset = _MASKED_BIT_DISABLE(0xffff);</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 d-&gt;val_set = _MASKED_BIT_ENABLE(FORCEWAKE_KERNEL);</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                 d-&gt;val_clear = _MASKED_BIT_DISABLE(FORCEWAKE_KERNEL);</span>
<span class="lineNum">    1087 </span>            :         }
<span class="lineNum">    1088 </span>            : 
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev_priv))</span>
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 d-&gt;reg_post = FORCEWAKE_ACK_VLV;</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         else if (IS_GEN6(dev_priv) || IS_GEN7(dev_priv) || IS_GEN8(dev_priv))</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                 d-&gt;reg_post = ECOBUS;</span>
<span class="lineNum">    1093 </span>            :         else
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                 d-&gt;reg_post = 0;</span>
<span class="lineNum">    1095 </span>            : 
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :         d-&gt;i915 = dev_priv;</span>
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         d-&gt;id = domain_id;</span>
<span class="lineNum">    1098 </span>            : 
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         setup_timer(&amp;d-&gt;timer, intel_uncore_fw_release_timer, (unsigned long)d);</span>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         dev_priv-&gt;uncore.fw_domains |= (1 &lt;&lt; domain_id);</span>
<span class="lineNum">    1102 </span>            : 
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         fw_domain_reset(d);</span>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1105 </span>            : 
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 : static void intel_uncore_fw_domains_init(struct drm_device *dev)</span>
<span class="lineNum">    1107 </span>            : {
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1109 </span>            : 
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev_priv-&gt;dev)-&gt;gen &lt;= 5)</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1112 </span>            : 
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         if (IS_GEN9(dev)) {</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_get = fw_domains_get;</span>
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_put = fw_domains_put;</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_RENDER,</span>
<span class="lineNum">    1117 </span>            :                                FORCEWAKE_RENDER_GEN9,
<span class="lineNum">    1118 </span>            :                                FORCEWAKE_ACK_RENDER_GEN9);
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_BLITTER,</span>
<span class="lineNum">    1120 </span>            :                                FORCEWAKE_BLITTER_GEN9,
<span class="lineNum">    1121 </span>            :                                FORCEWAKE_ACK_BLITTER_GEN9);
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_MEDIA,</span>
<span class="lineNum">    1123 </span>            :                                FORCEWAKE_MEDIA_GEN9, FORCEWAKE_ACK_MEDIA_GEN9);
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_get = fw_domains_get;</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                 if (!IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;uncore.funcs.force_wake_put =</span>
<span class="lineNum">    1128 </span>            :                                 fw_domains_put_with_fifo;
<span class="lineNum">    1129 </span>            :                 else
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;uncore.funcs.force_wake_put = fw_domains_put;</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_RENDER,</span>
<span class="lineNum">    1132 </span>            :                                FORCEWAKE_VLV, FORCEWAKE_ACK_VLV);
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_MEDIA,</span>
<span class="lineNum">    1134 </span>            :                                FORCEWAKE_MEDIA_VLV, FORCEWAKE_ACK_MEDIA_VLV);
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :         } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {</span>
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_get =</span>
<span class="lineNum">    1137 </span>            :                         fw_domains_get_with_thread_status;
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                 if (IS_HASWELL(dev))</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;uncore.funcs.force_wake_put =</span>
<span class="lineNum">    1140 </span>            :                                 fw_domains_put_with_fifo;
<span class="lineNum">    1141 </span>            :                 else
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;uncore.funcs.force_wake_put = fw_domains_put;</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_RENDER,</span>
<span class="lineNum">    1144 </span>            :                                FORCEWAKE_MT, FORCEWAKE_ACK_HSW);
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         } else if (IS_IVYBRIDGE(dev)) {</span>
<span class="lineNum">    1146 </span>            :                 u32 ecobus;
<span class="lineNum">    1147 </span>            : 
<span class="lineNum">    1148 </span>            :                 /* IVB configs may use multi-threaded forcewake */
<span class="lineNum">    1149 </span>            : 
<span class="lineNum">    1150 </span>            :                 /* A small trick here - if the bios hasn't configured
<span class="lineNum">    1151 </span>            :                  * MT forcewake, and if the device is in RC6, then
<span class="lineNum">    1152 </span>            :                  * force_wake_mt_get will not wake the device and the
<span class="lineNum">    1153 </span>            :                  * ECOBUS read will return zero. Which will be
<span class="lineNum">    1154 </span>            :                  * (correctly) interpreted by the test below as MT
<span class="lineNum">    1155 </span>            :                  * forcewake being disabled.
<span class="lineNum">    1156 </span>            :                  */
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_get =</span>
<span class="lineNum">    1158 </span>            :                         fw_domains_get_with_thread_status;
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_put =</span>
<span class="lineNum">    1160 </span>            :                         fw_domains_put_with_fifo;
<span class="lineNum">    1161 </span>            : 
<span class="lineNum">    1162 </span>            :                 /* We need to init first for ECOBUS access and then
<span class="lineNum">    1163 </span>            :                  * determine later if we want to reinit, in case of MT access is
<span class="lineNum">    1164 </span>            :                  * not working. In this stage we don't know which flavour this
<span class="lineNum">    1165 </span>            :                  * ivb is, so it is better to reset also the gen6 fw registers
<span class="lineNum">    1166 </span>            :                  * before the ecobus check.
<span class="lineNum">    1167 </span>            :                  */
<span class="lineNum">    1168 </span>            : 
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, FORCEWAKE, 0);</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                 __raw_posting_read(dev_priv, ECOBUS);</span>
<span class="lineNum">    1171 </span>            : 
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_RENDER,</span>
<span class="lineNum">    1173 </span>            :                                FORCEWAKE_MT, FORCEWAKE_MT_ACK);
<span class="lineNum">    1174 </span>            : 
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :                 fw_domains_get_with_thread_status(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :                 ecobus = __raw_i915_read32(dev_priv, ECOBUS);</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                 fw_domains_put_with_fifo(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                 if (!(ecobus &amp; FORCEWAKE_MT_ENABLE)) {</span>
<span class="lineNum">    1182 </span>            :                         DRM_INFO(&quot;No MT forcewake available on Ivybridge, this can result in issues\n&quot;);
<span class="lineNum">    1183 </span>            :                         DRM_INFO(&quot;when using vblank-synced partial screen updates.\n&quot;);
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                         fw_domain_init(dev_priv, FW_DOMAIN_ID_RENDER,</span>
<span class="lineNum">    1185 </span>            :                                        FORCEWAKE, FORCEWAKE_ACK);
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         } else if (IS_GEN6(dev)) {</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_get =</span>
<span class="lineNum">    1189 </span>            :                         fw_domains_get_with_thread_status;
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;uncore.funcs.force_wake_put =</span>
<span class="lineNum">    1191 </span>            :                         fw_domains_put_with_fifo;
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                 fw_domain_init(dev_priv, FW_DOMAIN_ID_RENDER,</span>
<span class="lineNum">    1193 </span>            :                                FORCEWAKE, FORCEWAKE_ACK);
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1195 </span>            : 
<span class="lineNum">    1196 </span>            :         /* All future platforms are expected to require complex power gating */
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         WARN_ON(dev_priv-&gt;uncore.fw_domains == 0);</span>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1199 </span>            : 
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 : void intel_uncore_init(struct drm_device *dev)</span>
<span class="lineNum">    1201 </span>            : {
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1203 </span>            : 
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :         i915_check_vgpu(dev);</span>
<span class="lineNum">    1205 </span>            : 
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         intel_uncore_ellc_detect(dev);</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :         intel_uncore_fw_domains_init(dev);</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :         __intel_uncore_early_sanitize(dev, false);</span>
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         switch (INTEL_INFO(dev)-&gt;gen) {</span>
<span class="lineNum">    1211 </span>            :         default:
<span class="lineNum">    1212 </span>            :         case 9:
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                 ASSIGN_WRITE_MMIO_VFUNCS(gen9);</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 ASSIGN_READ_MMIO_VFUNCS(gen9);</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1216 </span>            :         case 8:
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                         ASSIGN_WRITE_MMIO_VFUNCS(chv);</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                         ASSIGN_READ_MMIO_VFUNCS(chv);</span>
<span class="lineNum">    1220 </span>            : 
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                         ASSIGN_WRITE_MMIO_VFUNCS(gen8);</span>
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                         ASSIGN_READ_MMIO_VFUNCS(gen6);</span>
<span class="lineNum">    1224 </span>            :                 }
<span class="lineNum">    1225 </span>            :                 break;
<span class="lineNum">    1226 </span>            :         case 7:
<span class="lineNum">    1227 </span>            :         case 6:
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                 if (IS_HASWELL(dev)) {</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                         ASSIGN_WRITE_MMIO_VFUNCS(hsw);</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                         ASSIGN_WRITE_MMIO_VFUNCS(gen6);</span>
<span class="lineNum">    1232 </span>            :                 }
<span class="lineNum">    1233 </span>            : 
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                         ASSIGN_READ_MMIO_VFUNCS(vlv);</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                         ASSIGN_READ_MMIO_VFUNCS(gen6);</span>
<span class="lineNum">    1238 </span>            :                 }
<span class="lineNum">    1239 </span>            :                 break;
<span class="lineNum">    1240 </span>            :         case 5:
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                 ASSIGN_WRITE_MMIO_VFUNCS(gen5);</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 ASSIGN_READ_MMIO_VFUNCS(gen5);</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1244 </span>            :         case 4:
<span class="lineNum">    1245 </span>            :         case 3:
<span class="lineNum">    1246 </span>            :         case 2:
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 ASSIGN_WRITE_MMIO_VFUNCS(gen2);</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 ASSIGN_READ_MMIO_VFUNCS(gen2);</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1250 </span>            :         }
<span class="lineNum">    1251 </span>            : 
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         if (intel_vgpu_active(dev)) {</span>
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                 ASSIGN_WRITE_MMIO_VFUNCS(vgpu);</span>
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 ASSIGN_READ_MMIO_VFUNCS(vgpu);</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1256 </span>            : 
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :         i915_check_and_clear_faults(dev);</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1259 </span>            : #undef ASSIGN_WRITE_MMIO_VFUNCS
<a name="1260"><span class="lineNum">    1260 </span>            : #undef ASSIGN_READ_MMIO_VFUNCS</a>
<span class="lineNum">    1261 </span>            : 
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 : void intel_uncore_fini(struct drm_device *dev)</span>
<span class="lineNum">    1263 </span>            : {
<span class="lineNum">    1264 </span>            :         /* Paranoia: make sure we have disabled everything before we exit. */
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         intel_uncore_sanitize(dev);</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_reset(dev, false);</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1268 </span>            : 
<span class="lineNum">    1269 </span>            : #define GEN_RANGE(l, h) GENMASK(h, l)
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span>            : static const struct register_whitelist {
<span class="lineNum">    1272 </span>            :         uint64_t offset;
<span class="lineNum">    1273 </span>            :         uint32_t size;
<span class="lineNum">    1274 </span>            :         /* supported gens, 0x10 for 4, 0x30 for 4 and 5, etc. */
<span class="lineNum">    1275 </span>            :         uint32_t gen_bitmask;
<span class="lineNum">    1276 </span>            : } whitelist[] = {
<span class="lineNum">    1277 </span>            :         { RING_TIMESTAMP(RENDER_RING_BASE), 8, GEN_RANGE(4, 9) },
<a name="1278"><span class="lineNum">    1278 </span>            : };</a>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 : int i915_reg_read_ioctl(struct drm_device *dev,</span>
<span class="lineNum">    1281 </span>            :                         void *data, struct drm_file *file)
<span class="lineNum">    1282 </span>            : {
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         struct drm_i915_reg_read *reg = data;</span>
<span class="lineNum">    1285 </span>            :         struct register_whitelist const *entry = whitelist;
<span class="lineNum">    1286 </span>            :         unsigned size;
<span class="lineNum">    1287 </span>            :         u64 offset;
<span class="lineNum">    1288 </span>            :         int i, ret = 0;
<span class="lineNum">    1289 </span>            : 
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(whitelist); i++, entry++) {</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 if (entry-&gt;offset == (reg-&gt;offset &amp; -entry-&gt;size) &amp;&amp;</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                     (1 &lt;&lt; INTEL_INFO(dev)-&gt;gen &amp; entry-&gt;gen_bitmask))</span>
<span class="lineNum">    1293 </span>            :                         break;
<span class="lineNum">    1294 </span>            :         }
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :         if (i == ARRAY_SIZE(whitelist))</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1298 </span>            : 
<span class="lineNum">    1299 </span>            :         /* We use the low bits to encode extra flags as the register should
<span class="lineNum">    1300 </span>            :          * be naturally aligned (and those that are not so aligned merely
<span class="lineNum">    1301 </span>            :          * limit the available flags for that register).
<span class="lineNum">    1302 </span>            :          */
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         offset = entry-&gt;offset;</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         size = entry-&gt;size;</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :         size |= reg-&gt;offset ^ offset;</span>
<span class="lineNum">    1306 </span>            : 
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         intel_runtime_pm_get(dev_priv);</span>
<span class="lineNum">    1308 </span>            : 
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         switch (size) {</span>
<span class="lineNum">    1310 </span>            :         case 8 | 1:
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                 reg-&gt;val = I915_READ64_2x32(offset, offset+4);</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1313 </span>            :         case 8:
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 reg-&gt;val = I915_READ64(offset);</span>
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1316 </span>            :         case 4:
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 reg-&gt;val = I915_READ(offset);</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1319 </span>            :         case 2:
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                 reg-&gt;val = I915_READ16(offset);</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1322 </span>            :         case 1:
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                 reg-&gt;val = I915_READ8(offset);</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1325 </span>            :         default:
<span class="lineNum">    1326 </span>            :                 ret = -EINVAL;
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">    1328 </span>            :         }
<span class="lineNum">    1329 </span>            : 
<span class="lineNum">    1330 </span>            : out:
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         intel_runtime_pm_put(dev_priv);</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1334 </span>            : 
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 : int i915_get_reset_stats_ioctl(struct drm_device *dev,</span>
<span class="lineNum">    1336 </span>            :                                void *data, struct drm_file *file)
<span class="lineNum">    1337 </span>            : {
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         struct drm_i915_reset_stats *args = data;</span>
<span class="lineNum">    1340 </span>            :         struct i915_ctx_hang_stats *hs;
<span class="lineNum">    1341 </span>            :         struct intel_context *ctx;
<span class="lineNum">    1342 </span>            :         int ret;
<span class="lineNum">    1343 </span>            : 
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :         if (args-&gt;flags || args-&gt;pad)</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1346 </span>            : 
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :         if (args-&gt;ctx_id == DEFAULT_CONTEXT_HANDLE &amp;&amp; !capable(CAP_SYS_ADMIN))</span>
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                 return -EPERM;</span>
<span class="lineNum">    1349 </span>            : 
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :         ret = mutex_lock_interruptible(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1353 </span>            : 
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         ctx = i915_gem_context_get(file-&gt;driver_priv, args-&gt;ctx_id);</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :         if (IS_ERR(ctx)) {</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                 return PTR_ERR(ctx);</span>
<span class="lineNum">    1358 </span>            :         }
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         hs = &amp;ctx-&gt;hang_stats;</span>
<span class="lineNum">    1360 </span>            : 
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         if (capable(CAP_SYS_ADMIN))</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                 args-&gt;reset_count = i915_reset_count(&amp;dev_priv-&gt;gpu_error);</span>
<span class="lineNum">    1363 </span>            :         else
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :                 args-&gt;reset_count = 0;</span>
<span class="lineNum">    1365 </span>            : 
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         args-&gt;batch_active = hs-&gt;batch_active;</span>
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         args-&gt;batch_pending = hs-&gt;batch_pending;</span>
<span class="lineNum">    1368 </span>            : 
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1370 </span>            : 
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1373 </span>            : 
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 : static int i915_reset_complete(struct drm_device *dev)</span>
<span class="lineNum">    1375 </span>            : {
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :         u8 gdrst;</span>
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev-&gt;pdev, I915_GDRST, &amp;gdrst);</span>
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :         return (gdrst &amp; GRDOM_RESET_STATUS) == 0;</span>
<a name="1379"><span class="lineNum">    1379 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1380 </span>            : 
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 : static int i915_do_reset(struct drm_device *dev)</span>
<span class="lineNum">    1382 </span>            : {
<span class="lineNum">    1383 </span>            :         /* assert reset for at least 20 usec */
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev-&gt;pdev, I915_GDRST, GRDOM_RESET_ENABLE);</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         udelay(20);</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev-&gt;pdev, I915_GDRST, 0);</span>
<span class="lineNum">    1387 </span>            : 
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         return wait_for(i915_reset_complete(dev), 500);</span>
<a name="1389"><span class="lineNum">    1389 </span>            : }</a>
<span class="lineNum">    1390 </span>            : 
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 : static int g4x_reset_complete(struct drm_device *dev)</span>
<span class="lineNum">    1392 </span>            : {
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         u8 gdrst;</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev-&gt;pdev, I915_GDRST, &amp;gdrst);</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         return (gdrst &amp; GRDOM_RESET_ENABLE) == 0;</span>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1397 </span>            : 
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 : static int g33_do_reset(struct drm_device *dev)</span>
<span class="lineNum">    1399 </span>            : {
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev-&gt;pdev, I915_GDRST, GRDOM_RESET_ENABLE);</span>
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         return wait_for(g4x_reset_complete(dev), 500);</span>
<a name="1402"><span class="lineNum">    1402 </span>            : }</a>
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 : static int g4x_do_reset(struct drm_device *dev)</span>
<span class="lineNum">    1405 </span>            : {
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1407 </span>            :         int ret;
<span class="lineNum">    1408 </span>            : 
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev-&gt;pdev, I915_GDRST,</span>
<span class="lineNum">    1410 </span>            :                               GRDOM_RENDER | GRDOM_RESET_ENABLE);
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :         ret =  wait_for(g4x_reset_complete(dev), 500);</span>
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1414 </span>            : 
<span class="lineNum">    1415 </span>            :         /* WaVcpClkGateDisableForMediaReset:ctg,elk */
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         I915_WRITE(VDECCLK_GATE_D, I915_READ(VDECCLK_GATE_D) | VCP_UNIT_CLOCK_GATE_DISABLE);</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :         POSTING_READ(VDECCLK_GATE_D);</span>
<span class="lineNum">    1418 </span>            : 
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev-&gt;pdev, I915_GDRST,</span>
<span class="lineNum">    1420 </span>            :                               GRDOM_MEDIA | GRDOM_RESET_ENABLE);
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         ret =  wait_for(g4x_reset_complete(dev), 500);</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1424 </span>            : 
<span class="lineNum">    1425 </span>            :         /* WaVcpClkGateDisableForMediaReset:ctg,elk */
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         I915_WRITE(VDECCLK_GATE_D, I915_READ(VDECCLK_GATE_D) &amp; ~VCP_UNIT_CLOCK_GATE_DISABLE);</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         POSTING_READ(VDECCLK_GATE_D);</span>
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev-&gt;pdev, I915_GDRST, 0);</span>
<span class="lineNum">    1430 </span>            : 
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1433 </span>            : 
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 : static int ironlake_do_reset(struct drm_device *dev)</span>
<span class="lineNum">    1435 </span>            : {
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1437 </span>            :         int ret;
<span class="lineNum">    1438 </span>            : 
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_GDSR,</span>
<span class="lineNum">    1440 </span>            :                    ILK_GRDOM_RENDER | ILK_GRDOM_RESET_ENABLE);
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :         ret = wait_for((I915_READ(ILK_GDSR) &amp;</span>
<span class="lineNum">    1442 </span>            :                         ILK_GRDOM_RESET_ENABLE) == 0, 500);
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1445 </span>            : 
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_GDSR,</span>
<span class="lineNum">    1447 </span>            :                    ILK_GRDOM_MEDIA | ILK_GRDOM_RESET_ENABLE);
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :         ret = wait_for((I915_READ(ILK_GDSR) &amp;</span>
<span class="lineNum">    1449 </span>            :                         ILK_GRDOM_RESET_ENABLE) == 0, 500);
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1452 </span>            : 
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         I915_WRITE(ILK_GDSR, 0);</span>
<span class="lineNum">    1454 </span>            : 
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1457 </span>            : 
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 : static int gen6_do_reset(struct drm_device *dev)</span>
<span class="lineNum">    1459 </span>            : {
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1461 </span>            :         int     ret;
<span class="lineNum">    1462 </span>            : 
<span class="lineNum">    1463 </span>            :         /* Reset the chip */
<span class="lineNum">    1464 </span>            : 
<span class="lineNum">    1465 </span>            :         /* GEN6_GDRST is not in the gt power well, no need to check
<span class="lineNum">    1466 </span>            :          * for fifo space for the write or forcewake the chip for
<span class="lineNum">    1467 </span>            :          * the read
<span class="lineNum">    1468 </span>            :          */
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :         __raw_i915_write32(dev_priv, GEN6_GDRST, GEN6_GRDOM_FULL);</span>
<span class="lineNum">    1470 </span>            : 
<span class="lineNum">    1471 </span>            :         /* Spin waiting for the device to ack the reset request */
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         ret = wait_for((__raw_i915_read32(dev_priv, GEN6_GDRST) &amp; GEN6_GRDOM_FULL) == 0, 500);</span>
<span class="lineNum">    1473 </span>            : 
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_reset(dev, true);</span>
<span class="lineNum">    1475 </span>            : 
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1477"><span class="lineNum">    1477 </span>            : }</a>
<span class="lineNum">    1478 </span>            : 
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 : static int wait_for_register(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1480 </span>            :                              const u32 reg,
<span class="lineNum">    1481 </span>            :                              const u32 mask,
<span class="lineNum">    1482 </span>            :                              const u32 value,
<span class="lineNum">    1483 </span>            :                              const unsigned long timeout_ms)
<span class="lineNum">    1484 </span>            : {
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :         return wait_for((I915_READ(reg) &amp; mask) == value, timeout_ms);</span>
<a name="1486"><span class="lineNum">    1486 </span>            : }</a>
<span class="lineNum">    1487 </span>            : 
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 : static int gen8_do_reset(struct drm_device *dev)</span>
<span class="lineNum">    1489 </span>            : {
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1491 </span>            :         struct intel_engine_cs *engine;
<span class="lineNum">    1492 </span>            :         int i;
<span class="lineNum">    1493 </span>            : 
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :         for_each_ring(engine, dev_priv, i) {</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_RESET_CTL(engine-&gt;mmio_base),</span>
<span class="lineNum">    1496 </span>            :                            _MASKED_BIT_ENABLE(RESET_CTL_REQUEST_RESET));
<span class="lineNum">    1497 </span>            : 
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                 if (wait_for_register(dev_priv,</span>
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                                       RING_RESET_CTL(engine-&gt;mmio_base),</span>
<span class="lineNum">    1500 </span>            :                                       RESET_CTL_READY_TO_RESET,
<span class="lineNum">    1501 </span>            :                                       RESET_CTL_READY_TO_RESET,
<span class="lineNum">    1502 </span>            :                                       700)) {
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;%s: reset request timeout\n&quot;, engine-&gt;name);</span>
<span class="lineNum">    1504 </span>            :                         goto not_ready;
<span class="lineNum">    1505 </span>            :                 }
<span class="lineNum">    1506 </span>            :         }
<span class="lineNum">    1507 </span>            : 
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         return gen6_do_reset(dev);</span>
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span>            : not_ready:
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         for_each_ring(engine, dev_priv, i)</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_RESET_CTL(engine-&gt;mmio_base),</span>
<span class="lineNum">    1513 </span>            :                            _MASKED_BIT_DISABLE(RESET_CTL_REQUEST_RESET));
<span class="lineNum">    1514 </span>            : 
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         return -EIO;</span>
<a name="1516"><span class="lineNum">    1516 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1517 </span>            : 
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 : static int (*intel_get_gpu_reset(struct drm_device *dev))(struct drm_device *)</span>
<span class="lineNum">    1519 </span>            : {
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         if (!i915.reset)</span>
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    1522 </span>            : 
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 return gen8_do_reset;</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 6)</span>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                 return gen6_do_reset;</span>
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         else if (IS_GEN5(dev))</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 return ironlake_do_reset;</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         else if (IS_G4X(dev))</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 return g4x_do_reset;</span>
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :         else if (IS_G33(dev))</span>
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                 return g33_do_reset;</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 3)</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 return i915_do_reset;</span>
<span class="lineNum">    1535 </span>            :         else
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1538 </span>            : 
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 : int intel_gpu_reset(struct drm_device *dev)</span>
<span class="lineNum">    1540 </span>            : {
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    1542 </span>            :         int (*reset)(struct drm_device *);
<span class="lineNum">    1543 </span>            :         int ret;
<span class="lineNum">    1544 </span>            : 
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         reset = intel_get_gpu_reset(dev);</span>
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         if (reset == NULL)</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span>
<span class="lineNum">    1548 </span>            : 
<span class="lineNum">    1549 </span>            :         /* If the power well sleeps during the reset, the reset
<span class="lineNum">    1550 </span>            :          * request may be dropped and never completes (causing -EIO).
<span class="lineNum">    1551 </span>            :          */
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         ret = reset(dev);</span>
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">    1555 </span>            : 
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1557"><span class="lineNum">    1557 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1558 </span>            : 
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 : bool intel_has_gpu_reset(struct drm_device *dev)</span>
<span class="lineNum">    1560 </span>            : {
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         return intel_get_gpu_reset(dev) != NULL;</span>
<a name="1562"><span class="lineNum">    1562 </span>            : }</a>
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 : void intel_uncore_check_errors(struct drm_device *dev)</span>
<span class="lineNum">    1565 </span>            : {
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1567 </span>            : 
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         if (HAS_FPGA_DBG_UNCLAIMED(dev) &amp;&amp;</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :             (__raw_i915_read32(dev_priv, FPGA_DBG) &amp; FPGA_DBG_RM_NOCLAIM)) {</span>
<span class="lineNum">    1570 </span>            :                 DRM_DEBUG(&quot;Unclaimed register before interrupt\n&quot;);
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                 __raw_i915_write32(dev_priv, FPGA_DBG, FPGA_DBG_RM_NOCLAIM);</span>
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
