
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099886                       # Number of seconds simulated
sim_ticks                                 99886465296                       # Number of ticks simulated
final_tick                               626880362574                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138800                       # Simulator instruction rate (inst/s)
host_op_rate                                   175147                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6304882                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913420                       # Number of bytes of host memory used
host_seconds                                 15842.72                       # Real time elapsed on the host
sim_insts                                  2198972120                       # Number of instructions simulated
sim_ops                                    2774802191                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1102336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       262784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1368576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       999936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            999936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8612                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2053                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10692                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7812                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7812                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11035890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2630827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13701316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17940                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10010726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10010726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10010726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11035890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2630827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23712041                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               239535889                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21948271                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17781525                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016133                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8986754                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8286899                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466860                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91186                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185754039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121963704                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21948271                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10753759                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26725838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6180519                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3863379                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11628893                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2017011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220461122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193735284     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486038      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1962691      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592709      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998369      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554711      0.71%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184540      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740222      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13206558      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220461122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091628                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.509167                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183690399                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5986391                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26621916                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86192                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4076218                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782533                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42220                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149606599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77189                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4076218                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184192763                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1502428                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3098947                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26174983                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1415777                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149464757                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        15981                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274395                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       537713                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       165441                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210236243                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697428402                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697428402                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39540725                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38687                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22144                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4715502                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14546576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7223906                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133337                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597813                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148398069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38665                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139364337                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       141016                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24832362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51664744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5597                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220461122                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303188                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160392858     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25736806     11.67%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12482419      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337574      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7731143      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2594547      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677284      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378968      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129523      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220461122                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         399869     58.85%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139869     20.58%     79.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139746     20.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117048819     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112751      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021118      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7165115      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139364337                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.581810                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             679484                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004876                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500010294                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173269566                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135794775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140043821                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       347585                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3312639                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          982                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       198180                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4076218                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         995849                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        95051                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148436734                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14546576                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7223906                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22131                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80446                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1100383                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2241085                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136827620                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573927                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2536715                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19737658                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19395906                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7163731                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571220                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135795652                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135794775                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80421682                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221985465                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.566908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362284                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25628496                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2020687                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216384904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164799365     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24283618     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10605224      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6014348      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4362397      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710778      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324794      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       955009      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2329371      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216384904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2329371                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362493412                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300952090                       # The number of ROB writes
system.switch_cpus0.timesIdled                3016507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19074767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.395359                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.395359                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.417474                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.417474                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616319382                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189117244                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138144421                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               239535889                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21742161                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17642248                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2002440                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8805590                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8231642                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2360522                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94386                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188343829                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121255025                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21742161                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10592164                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26696577                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6116866                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3418922                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11640088                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2000807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222547938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.669329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.030208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       195851361     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1857140      0.83%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3386008      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3128088      1.41%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1985617      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1631987      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          934628      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          950777      0.43%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12822332      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222547938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090768                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.506208                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186433351                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5346704                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26634291                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45203                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4088385                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3759443                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148858623                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1279                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4088385                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186910043                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1189215                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3068054                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26173306                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1118924                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148734340                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        180265                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       484570                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    210952839                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    692856009                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    692856009                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173560591                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37392248                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34179                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17090                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4143922                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14062538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7260486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83057                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1608467                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147737325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139453920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118261                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22382342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47176719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    222547938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162407348     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25458429     11.44%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13697662      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6944631      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8260028      3.71%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2683931      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2508638      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       443489      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       143782      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222547938                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         421197     59.55%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146676     20.74%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139461     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117265742     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1999804      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17089      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12933738      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7237547      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139453920                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.582184                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             707334                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005072                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    502281373                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170154058                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136433913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140161254                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       270761                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2748129                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        92920                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4088385                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         805452                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114610                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147771505                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14062538                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7260486                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17090                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1066795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1117458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2184253                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137444721                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12478782                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2009199                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19716175                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19399752                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7237393                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.573796                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136433954                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136433913                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78761663                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219395286                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.569576                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358994                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101080916                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124460338                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23311491                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2027850                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218459553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569718                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    166044873     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24129821     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12515372      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4020377      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5526853      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1851487      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1072411      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947543      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2350816      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218459553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101080916                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124460338                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18481975                       # Number of memory references committed
system.switch_cpus1.commit.loads             11314409                       # Number of loads committed
system.switch_cpus1.commit.membars              17090                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17964494                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112129264                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2567022                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2350816                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           363880566                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          299632068                       # The number of ROB writes
system.switch_cpus1.timesIdled                2918967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16987951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101080916                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124460338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101080916                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.369744                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.369744                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.421987                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.421987                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       618199116                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190946960                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137350199                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34180                       # number of misc regfile writes
system.l2.replacements                          10692                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1516729                       # Total number of references to valid blocks.
system.l2.sampled_refs                         141764                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.698972                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         75566.756696                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.996632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4571.610353                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.996990                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1060.872554                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             75.115403                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          33544.049898                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   148                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16078.601475                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.576529                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.034879                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000573                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.255921                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001129                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122670                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        64529                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37154                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  101683                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40732                       # number of Writeback hits
system.l2.Writeback_hits::total                 40732                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        64529                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37154                       # number of demand (read+write) hits
system.l2.demand_hits::total                   101683                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        64529                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37154                       # number of overall hits
system.l2.overall_hits::total                  101683                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8612                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2053                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10692                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8612                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2053                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10692                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8612                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2053                       # number of overall misses
system.l2.overall_misses::total                 10692                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1923897                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1403128584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2100690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    343464758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1750617929                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1923897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1403128584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2100690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    343464758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1750617929                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1923897                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1403128584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2100690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    343464758                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1750617929                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112375                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40732                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40732                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73141                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112375                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73141                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112375                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.117745                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.052363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.095146                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.117745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.052363                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095146                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.117745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.052363                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095146                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147992.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 162927.146307                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150049.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167298.956649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163731.568369                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147992.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 162927.146307                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150049.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167298.956649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163731.568369                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147992.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 162927.146307                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150049.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167298.956649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163731.568369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7812                       # number of writebacks
system.l2.writebacks::total                      7812                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8612                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2053                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10692                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10692                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1165691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    901316071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1285506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    223884519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1127651787                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1165691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    901316071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1285506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    223884519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1127651787                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1165691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    901316071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1285506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    223884519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1127651787                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.117745                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.052363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.095146                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.117745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.052363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.117745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.052363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095146                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89668.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 104658.159661                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91821.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109052.371651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105466.871212                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89668.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 104658.159661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91821.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109052.371651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105466.871212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89668.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 104658.159661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91821.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109052.371651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105466.871212                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996624                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011636502                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060359.474542                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996624                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11628878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11628878                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11628878                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11628878                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11628878                       # number of overall hits
system.cpu0.icache.overall_hits::total       11628878                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2423261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2423261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2423261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2423261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2423261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2423261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11628893                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11628893                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11628893                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11628893                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11628893                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11628893                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161550.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161550.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161550.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161550.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161550.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161550.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2031797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2031797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2031797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2031797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2031797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2031797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156292.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156292.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156292.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156292.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156292.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156292.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73141                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179485283                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73397                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2445.403531                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.999041                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.000959                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902340                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097660                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9418807                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9418807                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21883                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21883                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411465                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411465                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179687                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179687                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179687                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179687                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179687                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16704726286                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16704726286                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16704726286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16704726286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16704726286                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16704726286                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16591152                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16591152                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16591152                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16591152                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018720                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010830                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010830                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010830                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010830                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 92965.691931                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92965.691931                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92965.691931                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92965.691931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92965.691931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92965.691931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        28882                       # number of writebacks
system.cpu0.dcache.writebacks::total            28882                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106546                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106546                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106546                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106546                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106546                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106546                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73141                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73141                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73141                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5715351839                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5715351839                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5715351839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5715351839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5715351839                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5715351839                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004408                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004408                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004408                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004408                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78141.559987                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78141.559987                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 78141.559987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78141.559987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 78141.559987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78141.559987                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996981                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009538922                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180429.637149                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996981                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11640072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11640072                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11640072                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11640072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11640072                       # number of overall hits
system.cpu1.icache.overall_hits::total       11640072                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2579560                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2579560                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2579560                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2579560                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2579560                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2579560                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11640088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11640088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11640088                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11640088                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11640088                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11640088                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161222.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161222.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161222.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161222.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161222.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161222.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2216890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2216890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2216890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2216890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2216890                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2216890                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158349.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158349.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158349.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158349.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158349.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158349.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39207                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167950639                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39463                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4255.901452                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.209682                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.790318                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907069                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092931                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9378836                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9378836                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7135095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7135095                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17090                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17090                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17090                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16513931                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16513931                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16513931                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16513931                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118110                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118110                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118110                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10641184412                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10641184412                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10641184412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10641184412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10641184412                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10641184412                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9496946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9496946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7135095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7135095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16632041                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16632041                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16632041                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16632041                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012437                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007101                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007101                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007101                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007101                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 90095.541546                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90095.541546                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 90095.541546                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90095.541546                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 90095.541546                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90095.541546                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11850                       # number of writebacks
system.cpu1.dcache.writebacks::total            11850                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78903                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78903                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        78903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        78903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        78903                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        78903                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39207                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39207                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39207                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39207                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2789355814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2789355814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2789355814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2789355814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2789355814                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2789355814                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71144.331726                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71144.331726                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71144.331726                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71144.331726                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71144.331726                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71144.331726                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
