INFO [src\cpu.rs] C000  4C F5     JMP A:00 X:00 Y:00 P:24 SP:FD
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:24 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:26 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:26 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:26 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:26 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:26 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:9D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:9D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:9B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:99
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:99
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:97
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:95
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:95
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:93
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:91
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:91
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:8D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:8D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:8B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:89
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:89
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:87
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:85
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:85
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:83
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:81
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:81
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:7D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:7D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:7B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:79
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:79
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:77
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:75
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:75
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:73
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:71
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:71
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:6D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:6D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:6B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:69
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:69
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:67
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:65
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:65
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:63
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:61
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:61
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:5D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:5D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:5B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:59
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:59
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:57
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:55
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:55
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:53
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:51
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:51
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:4D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:4D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:4B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:49
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:49
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:47
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:45
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:45
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:43
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:41
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:41
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:3D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:3D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:3B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:39
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:39
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:37
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:35
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:35
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:33
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:31
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:31
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:2D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:2D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:2B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:29
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:29
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:27
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:25
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:25
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:23
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:21
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:21
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:1D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:1D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:1B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:19
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:19
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:17
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:15
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:15
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:13
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:11
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:11
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0F
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:0D
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:0D
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:0B
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:09
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:09
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:07
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:05
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:05
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:03
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:01
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:01
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:FD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:FD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:FB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:F3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:F1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:F1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:ED
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:ED
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:EB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:E3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:E1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:E1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:DD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:DD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:DB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:D3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:D1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:D1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:CD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:CD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:CB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:C3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:C1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:C1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:BD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:BD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:BB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B5
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B5
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:B3
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:B1
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:B1
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AF
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:AD
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:AD
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:AB
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5F9  86 10     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FB  86 11     STX A:00 X:00 Y:00 P:36 SP:A9
INFO [src\cpu.rs] C5FD  20 2D     JSR A:00 X:00 Y:00 P:36 SP:A9
DEBUG [src\cpu.rs] jsr mode:AddressMode {
    address: 0xc72d,
    data: 0xea,
    byte_length: 0x0,
    cycle_length: 0x4,
}
INFO [src\cpu.rs] 00EA  0 00     BRK A:00 X:00 Y:00 P:36 SP:A7
INFO [src\cpu.rs] C5F5  A2 00     LDX A:00 X:00 Y:00 P:36 SP:A5
INFO [src\cpu.rs] C5F7  86 00     STX A:00 X:00 Y:00 P:36 SP:A5
