<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p69" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_69{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_69{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_69{left:152px;bottom:1065px;letter-spacing:-0.04px;word-spacing:5.26px;}
#t4_69{left:495px;bottom:1065px;letter-spacing:0.03px;}
#t5_69{left:591px;bottom:1065px;}
#t6_69{left:605px;bottom:1065px;letter-spacing:0.1px;}
#t7_69{left:649px;bottom:1065px;letter-spacing:0.11px;word-spacing:5.8px;}
#t8_69{left:696px;bottom:1065px;letter-spacing:-0.05px;}
#t9_69{left:779px;bottom:1065px;}
#ta_69{left:152px;bottom:1046px;letter-spacing:0.04px;word-spacing:3.46px;}
#tb_69{left:152px;bottom:1028px;letter-spacing:-0.04px;word-spacing:2.15px;}
#tc_69{left:152px;bottom:1010px;letter-spacing:-0.05px;word-spacing:3.02px;}
#td_69{left:152px;bottom:992px;letter-spacing:0.02px;word-spacing:2.9px;}
#te_69{left:152px;bottom:973px;letter-spacing:0.12px;word-spacing:1.77px;}
#tf_69{left:206px;bottom:973px;letter-spacing:-0.03px;word-spacing:1.67px;}
#tg_69{left:299px;bottom:973px;letter-spacing:0.07px;word-spacing:1.83px;}
#th_69{left:152px;bottom:955px;letter-spacing:0.04px;word-spacing:1.75px;}
#ti_69{left:177px;bottom:937px;letter-spacing:-0.04px;word-spacing:0.99px;}
#tj_69{left:152px;bottom:919px;letter-spacing:0.02px;word-spacing:1.55px;}
#tk_69{left:152px;bottom:900px;letter-spacing:-0.14px;word-spacing:2.11px;}
#tl_69{left:177px;bottom:882px;letter-spacing:-0.05px;word-spacing:0.52px;}
#tm_69{left:152px;bottom:864px;letter-spacing:-0.01px;word-spacing:1.03px;}
#tn_69{left:152px;bottom:845px;letter-spacing:-0.07px;word-spacing:1.97px;}
#to_69{left:177px;bottom:827px;letter-spacing:-0.05px;word-spacing:1.92px;}
#tp_69{left:152px;bottom:809px;letter-spacing:-0.01px;word-spacing:1.5px;}
#tq_69{left:152px;bottom:791px;letter-spacing:-0.07px;word-spacing:3.46px;}
#tr_69{left:398px;bottom:791px;letter-spacing:-0.07px;word-spacing:3.48px;}
#ts_69{left:152px;bottom:772px;letter-spacing:-0.03px;word-spacing:1.89px;}
#tt_69{left:177px;bottom:754px;letter-spacing:-0.02px;word-spacing:1.66px;}
#tu_69{left:152px;bottom:736px;letter-spacing:-0.02px;word-spacing:2.94px;}
#tv_69{left:716px;bottom:736px;letter-spacing:-0.13px;word-spacing:3.13px;}
#tw_69{left:152px;bottom:718px;letter-spacing:-0.1px;word-spacing:3.95px;}
#tx_69{left:152px;bottom:699px;letter-spacing:0.01px;word-spacing:2.52px;}
#ty_69{left:152px;bottom:681px;letter-spacing:-0.02px;word-spacing:2.76px;}
#tz_69{left:152px;bottom:663px;letter-spacing:-0.08px;word-spacing:1.47px;}
#t10_69{left:152px;bottom:645px;letter-spacing:-0.04px;word-spacing:1.66px;}
#t11_69{left:152px;bottom:626px;letter-spacing:0.01px;word-spacing:1.82px;}
#t12_69{left:177px;bottom:608px;letter-spacing:-0.08px;word-spacing:1.07px;}
#t13_69{left:152px;bottom:590px;letter-spacing:-0.02px;word-spacing:1.41px;}
#t14_69{left:152px;bottom:571px;letter-spacing:-0.01px;word-spacing:2.78px;}
#t15_69{left:152px;bottom:553px;letter-spacing:-0.02px;word-spacing:1.86px;}
#t16_69{left:177px;bottom:535px;letter-spacing:-0.01px;word-spacing:3.19px;}
#t17_69{left:152px;bottom:517px;letter-spacing:-0.06px;word-spacing:1.95px;}
#t18_69{left:110px;bottom:480px;letter-spacing:-0.19px;word-spacing:1.27px;}
#t19_69{left:110px;bottom:459px;letter-spacing:-0.22px;word-spacing:1.56px;}
#t1a_69{left:152px;bottom:415px;letter-spacing:0.01px;word-spacing:1.63px;}
#t1b_69{left:152px;bottom:397px;letter-spacing:-0.01px;word-spacing:1.55px;}
#t1c_69{left:152px;bottom:378px;letter-spacing:-0.08px;word-spacing:1.8px;}
#t1d_69{left:152px;bottom:360px;letter-spacing:-0.04px;word-spacing:0.67px;}
#t1e_69{left:110px;bottom:299px;letter-spacing:0.12px;}
#t1f_69{left:173px;bottom:299px;letter-spacing:0.21px;word-spacing:2.2px;}
#t1g_69{left:110px;bottom:253px;letter-spacing:-0.14px;word-spacing:1.32px;}
#t1h_69{left:110px;bottom:232px;letter-spacing:-0.16px;word-spacing:1.31px;}
#t1i_69{left:110px;bottom:211px;letter-spacing:-0.13px;word-spacing:2.76px;}
#t1j_69{left:681px;bottom:211px;letter-spacing:-0.15px;word-spacing:2.77px;}
#t1k_69{left:110px;bottom:191px;letter-spacing:-0.15px;word-spacing:1.98px;}
#t1l_69{left:110px;bottom:170px;letter-spacing:-0.21px;word-spacing:1.5px;}
#t1m_69{left:110px;bottom:134px;letter-spacing:-0.17px;word-spacing:0.64px;}
#t1n_69{left:110px;bottom:113px;letter-spacing:-0.17px;word-spacing:1.44px;}

.s1_69{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_69{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_69{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_69{font-size:15px;font-family:CMR10_1fw;color:#000;}
.s5_69{font-size:18px;font-family:CMBX12_1fi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts69" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg69Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg69" style="-webkit-user-select: none;"><object width="935" height="1210" data="69/69.svg" type="image/svg+xml" id="pdf69" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_69" class="t s1_69">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_69" class="t s2_69">55 </span>
<span id="t3_69" class="t s3_69">We categorize RISC-V caches into three types: </span><span id="t4_69" class="t s4_69">master-private</span><span id="t5_69" class="t s3_69">, </span><span id="t6_69" class="t s4_69">shared</span><span id="t7_69" class="t s3_69">, and </span><span id="t8_69" class="t s4_69">slave-private</span><span id="t9_69" class="t s3_69">. </span>
<span id="ta_69" class="t s3_69">Master-private caches are attached to a single master agent, i.e., one that issues read/write </span>
<span id="tb_69" class="t s3_69">requests to the memory system. Shared caches are located between masters and slaves and may </span>
<span id="tc_69" class="t s3_69">be hierarchically organized. Slave-private caches do not impact coherence, as they are local to </span>
<span id="td_69" class="t s3_69" data-mappings='[[27,"ff"]]'>a single slave and do not aﬀect other PMAs at a master, so are not considered further here. </span>
<span id="te_69" class="t s3_69">We use </span><span id="tf_69" class="t s4_69">private cache </span><span id="tg_69" class="t s3_69">to mean a master-private cache in the following section, unless explicitly </span>
<span id="th_69" class="t s3_69">stated otherwise. </span>
<span id="ti_69" class="t s3_69">Coherence is straightforward to provide for a shared memory region that is not cached by any </span>
<span id="tj_69" class="t s3_69">agent. The PMA for such a region would simply indicate it should not be cached in a private or </span>
<span id="tk_69" class="t s3_69">shared cache. </span>
<span id="tl_69" class="t s3_69">Coherence is also straightforward for read-only regions, which can be safely cached by multiple </span>
<span id="tm_69" class="t s3_69">agents without requiring a cache-coherence scheme. The PMA for this region would indicate that </span>
<span id="tn_69" class="t s3_69">it can be cached, but that writes are not supported. </span>
<span id="to_69" class="t s3_69">Some read-write regions might only be accessed by a single agent, in which case they can be </span>
<span id="tp_69" class="t s3_69">cached privately by that agent without requiring a coherence scheme. The PMA for such regions </span>
<span id="tq_69" class="t s3_69">would indicate they can be cached. </span><span id="tr_69" class="t s3_69">The data can also be cached in a shared cache, as other </span>
<span id="ts_69" class="t s3_69">agents should not access the region. </span>
<span id="tt_69" class="t s3_69">If an agent can cache a read-write region that is accessible by other agents, whether caching </span>
<span id="tu_69" class="t s3_69">or non-caching, a cache-coherence scheme is required to avoid use of stale values. </span><span id="tv_69" class="t s3_69">In regions </span>
<span id="tw_69" class="t s3_69">lacking hardware cache coherence (hardware-incoherent regions), cache coherence can be im- </span>
<span id="tx_69" class="t s3_69" data-mappings='[[81,"ffi"]]'>plemented entirely in software, but software coherence schemes are notoriously diﬃcult to im- </span>
<span id="ty_69" class="t s3_69">plement correctly and often have severe performance impacts due to the need for conservative </span>
<span id="tz_69" class="t s3_69" data-mappings='[[24,"fl"]]'>software-directed cache-ﬂushing. Hardware cache-coherence schemes require more complex hard- </span>
<span id="t10_69" class="t s3_69">ware and can impact performance due to the cache-coherence probes, but are otherwise invisible </span>
<span id="t11_69" class="t s3_69">to software. </span>
<span id="t12_69" class="t s3_69">For each hardware cache-coherent region, the PMA would indicate that the region is coherent </span>
<span id="t13_69" class="t s3_69">and which hardware coherence controller to use if the system has multiple coherence controllers. </span>
<span id="t14_69" class="t s3_69">For some systems, the coherence controller might be an outer-level shared cache, which might </span>
<span id="t15_69" class="t s3_69">itself access further outer-level cache-coherence controllers hierarchically. </span>
<span id="t16_69" class="t s3_69">Most memory regions within a platform will be coherent to software, because they will be </span>
<span id="t17_69" class="t s3_69" data-mappings='[[0,"fi"]]'>ﬁxed as either uncached, read-only, hardware cache-coherent, or only accessed by one agent. </span>
<span id="t18_69" class="t s2_69" data-mappings='[[79,"fi"]]'>If a PMA indicates non-cacheability, then accesses to that region must be satisﬁed by the memory </span>
<span id="t19_69" class="t s2_69">itself, not by any caches. </span>
<span id="t1a_69" class="t s3_69">For implementations with a cacheability-control mechanism, the situation may arise that a pro- </span>
<span id="t1b_69" class="t s3_69">gram uncacheably accesses a memory location that is currently cache-resident. In this situation, </span>
<span id="t1c_69" class="t s3_69">the cached copy must be ignored. This constraint is necessary to prevent more-privileged modes’ </span>
<span id="t1d_69" class="t s3_69" data-mappings='[[20,"fi"],[31,"ff"]]'>speculative cache reﬁlls from aﬀecting the behavior of less-privileged modes’ uncacheable accesses. </span>
<span id="t1e_69" class="t s5_69">3.6.6 </span><span id="t1f_69" class="t s5_69">Idempotency PMAs </span>
<span id="t1g_69" class="t s2_69">Idempotency PMAs describe whether reads and writes to an address region are idempotent. Main </span>
<span id="t1h_69" class="t s2_69">memory regions are assumed to be idempotent. For I/O regions, idempotency on reads and writes </span>
<span id="t1i_69" class="t s2_69" data-mappings='[[12,"fi"]]'>can be speciﬁed separately (e.g., reads are idempotent but writes are not). </span><span id="t1j_69" class="t s2_69">If accesses are non- </span>
<span id="t1k_69" class="t s2_69" data-mappings='[[47,"ff"]]'>idempotent, i.e., there is potentially a side eﬀect on any read or write access, then speculative or </span>
<span id="t1l_69" class="t s2_69">redundant accesses must be avoided. </span>
<span id="t1m_69" class="t s2_69" data-mappings='[[22,"fi"]]'>For the purposes of deﬁning the idempotency PMAs, changes in observed memory ordering created </span>
<span id="t1n_69" class="t s2_69" data-mappings='[[49,"ff"]]'>by redundant accesses are not considered a side eﬀect. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
