// Seed: 3326081279
module module_0 (
    id_1
);
  input wire id_1;
  function void id_2;
    input [1 : -1] id_3;
    input id_4;
    begin : LABEL_0
      id_4 = id_3[-1];
    end
  endfunction
endmodule
module module_1 #(
    parameter id_1 = 32'd22,
    parameter id_4 = 32'd58
) (
    input wand id_0,
    output wire _id_1,
    input wand id_2,
    input supply0 id_3,
    input wor _id_4,
    output wire id_5,
    input tri id_6,
    input tri1 id_7,
    output supply1 id_8
);
  logic [id_4 : id_1] id_10;
  generate
    assign id_1 = id_10;
  endgenerate
  module_0 modCall_1 (id_10);
  assign modCall_1.id_4 = 0;
endmodule
