;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	JMZ 121, -108
	JMZ 121, -108
	SUB @-23, 4
	SUB 27, @12
	SUB 1, <-1
	CMP 210, @80
	SUB @-23, 4
	JMZ 210, 60
	SLT 121, -108
	SLT #21, -108
	JMN -101, @11
	JMN -101, @11
	JMN -101, @11
	SLT #21, -108
	JMZ 203, @120
	JMZ 203, @120
	SUB @121, 103
	SLT 121, 0
	SUB @121, 103
	SUB -7, <-20
	SUB 230, @80
	SUB @-23, 4
	SUB 230, @80
	SLT #21, -108
	CMP @127, 100
	ADD <-30, 9
	SUB 20, 12
	SUB 20, 12
	SUB 121, 106
	SUB @-23, 4
	SUB @-127, 100
	CMP 121, 106
	ADD <-30, 9
	SUB @0, @4
	JMN -101, @-1
	MOV -1, <-40
	SPL 0, <332
	ADD <-30, 9
	SUB -207, <-120
	SPL 0, <332
	SUB @127, 100
	SUB @121, 103
	SUB @121, 103
	SPL 0, <332
	SUB 121, 106
	SLT <300, 90
	MOV -1, <-40
