# Tiny Tapeout project information
project:
  title:        "Digital Temperature Monitor"      # Project title
  author:       "Priyansu Sahoo and Saroj Rout"   # Your Name   
  discord:      "sroutk"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This projects reads 8-bit temperature data using SPI from a LM70 sensor."  # One line description
  language:     "Verilog"   # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000       # 10kHz

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_silicon_tinytapeout_lm07"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Ext/Int"
  ui[1]: "Int-LSB"
  ui[2]: "Ext-CorF"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs 7-segmment display
  uo[0]: "7seg-A"
  uo[1]: "7seg-B"
  uo[2]: "7seg-C"
  uo[3]: "7seg-D"
  uo[4]: "7seg-E"
  uo[5]: "7seg-F"
  uo[6]: "7seg-G"
  uo[7]: "7seg-DP"

  # Bidirectional pins
  uio[0]: "CS (O)"
  uio[1]: "SCK (O)"
  uio[2]: "SIO (I)"
  uio[3]: "7seg-sel0 (O)"
  uio[4]: "7seg-sel1 (O)"
  uio[5]: "7seg-sel2 (O)"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
