/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:04 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_XMEMIF_H__
#define BCHP_XPT_XMEMIF_H__

/***************************************************************************
 *XPT_XMEMIF - XPT XMEMIF Control Registers
 ***************************************************************************/
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_TUNER   0x02200500 /* [RW][32] SCB Write Client Block Out Control for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_CARD    0x02200504 /* [RW][32] SCB Write Client Block Out Control for XCBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_CDB       0x02200508 /* [RW][32] SCB Write Client Block Out Control for RAVE CDB */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_ITB       0x0220050c /* [RW][32] SCB Write Client Block Out Control for RAVE ITB */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_MSG            0x02200510 /* [RW][32] SCB Write Client Block Out Control for MESSAGE */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_XPT     0x02200518 /* [RW][32] SCB Read Client Block Out Control for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_CARD    0x0220051c /* [RW][32] SCB Read Client Block Out Control for RSBUFF MPOD */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_PSUB           0x02200520 /* [RW][32] SCB Read Client Block Out Control for PSUB */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DESC     0x02200524 /* [RW][32] SCB Read Client Block Out Control for MCPB0 Descriptor */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DATA     0x02200528 /* [RW][32] SCB Read Client Block Out Control for MCPB0 Data */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_SPARE2         0x02200530 /* [RW][32] SCB Read Client Block Out Control for Spare2 */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL      0x02200550 /* [RW][32] SCB Write Client Arbiter select Control */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL      0x02200554 /* [RW][32] SCB Read Client Arbiter select Control */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL        0x02200558 /* [RW][32] SCB Write Client Write Reply Control */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE          0x0220055c /* [RW][32] SCB Write Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE          0x02200560 /* [RW][32] SCB Read Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG          0x02200564 /* [RW][32] Interrupt Status Register */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN       0x02200568 /* [RW][32] Interrupt Status Enable Register */
#define BCHP_XPT_XMEMIF_WR_DEBUG                 0x0220056c /* [RW][32] Debug and Test register for XMEMIF write */
#define BCHP_XPT_XMEMIF_RD_DEBUG0                0x02200570 /* [RW][32] Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_RD_DEBUG1                0x02200574 /* [RW][32] Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS     0x02200578 /* [RO][32] Ready Accept Status On the Wr XMEM interface */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2 0x0220057c /* [RO][32] Ready Accept Status On the RD XMEM interface for CL0_2 */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM 0x02200580 /* [RO][32] Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC 0x02200584 /* [RO][32] Ready Accept Status On the RD XMEM interface for Playback xmem to LC */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL          0x0220058c /* [RO][32] DRAM Secured Address Range1-7 status */
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_LO     0x02200590 /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_HI     0x02200594 /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_LO       0x02200598 /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_HI       0x0220059c /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_LO     0x022005a0 /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_HI     0x022005a4 /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_LO       0x022005a8 /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_HI       0x022005ac /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_LO     0x022005b0 /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_HI     0x022005b4 /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_LO       0x022005b8 /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_HI       0x022005bc /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_LO     0x022005c0 /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_HI     0x022005c4 /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_LO       0x022005c8 /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_HI       0x022005cc /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_LO     0x022005d0 /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_HI     0x022005d4 /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_LO       0x022005d8 /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_HI       0x022005dc /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_LO     0x022005e0 /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_HI     0x022005e4 /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_LO       0x022005e8 /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_HI       0x022005ec /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_LO     0x022005f0 /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_HI     0x022005f4 /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_LO       0x022005f8 /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_HI       0x022005fc /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */

/***************************************************************************
 *SCB_WR_BO_RSBUFF_TUNER - SCB Write Client Block Out Control for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_BO_RSBUFF_TUNER :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_TUNER_reserved0_MASK      0xff000000
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_TUNER_reserved0_SHIFT     24

/* XPT_XMEMIF :: SCB_WR_BO_RSBUFF_TUNER :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_TUNER_BO_COUNT_MASK       0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_TUNER_BO_COUNT_SHIFT      0
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_TUNER_BO_COUNT_DEFAULT    0x00000000

/***************************************************************************
 *SCB_WR_BO_RSBUFF_CARD - SCB Write Client Block Out Control for XCBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_BO_RSBUFF_CARD :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_CARD_reserved0_MASK       0xff000000
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_CARD_reserved0_SHIFT      24

/* XPT_XMEMIF :: SCB_WR_BO_RSBUFF_CARD :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_CARD_BO_COUNT_MASK        0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_CARD_BO_COUNT_SHIFT       0
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RSBUFF_CARD_BO_COUNT_DEFAULT     0x00000000

/***************************************************************************
 *SCB_WR_BO_RAVE_CDB - SCB Write Client Block Out Control for RAVE CDB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_BO_RAVE_CDB :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_CDB_reserved0_MASK          0xff000000
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_CDB_reserved0_SHIFT         24

/* XPT_XMEMIF :: SCB_WR_BO_RAVE_CDB :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_CDB_BO_COUNT_MASK           0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_CDB_BO_COUNT_SHIFT          0
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_CDB_BO_COUNT_DEFAULT        0x00000000

/***************************************************************************
 *SCB_WR_BO_RAVE_ITB - SCB Write Client Block Out Control for RAVE ITB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_BO_RAVE_ITB :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_ITB_reserved0_MASK          0xff000000
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_ITB_reserved0_SHIFT         24

/* XPT_XMEMIF :: SCB_WR_BO_RAVE_ITB :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_ITB_BO_COUNT_MASK           0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_ITB_BO_COUNT_SHIFT          0
#define BCHP_XPT_XMEMIF_SCB_WR_BO_RAVE_ITB_BO_COUNT_DEFAULT        0x00000000

/***************************************************************************
 *SCB_WR_BO_MSG - SCB Write Client Block Out Control for MESSAGE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_BO_MSG :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_MSG_reserved0_MASK               0xff000000
#define BCHP_XPT_XMEMIF_SCB_WR_BO_MSG_reserved0_SHIFT              24

/* XPT_XMEMIF :: SCB_WR_BO_MSG :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_BO_MSG_BO_COUNT_MASK                0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_WR_BO_MSG_BO_COUNT_SHIFT               0
#define BCHP_XPT_XMEMIF_SCB_WR_BO_MSG_BO_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *SCB_RD_BO_RSBUFF_XPT - SCB Read Client Block Out Control for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_BO_RSBUFF_XPT :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_XPT_reserved0_MASK        0xff000000
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_XPT_reserved0_SHIFT       24

/* XPT_XMEMIF :: SCB_RD_BO_RSBUFF_XPT :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_XPT_BO_COUNT_MASK         0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_XPT_BO_COUNT_SHIFT        0
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_XPT_BO_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *SCB_RD_BO_RSBUFF_CARD - SCB Read Client Block Out Control for RSBUFF MPOD
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_BO_RSBUFF_CARD :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_CARD_reserved0_MASK       0xff000000
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_CARD_reserved0_SHIFT      24

/* XPT_XMEMIF :: SCB_RD_BO_RSBUFF_CARD :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_CARD_BO_COUNT_MASK        0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_CARD_BO_COUNT_SHIFT       0
#define BCHP_XPT_XMEMIF_SCB_RD_BO_RSBUFF_CARD_BO_COUNT_DEFAULT     0x00000000

/***************************************************************************
 *SCB_RD_BO_PSUB - SCB Read Client Block Out Control for PSUB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_BO_PSUB :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_PSUB_reserved0_MASK              0xff000000
#define BCHP_XPT_XMEMIF_SCB_RD_BO_PSUB_reserved0_SHIFT             24

/* XPT_XMEMIF :: SCB_RD_BO_PSUB :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_PSUB_BO_COUNT_MASK               0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_RD_BO_PSUB_BO_COUNT_SHIFT              0
#define BCHP_XPT_XMEMIF_SCB_RD_BO_PSUB_BO_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *SCB_RD_BO_MCPB0_DESC - SCB Read Client Block Out Control for MCPB0 Descriptor
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_BO_MCPB0_DESC :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DESC_reserved0_MASK        0xff000000
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DESC_reserved0_SHIFT       24

/* XPT_XMEMIF :: SCB_RD_BO_MCPB0_DESC :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DESC_BO_COUNT_MASK         0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DESC_BO_COUNT_SHIFT        0
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DESC_BO_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *SCB_RD_BO_MCPB0_DATA - SCB Read Client Block Out Control for MCPB0 Data
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_BO_MCPB0_DATA :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DATA_reserved0_MASK        0xff000000
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DATA_reserved0_SHIFT       24

/* XPT_XMEMIF :: SCB_RD_BO_MCPB0_DATA :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DATA_BO_COUNT_MASK         0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DATA_BO_COUNT_SHIFT        0
#define BCHP_XPT_XMEMIF_SCB_RD_BO_MCPB0_DATA_BO_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *SCB_RD_BO_SPARE2 - SCB Read Client Block Out Control for Spare2
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_BO_SPARE2 :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_SPARE2_reserved0_MASK            0xff000000
#define BCHP_XPT_XMEMIF_SCB_RD_BO_SPARE2_reserved0_SHIFT           24

/* XPT_XMEMIF :: SCB_RD_BO_SPARE2 :: BO_COUNT [23:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_BO_SPARE2_BO_COUNT_MASK             0x00ffffff
#define BCHP_XPT_XMEMIF_SCB_RD_BO_SPARE2_BO_COUNT_SHIFT            0
#define BCHP_XPT_XMEMIF_SCB_RD_BO_SPARE2_BO_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *SCB_WR_ARB_SEL_CTRL - SCB Write Client Arbiter select Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: reserved0 [31:19] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved0_MASK         0xfff80000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved0_SHIFT        19

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: SCB_WR_CLIENT_SEL_MSG [18:16] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_MSG_MASK 0x00070000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_MSG_SHIFT 16
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_MSG_DEFAULT 0x00000003

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: reserved1 [15:15] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved1_MASK         0x00008000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved1_SHIFT        15

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: SCB_WR_CLIENT_SEL_RAVE_ITB [14:12] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RAVE_ITB_MASK 0x00007000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RAVE_ITB_SHIFT 12
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RAVE_ITB_DEFAULT 0x00000003

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: reserved2 [11:11] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved2_MASK         0x00000800
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved2_SHIFT        11

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: SCB_WR_CLIENT_SEL_RAVE_CDB [10:08] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RAVE_CDB_MASK 0x00000700
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RAVE_CDB_SHIFT 8
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RAVE_CDB_DEFAULT 0x00000001

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: reserved3 [07:07] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved3_MASK         0x00000080
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved3_SHIFT        7

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: SCB_WR_CLIENT_SEL_RSBUFF_CARD [06:04] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RSBUFF_CARD_MASK 0x00000070
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RSBUFF_CARD_SHIFT 4
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RSBUFF_CARD_DEFAULT 0x00000002

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: reserved4 [03:03] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved4_MASK         0x00000008
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_reserved4_SHIFT        3

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_CTRL :: SCB_WR_CLIENT_SEL_RSBUFF_TUNER [02:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RSBUFF_TUNER_MASK 0x00000007
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RSBUFF_TUNER_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_CTRL_SCB_WR_CLIENT_SEL_RSBUFF_TUNER_DEFAULT 0x00000000

/***************************************************************************
 *SCB_RD_ARB_SEL_CTRL - SCB Read Client Arbiter select Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: reserved0 [31:14] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_reserved0_MASK         0xffffc000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_reserved0_SHIFT        14

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: SCB_RD_CLIENT_SEL_SPARE2 [13:12] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_SPARE2_MASK 0x00003000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_SPARE2_SHIFT 12
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_SPARE2_DEFAULT 0x00000002

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: reserved1 [11:10] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_reserved1_MASK         0x00000c00
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_reserved1_SHIFT        10

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: SCB_RD_CLIENT_SEL_MCPB0_DATA [09:08] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_MCPB0_DATA_MASK 0x00000300
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_MCPB0_DATA_SHIFT 8
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_MCPB0_DATA_DEFAULT 0x00000002

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: SCB_RD_CLIENT_SEL_MCPB0_DESC [07:06] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_MCPB0_DESC_MASK 0x000000c0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_MCPB0_DESC_SHIFT 6
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_MCPB0_DESC_DEFAULT 0x00000002

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: SCB_RD_CLIENT_SEL_PSUB [05:04] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_PSUB_MASK 0x00000030
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_PSUB_SHIFT 4
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_PSUB_DEFAULT 0x00000002

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: SCB_RD_CLIENT_SEL_RSBUFF_CARD [03:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_RSBUFF_CARD_MASK 0x0000000c
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_RSBUFF_CARD_SHIFT 2
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_RSBUFF_CARD_DEFAULT 0x00000001

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_CTRL :: SCB_RD_CLIENT_SEL_RSBUFF_XPT [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_RSBUFF_XPT_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_RSBUFF_XPT_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_CTRL_SCB_RD_CLIENT_SEL_RSBUFF_XPT_DEFAULT 0x00000000

/***************************************************************************
 *SCB_WR_REPLY_CTRL - SCB Write Client Write Reply Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: reserved0 [31:20] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_reserved0_MASK           0xfff00000
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_reserved0_SHIFT          20

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB2_WR_3_WR_REPLY_EN [19:19] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_3_WR_REPLY_EN_MASK 0x00080000
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_3_WR_REPLY_EN_SHIFT 19
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_3_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB2_WR_2_WR_REPLY_EN [18:18] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_2_WR_REPLY_EN_MASK 0x00040000
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_2_WR_REPLY_EN_SHIFT 18
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_2_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB2_WR_1_WR_REPLY_EN [17:17] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_1_WR_REPLY_EN_MASK 0x00020000
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_1_WR_REPLY_EN_SHIFT 17
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_1_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB2_WR_0_WR_REPLY_EN [16:16] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_0_WR_REPLY_EN_MASK 0x00010000
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_0_WR_REPLY_EN_SHIFT 16
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB2_WR_0_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: reserved1 [15:12] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_reserved1_MASK           0x0000f000
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_reserved1_SHIFT          12

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB1_WR_3_WR_REPLY_EN [11:11] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_3_WR_REPLY_EN_MASK 0x00000800
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_3_WR_REPLY_EN_SHIFT 11
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_3_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB1_WR_2_WR_REPLY_EN [10:10] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_2_WR_REPLY_EN_MASK 0x00000400
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_2_WR_REPLY_EN_SHIFT 10
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_2_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB1_WR_1_WR_REPLY_EN [09:09] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_1_WR_REPLY_EN_MASK 0x00000200
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_1_WR_REPLY_EN_SHIFT 9
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_1_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB1_WR_0_WR_REPLY_EN [08:08] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_0_WR_REPLY_EN_MASK 0x00000100
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_0_WR_REPLY_EN_SHIFT 8
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB1_WR_0_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: reserved2 [07:04] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_reserved2_MASK           0x000000f0
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_reserved2_SHIFT          4

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB0_WR_3_WR_REPLY_EN [03:03] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_3_WR_REPLY_EN_MASK 0x00000008
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_3_WR_REPLY_EN_SHIFT 3
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_3_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB0_WR_2_WR_REPLY_EN [02:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_2_WR_REPLY_EN_MASK 0x00000004
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_2_WR_REPLY_EN_SHIFT 2
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_2_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB0_WR_1_WR_REPLY_EN [01:01] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_1_WR_REPLY_EN_MASK 0x00000002
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_1_WR_REPLY_EN_SHIFT 1
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_1_WR_REPLY_EN_DEFAULT 0x00000000

/* XPT_XMEMIF :: SCB_WR_REPLY_CTRL :: SCB0_WR_0_WR_REPLY_EN [00:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_0_WR_REPLY_EN_MASK 0x00000001
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_0_WR_REPLY_EN_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_REPLY_CTRL_SCB0_WR_0_WR_REPLY_EN_DEFAULT 0x00000000

/***************************************************************************
 *SCB_WR_ARB_MODE - SCB Write Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved0 [31:26] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_MASK             0xfc000000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_SHIFT            26

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_3_ARB_MODE [25:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_MASK     0x03000000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_SHIFT    24
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved1 [23:18] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_MASK             0x00fc0000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_SHIFT            18

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_SHIFT    16
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved2 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_SHIFT            10

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_SHIFT    8
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved3 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved3_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved3_SHIFT            2

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_SHIFT    0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_DEFAULT  0x00000000

/***************************************************************************
 *SCB_RD_ARB_MODE - SCB Read Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved0 [31:26] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_MASK             0xfc000000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_SHIFT            26

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_3_ARB_MODE [25:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_MASK     0x03000000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_SHIFT    24
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved1 [23:18] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_MASK             0x00fc0000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_SHIFT            18

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_SHIFT    16
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved2 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_SHIFT            10

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_SHIFT    8
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved3 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved3_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved3_SHIFT            2

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_SHIFT    0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_DEFAULT  0x00000000

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_MASK             0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_SHIFT            2

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_WRITE_ERROR [01:01] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_MASK    0x00000002
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_SHIFT   1
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_DEFAULT 0x00000000

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_READ_ERROR [00:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_MASK     0x00000001
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_SHIFT    0
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_DEFAULT  0x00000000

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_SHIFT         2

/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [01:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK 0x00000003
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT 0
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_DEFAULT 0x00000000

/***************************************************************************
 *WR_DEBUG - Debug and Test register for XMEMIF write
 ***************************************************************************/
/* XPT_XMEMIF :: WR_DEBUG :: reserved0 [31:22] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_MASK                    0xffc00000
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_SHIFT                   22

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_DATA_RDY [21:16] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_MASK             0x003f0000
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_SHIFT            16
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_DEFAULT          0x00000000

/* XPT_XMEMIF :: WR_DEBUG :: reserved1 [15:06] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_MASK                    0x0000ffc0
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_SHIFT                   6

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_ERROR [05:00] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_MASK                0x0000003f
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_SHIFT               0
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_DEFAULT             0x00000000

/***************************************************************************
 *RD_DEBUG0 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG0 :: reserved0 [31:07] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_reserved0_MASK                   0xffffff80
#define BCHP_XPT_XMEMIF_RD_DEBUG0_reserved0_SHIFT                  7

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR6 [06:06] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_MASK              0x00000040
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_SHIFT             6
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR5 [05:05] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_MASK              0x00000020
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_SHIFT             5
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR4 [04:04] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_MASK              0x00000010
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_SHIFT             4
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR3 [03:03] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_MASK              0x00000008
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_SHIFT             3
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR2 [02:02] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_MASK              0x00000004
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_SHIFT             2
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR1 [01:01] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_MASK              0x00000002
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_SHIFT             1
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR0 [00:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_MASK              0x00000001
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_SHIFT             0
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_DEFAULT           0x00000000

/***************************************************************************
 *RD_DEBUG1 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG1 :: reserved0 [31:07] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_reserved0_MASK                   0xffffff80
#define BCHP_XPT_XMEMIF_RD_DEBUG1_reserved0_SHIFT                  7

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY6 [06:06] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_MASK           0x00000040
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_SHIFT          6
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY5 [05:05] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_MASK           0x00000020
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_SHIFT          5
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY4 [04:04] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_MASK           0x00000010
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_SHIFT          4
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY3 [03:03] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_MASK           0x00000008
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_SHIFT          3
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY2 [02:02] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_MASK           0x00000004
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_SHIFT          2
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY1 [01:01] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_MASK           0x00000002
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_SHIFT          1
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY0 [00:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_MASK           0x00000001
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_SHIFT          0
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_DEFAULT        0x00000000

/***************************************************************************
 *WR_RDY_ACCEPT_STATUS - Ready Accept Status On the Wr XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved0 [31:24] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_MASK        0xff000000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_SHIFT       24

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL0 [23:23] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_MASK       0x00800000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_SHIFT      23

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL1 [22:22] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_MASK       0x00400000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_SHIFT      22

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL2 [21:21] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_MASK       0x00200000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_SHIFT      21

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL3 [20:20] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_MASK       0x00100000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_SHIFT      20

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL4 [19:19] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_MASK       0x00080000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_SHIFT      19

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL5 [18:18] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL5_MASK       0x00040000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL5_SHIFT      18

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL0 [17:17] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_MASK      0x00020000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_SHIFT     17

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL1 [16:16] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_MASK      0x00010000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_SHIFT     16

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL2 [15:15] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_MASK      0x00008000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_SHIFT     15

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL3 [14:14] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_MASK      0x00004000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_SHIFT     14

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL4 [13:13] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_MASK      0x00002000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_SHIFT     13

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL5 [12:12] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL5_MASK      0x00001000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL5_SHIFT     12

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL0 [11:11] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_MASK   0x00000800
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_SHIFT  11

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL1 [10:10] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_MASK   0x00000400
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_SHIFT  10

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL2 [09:09] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_MASK   0x00000200
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_SHIFT  9

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL3 [08:08] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_MASK   0x00000100
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_SHIFT  8

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL4 [07:07] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_MASK   0x00000080
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_SHIFT  7

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL5 [06:06] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL5_MASK   0x00000040
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL5_SHIFT  6

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL0 [05:05] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_MASK  0x00000020
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_SHIFT 5

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL1 [04:04] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_MASK  0x00000010
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_SHIFT 4

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL2 [03:03] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_MASK  0x00000008
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_SHIFT 3

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL3 [02:02] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_MASK  0x00000004
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_SHIFT 2

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL4 [01:01] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_MASK  0x00000002
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_SHIFT 1

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL5 [00:00] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL5_MASK  0x00000001
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL5_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_STATUS_CL0_2 - Ready Accept Status On the RD XMEM interface for CL0_2
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: reserved0 [31:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved0_MASK  0xf0000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved0_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: RDY_RD_CL0 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_CL0_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_CL0_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: RDY_RD_CL1 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_CL1_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_CL1_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: RDY_RD_CL2 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_CL2_MASK 0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_CL2_SHIFT 25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: reserved1 [24:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved1_MASK  0x01e00000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved1_SHIFT 21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: ACPT_RD_CL0 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_CL0_MASK 0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_CL0_SHIFT 20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: ACPT_RD_CL1 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_CL1_MASK 0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_CL1_SHIFT 19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: ACPT_RD_CL2 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_CL2_MASK 0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_CL2_SHIFT 18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: reserved2 [17:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved2_MASK  0x0003c000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved2_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: RDY_RD_ACK_CL0 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_ACK_CL0_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_ACK_CL0_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: RDY_RD_ACK_CL1 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_ACK_CL1_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_ACK_CL1_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: RDY_RD_ACK_CL2 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_ACK_CL2_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_RDY_RD_ACK_CL2_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: reserved3 [10:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved3_MASK  0x00000780
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved3_SHIFT 7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: ACPT_RD_ACK_CL0 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_ACK_CL0_MASK 0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_ACK_CL0_SHIFT 6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: ACPT_RD_ACK_CL1 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_ACK_CL1_MASK 0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_ACK_CL1_SHIFT 5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: ACPT_RD_ACK_CL2 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_ACK_CL2_MASK 0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_ACPT_RD_ACK_CL2_SHIFT 4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_2 :: reserved4 [03:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved4_MASK  0x0000000f
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_2_reserved4_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_LCTOXMEM - Ready Accept Status on the RD XMEM interface for Playback LC to xmem
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL3 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL3_MASK  0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL3_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL4 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL4_MASK  0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL4_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved0 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved0_MASK   0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved0_SHIFT  29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL5 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL5_MASK  0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL5_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL6 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_MASK  0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved1 [26:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved1_MASK   0x07ff0000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved1_SHIFT  16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL3 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL3_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL3_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL4 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL4_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL4_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved2 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved2_MASK   0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved2_SHIFT  13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL5 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL5_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL5_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL6 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved3 [10:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved3_MASK   0x000007ff
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved3_SHIFT  0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_XMEMTOLC - Ready Accept Status On the RD XMEM interface for Playback xmem to LC
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL3 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL3_MASK 0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL3_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL4 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL4_MASK 0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL4_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved0 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved0_MASK   0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved0_SHIFT  29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL5 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL5_MASK 0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL5_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL6 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved1 [26:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved1_MASK   0x07ff0000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved1_SHIFT  16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL3 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL3_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL3_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL4 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL4_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL4_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved2 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved2_MASK   0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved2_SHIFT  13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL5 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL5_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL5_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL6 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved3 [10:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved3_MASK   0x000007ff
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved3_SHIFT  0

/***************************************************************************
 *SEC_REGION_CTRL - DRAM Secured Address Range1-7 status
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_CTRL :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_reserved0_MASK             0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_reserved0_SHIFT            8

/* XPT_XMEMIF :: SEC_REGION_CTRL :: REGION7_EN [07:07] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION7_EN_MASK            0x00000080
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION7_EN_SHIFT           7
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION7_EN_DEFAULT         0x00000000

/* XPT_XMEMIF :: SEC_REGION_CTRL :: REGION6_EN [06:06] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION6_EN_MASK            0x00000040
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION6_EN_SHIFT           6
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION6_EN_DEFAULT         0x00000000

/* XPT_XMEMIF :: SEC_REGION_CTRL :: REGION5_EN [05:05] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION5_EN_MASK            0x00000020
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION5_EN_SHIFT           5
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION5_EN_DEFAULT         0x00000000

/* XPT_XMEMIF :: SEC_REGION_CTRL :: REGION4_EN [04:04] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION4_EN_MASK            0x00000010
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION4_EN_SHIFT           4
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION4_EN_DEFAULT         0x00000000

/* XPT_XMEMIF :: SEC_REGION_CTRL :: REGION3_EN [03:03] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION3_EN_MASK            0x00000008
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION3_EN_SHIFT           3
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION3_EN_DEFAULT         0x00000000

/* XPT_XMEMIF :: SEC_REGION_CTRL :: REGION2_EN [02:02] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION2_EN_MASK            0x00000004
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION2_EN_SHIFT           2
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION2_EN_DEFAULT         0x00000000

/* XPT_XMEMIF :: SEC_REGION_CTRL :: REGION1_EN [01:01] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION1_EN_MASK            0x00000002
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION1_EN_SHIFT           1
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_REGION1_EN_DEFAULT         0x00000000

/* XPT_XMEMIF :: SEC_REGION_CTRL :: reserved1 [00:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_reserved1_MASK             0x00000001
#define BCHP_XPT_XMEMIF_SEC_REGION_CTRL_reserved1_SHIFT            0

/***************************************************************************
 *SEC_REGION1_START_LO - DRAM Secured Address Range1 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION1_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION1_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_LO_reserved0_MASK        0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_LO_reserved0_SHIFT       0

/***************************************************************************
 *SEC_REGION1_START_HI - DRAM Secured Address Range1 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION1_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_HI_reserved0_MASK        0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_HI_reserved0_SHIFT       8

/* XPT_XMEMIF :: SEC_REGION1_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION1_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION1_END_LO - DRAM Secured Address Range1 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION1_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_LO_SEC_REGION_END_LO_MASK  0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION1_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_LO_reserved0_MASK          0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_LO_reserved0_SHIFT         0

/***************************************************************************
 *SEC_REGION1_END_HI - DRAM Secured Address Range1 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION1_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_HI_reserved0_MASK          0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_HI_reserved0_SHIFT         8

/* XPT_XMEMIF :: SEC_REGION1_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_HI_SEC_REGION_END_HI_MASK  0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION1_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION2_START_LO - DRAM Secured Address Range2 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION2_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION2_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_LO_reserved0_MASK        0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_LO_reserved0_SHIFT       0

/***************************************************************************
 *SEC_REGION2_START_HI - DRAM Secured Address Range2 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION2_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_HI_reserved0_MASK        0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_HI_reserved0_SHIFT       8

/* XPT_XMEMIF :: SEC_REGION2_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION2_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION2_END_LO - DRAM Secured Address Range2 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION2_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_LO_SEC_REGION_END_LO_MASK  0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION2_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_LO_reserved0_MASK          0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_LO_reserved0_SHIFT         0

/***************************************************************************
 *SEC_REGION2_END_HI - DRAM Secured Address Range2 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION2_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_HI_reserved0_MASK          0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_HI_reserved0_SHIFT         8

/* XPT_XMEMIF :: SEC_REGION2_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_HI_SEC_REGION_END_HI_MASK  0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION2_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION3_START_LO - DRAM Secured Address Range3 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION3_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION3_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_LO_reserved0_MASK        0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_LO_reserved0_SHIFT       0

/***************************************************************************
 *SEC_REGION3_START_HI - DRAM Secured Address Range3 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION3_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_HI_reserved0_MASK        0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_HI_reserved0_SHIFT       8

/* XPT_XMEMIF :: SEC_REGION3_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION3_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION3_END_LO - DRAM Secured Address Range3 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION3_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_LO_SEC_REGION_END_LO_MASK  0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION3_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_LO_reserved0_MASK          0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_LO_reserved0_SHIFT         0

/***************************************************************************
 *SEC_REGION3_END_HI - DRAM Secured Address Range3 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION3_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_HI_reserved0_MASK          0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_HI_reserved0_SHIFT         8

/* XPT_XMEMIF :: SEC_REGION3_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_HI_SEC_REGION_END_HI_MASK  0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION3_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION4_START_LO - DRAM Secured Address Range4 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION4_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION4_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_LO_reserved0_MASK        0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_LO_reserved0_SHIFT       0

/***************************************************************************
 *SEC_REGION4_START_HI - DRAM Secured Address Range4 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION4_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_HI_reserved0_MASK        0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_HI_reserved0_SHIFT       8

/* XPT_XMEMIF :: SEC_REGION4_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION4_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION4_END_LO - DRAM Secured Address Range4 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION4_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_LO_SEC_REGION_END_LO_MASK  0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION4_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_LO_reserved0_MASK          0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_LO_reserved0_SHIFT         0

/***************************************************************************
 *SEC_REGION4_END_HI - DRAM Secured Address Range4 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION4_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_HI_reserved0_MASK          0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_HI_reserved0_SHIFT         8

/* XPT_XMEMIF :: SEC_REGION4_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_HI_SEC_REGION_END_HI_MASK  0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION4_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION5_START_LO - DRAM Secured Address Range5 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION5_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION5_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_LO_reserved0_MASK        0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_LO_reserved0_SHIFT       0

/***************************************************************************
 *SEC_REGION5_START_HI - DRAM Secured Address Range5 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION5_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_HI_reserved0_MASK        0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_HI_reserved0_SHIFT       8

/* XPT_XMEMIF :: SEC_REGION5_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION5_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION5_END_LO - DRAM Secured Address Range5 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION5_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_LO_SEC_REGION_END_LO_MASK  0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION5_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_LO_reserved0_MASK          0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_LO_reserved0_SHIFT         0

/***************************************************************************
 *SEC_REGION5_END_HI - DRAM Secured Address Range5 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION5_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_HI_reserved0_MASK          0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_HI_reserved0_SHIFT         8

/* XPT_XMEMIF :: SEC_REGION5_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_HI_SEC_REGION_END_HI_MASK  0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION5_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION6_START_LO - DRAM Secured Address Range6 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION6_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION6_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_LO_reserved0_MASK        0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_LO_reserved0_SHIFT       0

/***************************************************************************
 *SEC_REGION6_START_HI - DRAM Secured Address Range6 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION6_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_HI_reserved0_MASK        0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_HI_reserved0_SHIFT       8

/* XPT_XMEMIF :: SEC_REGION6_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION6_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION6_END_LO - DRAM Secured Address Range6 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION6_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_LO_SEC_REGION_END_LO_MASK  0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION6_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_LO_reserved0_MASK          0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_LO_reserved0_SHIFT         0

/***************************************************************************
 *SEC_REGION6_END_HI - DRAM Secured Address Range6 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION6_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_HI_reserved0_MASK          0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_HI_reserved0_SHIFT         8

/* XPT_XMEMIF :: SEC_REGION6_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_HI_SEC_REGION_END_HI_MASK  0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION6_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION7_START_LO - DRAM Secured Address Range7 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION7_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION7_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_LO_reserved0_MASK        0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_LO_reserved0_SHIFT       0

/***************************************************************************
 *SEC_REGION7_START_HI - DRAM Secured Address Range7 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION7_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_HI_reserved0_MASK        0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_HI_reserved0_SHIFT       8

/* XPT_XMEMIF :: SEC_REGION7_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION7_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION7_END_LO - DRAM Secured Address Range7 Start (LSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION7_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_LO_SEC_REGION_END_LO_MASK  0xfffffc00
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_XMEMIF :: SEC_REGION7_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_LO_reserved0_MASK          0x000003ff
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_LO_reserved0_SHIFT         0

/***************************************************************************
 *SEC_REGION7_END_HI - DRAM Secured Address Range7 Start (MSbs)
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION7_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_HI_reserved0_MASK          0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_HI_reserved0_SHIFT         8

/* XPT_XMEMIF :: SEC_REGION7_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_HI_SEC_REGION_END_HI_MASK  0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION7_END_HI_SEC_REGION_END_HI_SHIFT 0

#endif /* #ifndef BCHP_XPT_XMEMIF_H__ */

/* End of File */
