#use-added-syntax(jitx, tests)
defpackage jsl/tests/bundles:
  import core
  import jitx
  import jitx/commands

  import jsl/bundles
  import jsl/errors
  import jsl/pin-assignment

deftest(bundles) test-general-bundles:

  pcb-module test-general:
    port A : diff-pair
    port B : power
    port C : gpio
    port D : timer
    port E : adc
    port F : dac
    port G : reset

    ; check check-bundles(self.A, diff-pair)
    check-bundle(diff-pair, A)
    check-bundle(power, B)
    check-bundle(gpio, C)
    check-bundle(timer, D)
    check-bundle(adc, E)
    check-bundle(dac, F)
    check-bundle(reset, G)

  set-main-module(test-general)

deftest(bundles) test-debug-bundles:
  pcb-module test-debug:
    port A : jtag
    port B : swd(SWD-SWO)

    check-bundle(jtag, A)
    check-bundle(swd(SWD-SWO), B)

  set-main-module(test-debug)

deftest(bundles) test-comms-bundles:

  pcb-module test-comms:
    port A : i2c
    port B : can-phy

    port C1 : std-spi()
    port C2 : spi-with-cs()
    port C3 : quad-spi()

    port D1: minimal-uart()
    val uart-b = uart(UART-TX, UART-RX, UART-CTS, UART-RTS)
    port D2: uart-b

    check-bundle(i2c, A)
    check-bundle(can-phy, B)
    check-bundle(std-spi(), C1)
    check-bundle(spi-with-cs(), C2)
    check-bundle(quad-spi(), C3)
    check-bundle(minimal-uart(), D1)
    check-bundle(uart-b, D2)

  set-main-module(test-comms)


