// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Tue Jul 19 00:20:33 2022
// Host        : Stu19 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               F:/cpu/thinpad_top.sim/sim_1/impl/timing/xsim/tb_time_impl.v
// Design      : thinpad_top
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a200tfbg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD750
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD751
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD752
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD753
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD754
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD755
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD756
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD757
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD758
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD759
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD760
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD761
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD762
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD763
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD764
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD765
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD766
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD767
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD768
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD769
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD770
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD771
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD772
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD773
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD774
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD775
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD776
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD777
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD778
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD779
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD780
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD781
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD782
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD783
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD784
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD785
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD786
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD787
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD788
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD789
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD790
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD791
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module async_transmitter
   (txd_OBUF,
    Q,
    ext_uart_start,
    \TxD_shift_reg[7]_0 ,
    clk_50M);
  output txd_OBUF;
  output [0:0]Q;
  input ext_uart_start;
  input [7:0]\TxD_shift_reg[7]_0 ;
  input clk_50M;

  wire \FSM_onehot_TxD_state[10]_i_1_n_2 ;
  wire \FSM_onehot_TxD_state[10]_i_2_n_2 ;
  wire \FSM_onehot_TxD_state_reg_n_2_[10] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[1] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[2] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[3] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[4] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[5] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[6] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[7] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[8] ;
  wire \FSM_onehot_TxD_state_reg_n_2_[9] ;
  wire [0:0]Q;
  wire \TxD_shift[7]_i_1_n_2 ;
  wire [7:0]\TxD_shift_reg[7]_0 ;
  wire \TxD_shift_reg_n_2_[0] ;
  wire \TxD_shift_reg_n_2_[1] ;
  wire \TxD_shift_reg_n_2_[2] ;
  wire \TxD_shift_reg_n_2_[3] ;
  wire \TxD_shift_reg_n_2_[4] ;
  wire \TxD_shift_reg_n_2_[5] ;
  wire \TxD_shift_reg_n_2_[6] ;
  wire \TxD_shift_reg_n_2_[7] ;
  wire clk_50M;
  wire ext_uart_start;
  wire [7:0]p_1_in;
  wire txd_OBUF;
  wire txd_OBUF_inst_i_2_n_2;
  wire txd_OBUF_inst_i_3_n_2;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \FSM_onehot_TxD_state[10]_i_1 
       (.I0(Q),
        .I1(ext_uart_start),
        .I2(\FSM_onehot_TxD_state_reg_n_2_[3] ),
        .I3(\FSM_onehot_TxD_state_reg_n_2_[2] ),
        .I4(\FSM_onehot_TxD_state_reg_n_2_[10] ),
        .I5(\FSM_onehot_TxD_state[10]_i_2_n_2 ),
        .O(\FSM_onehot_TxD_state[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_TxD_state[10]_i_2 
       (.I0(txd_OBUF_inst_i_2_n_2),
        .I1(\FSM_onehot_TxD_state_reg_n_2_[4] ),
        .I2(\FSM_onehot_TxD_state_reg_n_2_[5] ),
        .I3(\FSM_onehot_TxD_state_reg_n_2_[1] ),
        .O(\FSM_onehot_TxD_state[10]_i_2_n_2 ));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_TxD_state_reg[0] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[10] ),
        .Q(Q),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[10] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[9] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[10] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[1] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(Q),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[2] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[1] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[3] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[2] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[4] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[3] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[4] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[5] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[4] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[5] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[6] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[5] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[6] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[7] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[6] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[7] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[8] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[7] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[8] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00000000010,iSTATE0:10000000000,iSTATE1:00010000000,iSTATE2:00000100000,iSTATE3:00001000000,iSTATE4:00000010000,iSTATE5:00000000001,iSTATE6:00000001000,iSTATE7:00000000100,iSTATE8:01000000000,iSTATE9:00100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_TxD_state_reg[9] 
       (.C(clk_50M),
        .CE(\FSM_onehot_TxD_state[10]_i_1_n_2 ),
        .D(\FSM_onehot_TxD_state_reg_n_2_[8] ),
        .Q(\FSM_onehot_TxD_state_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \TxD_shift[0]_i_1 
       (.I0(\TxD_shift_reg[7]_0 [0]),
        .I1(ext_uart_start),
        .I2(Q),
        .I3(\TxD_shift_reg_n_2_[1] ),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TxD_shift[1]_i_1 
       (.I0(\TxD_shift_reg[7]_0 [1]),
        .I1(ext_uart_start),
        .I2(Q),
        .I3(\TxD_shift_reg_n_2_[2] ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TxD_shift[2]_i_1 
       (.I0(\TxD_shift_reg[7]_0 [2]),
        .I1(ext_uart_start),
        .I2(Q),
        .I3(\TxD_shift_reg_n_2_[3] ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TxD_shift[3]_i_1 
       (.I0(\TxD_shift_reg[7]_0 [3]),
        .I1(ext_uart_start),
        .I2(Q),
        .I3(\TxD_shift_reg_n_2_[4] ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TxD_shift[4]_i_1 
       (.I0(\TxD_shift_reg[7]_0 [4]),
        .I1(ext_uart_start),
        .I2(Q),
        .I3(\TxD_shift_reg_n_2_[5] ),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TxD_shift[5]_i_1 
       (.I0(\TxD_shift_reg[7]_0 [5]),
        .I1(ext_uart_start),
        .I2(Q),
        .I3(\TxD_shift_reg_n_2_[6] ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TxD_shift[6]_i_1 
       (.I0(\TxD_shift_reg[7]_0 [6]),
        .I1(ext_uart_start),
        .I2(Q),
        .I3(\TxD_shift_reg_n_2_[7] ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \TxD_shift[7]_i_1 
       (.I0(Q),
        .I1(ext_uart_start),
        .I2(txd_OBUF_inst_i_3_n_2),
        .I3(\FSM_onehot_TxD_state_reg_n_2_[4] ),
        .I4(\FSM_onehot_TxD_state_reg_n_2_[5] ),
        .O(\TxD_shift[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \TxD_shift[7]_i_2 
       (.I0(\TxD_shift_reg[7]_0 [7]),
        .I1(Q),
        .I2(ext_uart_start),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[0] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[0]),
        .Q(\TxD_shift_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[1] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[1]),
        .Q(\TxD_shift_reg_n_2_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[2] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[2]),
        .Q(\TxD_shift_reg_n_2_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[3] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[3]),
        .Q(\TxD_shift_reg_n_2_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[4] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[4]),
        .Q(\TxD_shift_reg_n_2_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[5] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[5]),
        .Q(\TxD_shift_reg_n_2_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[6] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[6]),
        .Q(\TxD_shift_reg_n_2_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TxD_shift_reg[7] 
       (.C(clk_50M),
        .CE(\TxD_shift[7]_i_1_n_2 ),
        .D(p_1_in[7]),
        .Q(\TxD_shift_reg_n_2_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA0AAA3)) 
    txd_OBUF_inst_i_1
       (.I0(\TxD_shift_reg_n_2_[0] ),
        .I1(txd_OBUF_inst_i_2_n_2),
        .I2(\FSM_onehot_TxD_state_reg_n_2_[4] ),
        .I3(\FSM_onehot_TxD_state_reg_n_2_[5] ),
        .I4(\FSM_onehot_TxD_state_reg_n_2_[1] ),
        .I5(txd_OBUF_inst_i_3_n_2),
        .O(txd_OBUF));
  LUT4 #(
    .INIT(16'hFFFE)) 
    txd_OBUF_inst_i_2
       (.I0(\FSM_onehot_TxD_state_reg_n_2_[8] ),
        .I1(\FSM_onehot_TxD_state_reg_n_2_[9] ),
        .I2(\FSM_onehot_TxD_state_reg_n_2_[7] ),
        .I3(\FSM_onehot_TxD_state_reg_n_2_[6] ),
        .O(txd_OBUF_inst_i_2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    txd_OBUF_inst_i_3
       (.I0(\FSM_onehot_TxD_state_reg_n_2_[3] ),
        .I1(\FSM_onehot_TxD_state_reg_n_2_[2] ),
        .I2(\FSM_onehot_TxD_state_reg_n_2_[6] ),
        .I3(\FSM_onehot_TxD_state_reg_n_2_[7] ),
        .I4(\FSM_onehot_TxD_state_reg_n_2_[9] ),
        .I5(\FSM_onehot_TxD_state_reg_n_2_[8] ),
        .O(txd_OBUF_inst_i_3_n_2));
endmodule

module ex
   (P,
    O,
    \ex_reg1_reg[7] ,
    \ex_reg1_reg[11] ,
    \ex_reg1_reg[15] ,
    \ex_reg1_reg[19] ,
    \ex_reg1_reg[23] ,
    \ex_reg1_reg[27] ,
    \ex_reg1_reg[30] ,
    mulres2__2,
    D,
    \ex_reg1_reg[7]_0 ,
    \ex_reg1_reg[7]_1 ,
    mulres0,
    data2_mul,
    Q,
    data1_mul,
    \mem_wdata[28]_i_5 ,
    S,
    \mem_wdata[4]_i_3 ,
    \mem_wdata[8]_i_3 ,
    \mem_wdata[12]_i_3 ,
    \mem_wdata[16]_i_2 ,
    \mem_wdata[20]_i_2 ,
    \mem_wdata[24]_i_3 ,
    \mem_wdata[28]_i_5_0 ,
    \mem_addr_reg[3] ,
    \mem_addr_reg[7] ,
    \mem_addr_reg[11] ,
    \mem_addr_reg[15] ,
    \mem_addr_reg[15]_0 ,
    DI,
    \mem_addr_reg[19] ,
    \mem_addr_reg[23] ,
    \mem_addr_reg[27] ,
    \mem_addr_reg[31] ,
    \mem_wdata_reg[7] );
  output [15:0]P;
  output [3:0]O;
  output [1:0]\ex_reg1_reg[7] ;
  output [3:0]\ex_reg1_reg[11] ;
  output [3:0]\ex_reg1_reg[15] ;
  output [3:0]\ex_reg1_reg[19] ;
  output [3:0]\ex_reg1_reg[23] ;
  output [3:0]\ex_reg1_reg[27] ;
  output [3:0]\ex_reg1_reg[30] ;
  output [15:0]mulres2__2;
  output [31:0]D;
  output \ex_reg1_reg[7]_0 ;
  output \ex_reg1_reg[7]_1 ;
  output [30:0]mulres0;
  input [30:0]data2_mul;
  input [0:0]Q;
  input [30:0]data1_mul;
  input [30:0]\mem_wdata[28]_i_5 ;
  input [3:0]S;
  input [3:0]\mem_wdata[4]_i_3 ;
  input [3:0]\mem_wdata[8]_i_3 ;
  input [3:0]\mem_wdata[12]_i_3 ;
  input [3:0]\mem_wdata[16]_i_2 ;
  input [3:0]\mem_wdata[20]_i_2 ;
  input [3:0]\mem_wdata[24]_i_3 ;
  input [3:0]\mem_wdata[28]_i_5_0 ;
  input [3:0]\mem_addr_reg[3] ;
  input [3:0]\mem_addr_reg[7] ;
  input [3:0]\mem_addr_reg[11] ;
  input [0:0]\mem_addr_reg[15] ;
  input [3:0]\mem_addr_reg[15]_0 ;
  input [0:0]DI;
  input [3:0]\mem_addr_reg[19] ;
  input [3:0]\mem_addr_reg[23] ;
  input [3:0]\mem_addr_reg[27] ;
  input [3:0]\mem_addr_reg[31] ;
  input \mem_wdata_reg[7] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [15:0]P;
  wire [0:0]Q;
  wire [3:0]S;
  wire [30:0]data1_mul;
  wire [30:0]data2_mul;
  wire [3:0]\ex_reg1_reg[11] ;
  wire [3:0]\ex_reg1_reg[15] ;
  wire [3:0]\ex_reg1_reg[19] ;
  wire [3:0]\ex_reg1_reg[23] ;
  wire [3:0]\ex_reg1_reg[27] ;
  wire [3:0]\ex_reg1_reg[30] ;
  wire [1:0]\ex_reg1_reg[7] ;
  wire \ex_reg1_reg[7]_0 ;
  wire \ex_reg1_reg[7]_1 ;
  wire mem_addr_o_carry__0_n_2;
  wire mem_addr_o_carry__1_n_2;
  wire mem_addr_o_carry__2_n_2;
  wire mem_addr_o_carry__3_n_2;
  wire mem_addr_o_carry__4_n_2;
  wire mem_addr_o_carry__5_n_2;
  wire mem_addr_o_carry_n_2;
  wire [3:0]\mem_addr_reg[11] ;
  wire [0:0]\mem_addr_reg[15] ;
  wire [3:0]\mem_addr_reg[15]_0 ;
  wire [3:0]\mem_addr_reg[19] ;
  wire [3:0]\mem_addr_reg[23] ;
  wire [3:0]\mem_addr_reg[27] ;
  wire [3:0]\mem_addr_reg[31] ;
  wire [3:0]\mem_addr_reg[3] ;
  wire [3:0]\mem_addr_reg[7] ;
  wire \mem_wdata[12]_i_12_n_2 ;
  wire \mem_wdata[12]_i_13_n_2 ;
  wire \mem_wdata[12]_i_14_n_2 ;
  wire \mem_wdata[12]_i_15_n_2 ;
  wire [3:0]\mem_wdata[12]_i_3 ;
  wire [3:0]\mem_wdata[16]_i_2 ;
  wire [3:0]\mem_wdata[20]_i_2 ;
  wire \mem_wdata[24]_i_18_n_2 ;
  wire \mem_wdata[24]_i_19_n_2 ;
  wire \mem_wdata[24]_i_20_n_2 ;
  wire \mem_wdata[24]_i_21_n_2 ;
  wire [3:0]\mem_wdata[24]_i_3 ;
  wire \mem_wdata[28]_i_11_n_2 ;
  wire \mem_wdata[28]_i_12_n_2 ;
  wire \mem_wdata[28]_i_13_n_2 ;
  wire \mem_wdata[28]_i_14_n_2 ;
  wire [30:0]\mem_wdata[28]_i_5 ;
  wire [3:0]\mem_wdata[28]_i_5_0 ;
  wire \mem_wdata[31]_i_15_n_2 ;
  wire \mem_wdata[31]_i_16_n_2 ;
  wire \mem_wdata[31]_i_17_n_2 ;
  wire \mem_wdata[4]_i_12_n_2 ;
  wire \mem_wdata[4]_i_13_n_2 ;
  wire \mem_wdata[4]_i_14_n_2 ;
  wire \mem_wdata[4]_i_15_n_2 ;
  wire \mem_wdata[4]_i_16_n_2 ;
  wire [3:0]\mem_wdata[4]_i_3 ;
  wire \mem_wdata[8]_i_12_n_2 ;
  wire \mem_wdata[8]_i_13_n_2 ;
  wire \mem_wdata[8]_i_14_n_2 ;
  wire \mem_wdata[8]_i_15_n_2 ;
  wire [3:0]\mem_wdata[8]_i_3 ;
  wire \mem_wdata_reg[12]_i_9_n_2 ;
  wire \mem_wdata_reg[24]_i_11_n_2 ;
  wire \mem_wdata_reg[28]_i_6_n_2 ;
  wire \mem_wdata_reg[4]_i_9_n_2 ;
  wire \mem_wdata_reg[7] ;
  wire \mem_wdata_reg[8]_i_9_n_2 ;
  wire [30:0]mulres0;
  wire mulres2__0_n_108;
  wire mulres2__0_n_109;
  wire mulres2__0_n_110;
  wire mulres2__0_n_111;
  wire mulres2__0_n_112;
  wire mulres2__0_n_113;
  wire mulres2__0_n_114;
  wire mulres2__0_n_115;
  wire mulres2__0_n_116;
  wire mulres2__0_n_117;
  wire mulres2__0_n_118;
  wire mulres2__0_n_119;
  wire mulres2__0_n_120;
  wire mulres2__0_n_121;
  wire mulres2__0_n_122;
  wire mulres2__0_n_123;
  wire mulres2__0_n_124;
  wire mulres2__0_n_125;
  wire mulres2__0_n_126;
  wire mulres2__0_n_127;
  wire mulres2__0_n_128;
  wire mulres2__0_n_129;
  wire mulres2__0_n_130;
  wire mulres2__0_n_131;
  wire mulres2__0_n_132;
  wire mulres2__0_n_133;
  wire mulres2__0_n_134;
  wire mulres2__0_n_135;
  wire mulres2__0_n_136;
  wire mulres2__0_n_137;
  wire mulres2__0_n_138;
  wire mulres2__0_n_139;
  wire mulres2__0_n_140;
  wire mulres2__0_n_141;
  wire mulres2__0_n_142;
  wire mulres2__0_n_143;
  wire mulres2__0_n_144;
  wire mulres2__0_n_145;
  wire mulres2__0_n_146;
  wire mulres2__0_n_147;
  wire mulres2__0_n_148;
  wire mulres2__0_n_149;
  wire mulres2__0_n_150;
  wire mulres2__0_n_151;
  wire mulres2__0_n_152;
  wire mulres2__0_n_153;
  wire mulres2__0_n_154;
  wire mulres2__0_n_155;
  wire [15:0]mulres2__2;
  wire mulres2_carry__0_i_1_n_2;
  wire mulres2_carry__0_i_2_n_2;
  wire mulres2_carry__0_i_3_n_2;
  wire mulres2_carry__0_i_4_n_2;
  wire mulres2_carry__0_n_2;
  wire mulres2_carry__1_i_1_n_2;
  wire mulres2_carry__1_i_2_n_2;
  wire mulres2_carry__1_i_3_n_2;
  wire mulres2_carry__1_i_4_n_2;
  wire mulres2_carry__1_n_2;
  wire mulres2_carry__2_i_1_n_2;
  wire mulres2_carry__2_i_2_n_2;
  wire mulres2_carry__2_i_3_n_2;
  wire mulres2_carry__2_i_4_n_2;
  wire mulres2_carry_i_1_n_2;
  wire mulres2_carry_i_2_n_2;
  wire mulres2_carry_i_3_n_2;
  wire mulres2_carry_n_2;
  wire mulres2_n_100;
  wire mulres2_n_101;
  wire mulres2_n_102;
  wire mulres2_n_103;
  wire mulres2_n_104;
  wire mulres2_n_105;
  wire mulres2_n_106;
  wire mulres2_n_107;
  wire mulres2_n_93;
  wire mulres2_n_94;
  wire mulres2_n_95;
  wire mulres2_n_96;
  wire mulres2_n_97;
  wire mulres2_n_98;
  wire mulres2_n_99;
  wire [31:16]p_1_in__0;
  wire \reg1_o_reg[16]_i_10_n_2 ;
  wire \reg1_o_reg[16]_i_11_n_2 ;
  wire \reg1_o_reg[16]_i_12_n_2 ;
  wire \reg1_o_reg[16]_i_13_n_2 ;
  wire \reg1_o_reg[16]_i_7_n_2 ;
  wire \reg1_o_reg[20]_i_10_n_2 ;
  wire \reg1_o_reg[20]_i_11_n_2 ;
  wire \reg1_o_reg[20]_i_12_n_2 ;
  wire \reg1_o_reg[20]_i_13_n_2 ;
  wire \reg1_o_reg[20]_i_7_n_2 ;
  wire sum_res_carry__0_n_2;
  wire sum_res_carry__0_n_6;
  wire sum_res_carry__0_n_8;
  wire sum_res_carry__1_n_2;
  wire sum_res_carry__2_n_2;
  wire sum_res_carry__3_n_2;
  wire sum_res_carry__4_n_2;
  wire sum_res_carry__5_n_2;
  wire sum_res_carry_n_2;
  wire [2:0]NLW_mem_addr_o_carry_CO_UNCONNECTED;
  wire [2:0]NLW_mem_addr_o_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_mem_addr_o_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_mem_addr_o_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_mem_addr_o_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_mem_addr_o_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_mem_addr_o_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_mem_addr_o_carry__6_CO_UNCONNECTED;
  wire [2:0]\NLW_mem_wdata_reg[12]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_mem_wdata_reg[24]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_mem_wdata_reg[28]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_wdata_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_mem_wdata_reg[31]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_mem_wdata_reg[4]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_mem_wdata_reg[8]_i_9_CO_UNCONNECTED ;
  wire NLW_mulres2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mulres2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mulres2_OVERFLOW_UNCONNECTED;
  wire NLW_mulres2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mulres2_PATTERNDETECT_UNCONNECTED;
  wire NLW_mulres2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mulres2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mulres2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mulres2_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_mulres2_P_UNCONNECTED;
  wire [47:0]NLW_mulres2_PCOUT_UNCONNECTED;
  wire NLW_mulres2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mulres2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mulres2__0_OVERFLOW_UNCONNECTED;
  wire NLW_mulres2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mulres2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mulres2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mulres2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mulres2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mulres2__0_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_mulres2__0_P_UNCONNECTED;
  wire NLW_mulres2__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mulres2__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mulres2__1_OVERFLOW_UNCONNECTED;
  wire NLW_mulres2__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mulres2__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_mulres2__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mulres2__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mulres2__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mulres2__1_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_mulres2__1_P_UNCONNECTED;
  wire [47:0]NLW_mulres2__1_PCOUT_UNCONNECTED;
  wire [2:0]NLW_mulres2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_mulres2_carry__2_CO_UNCONNECTED;
  wire [2:0]\NLW_reg1_o_reg[16]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_reg1_o_reg[20]_i_7_CO_UNCONNECTED ;
  wire [2:0]NLW_sum_res_carry_CO_UNCONNECTED;
  wire [2:0]NLW_sum_res_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_sum_res_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_sum_res_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_sum_res_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_sum_res_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_sum_res_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_sum_res_carry__6_CO_UNCONNECTED;

  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry
       (.CI(1'b0),
        .CO({mem_addr_o_carry_n_2,NLW_mem_addr_o_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [3:0]),
        .O(D[3:0]),
        .S(\mem_addr_reg[3] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry__0
       (.CI(mem_addr_o_carry_n_2),
        .CO({mem_addr_o_carry__0_n_2,NLW_mem_addr_o_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [7:4]),
        .O(D[7:4]),
        .S(\mem_addr_reg[7] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry__1
       (.CI(mem_addr_o_carry__0_n_2),
        .CO({mem_addr_o_carry__1_n_2,NLW_mem_addr_o_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [11:8]),
        .O(D[11:8]),
        .S(\mem_addr_reg[11] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry__2
       (.CI(mem_addr_o_carry__1_n_2),
        .CO({mem_addr_o_carry__2_n_2,NLW_mem_addr_o_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\mem_addr_reg[15] ,\mem_wdata[28]_i_5 [14:12]}),
        .O(D[15:12]),
        .S(\mem_addr_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry__3
       (.CI(mem_addr_o_carry__2_n_2),
        .CO({mem_addr_o_carry__3_n_2,NLW_mem_addr_o_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\mem_wdata[28]_i_5 [18:16],DI}),
        .O(D[19:16]),
        .S(\mem_addr_reg[19] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry__4
       (.CI(mem_addr_o_carry__3_n_2),
        .CO({mem_addr_o_carry__4_n_2,NLW_mem_addr_o_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [22:19]),
        .O(D[23:20]),
        .S(\mem_addr_reg[23] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry__5
       (.CI(mem_addr_o_carry__4_n_2),
        .CO({mem_addr_o_carry__5_n_2,NLW_mem_addr_o_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [26:23]),
        .O(D[27:24]),
        .S(\mem_addr_reg[27] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_addr_o_carry__6
       (.CI(mem_addr_o_carry__5_n_2),
        .CO(NLW_mem_addr_o_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\mem_wdata[28]_i_5 [29:27]}),
        .O(D[31:28]),
        .S(\mem_addr_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[12]_i_12 
       (.I0(P[12]),
        .O(\mem_wdata[12]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[12]_i_13 
       (.I0(P[11]),
        .O(\mem_wdata[12]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[12]_i_14 
       (.I0(P[10]),
        .O(\mem_wdata[12]_i_14_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[12]_i_15 
       (.I0(P[9]),
        .O(\mem_wdata[12]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[24]_i_18 
       (.I0(mulres2__2[8]),
        .O(\mem_wdata[24]_i_18_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[24]_i_19 
       (.I0(mulres2__2[7]),
        .O(\mem_wdata[24]_i_19_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[24]_i_20 
       (.I0(mulres2__2[6]),
        .O(\mem_wdata[24]_i_20_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[24]_i_21 
       (.I0(mulres2__2[5]),
        .O(\mem_wdata[24]_i_21_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[28]_i_11 
       (.I0(mulres2__2[12]),
        .O(\mem_wdata[28]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[28]_i_12 
       (.I0(mulres2__2[11]),
        .O(\mem_wdata[28]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[28]_i_13 
       (.I0(mulres2__2[10]),
        .O(\mem_wdata[28]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[28]_i_14 
       (.I0(mulres2__2[9]),
        .O(\mem_wdata[28]_i_14_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[31]_i_15 
       (.I0(mulres2__2[15]),
        .O(\mem_wdata[31]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[31]_i_16 
       (.I0(mulres2__2[14]),
        .O(\mem_wdata[31]_i_16_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[31]_i_17 
       (.I0(mulres2__2[13]),
        .O(\mem_wdata[31]_i_17_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[4]_i_12 
       (.I0(P[0]),
        .O(\mem_wdata[4]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[4]_i_13 
       (.I0(P[4]),
        .O(\mem_wdata[4]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[4]_i_14 
       (.I0(P[3]),
        .O(\mem_wdata[4]_i_14_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[4]_i_15 
       (.I0(P[2]),
        .O(\mem_wdata[4]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[4]_i_16 
       (.I0(P[1]),
        .O(\mem_wdata[4]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wdata[5]_i_4 
       (.I0(sum_res_carry__0_n_8),
        .I1(\mem_wdata_reg[7] ),
        .O(\ex_reg1_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wdata[7]_i_6 
       (.I0(sum_res_carry__0_n_6),
        .I1(\mem_wdata_reg[7] ),
        .O(\ex_reg1_reg[7]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[8]_i_12 
       (.I0(P[8]),
        .O(\mem_wdata[8]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[8]_i_13 
       (.I0(P[7]),
        .O(\mem_wdata[8]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[8]_i_14 
       (.I0(P[6]),
        .O(\mem_wdata[8]_i_14_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_wdata[8]_i_15 
       (.I0(P[5]),
        .O(\mem_wdata[8]_i_15_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_wdata_reg[12]_i_9 
       (.CI(\mem_wdata_reg[8]_i_9_n_2 ),
        .CO({\mem_wdata_reg[12]_i_9_n_2 ,\NLW_mem_wdata_reg[12]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mulres0[11:8]),
        .S({\mem_wdata[12]_i_12_n_2 ,\mem_wdata[12]_i_13_n_2 ,\mem_wdata[12]_i_14_n_2 ,\mem_wdata[12]_i_15_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_wdata_reg[24]_i_11 
       (.CI(\reg1_o_reg[20]_i_7_n_2 ),
        .CO({\mem_wdata_reg[24]_i_11_n_2 ,\NLW_mem_wdata_reg[24]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mulres0[23:20]),
        .S({\mem_wdata[24]_i_18_n_2 ,\mem_wdata[24]_i_19_n_2 ,\mem_wdata[24]_i_20_n_2 ,\mem_wdata[24]_i_21_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_wdata_reg[28]_i_6 
       (.CI(\mem_wdata_reg[24]_i_11_n_2 ),
        .CO({\mem_wdata_reg[28]_i_6_n_2 ,\NLW_mem_wdata_reg[28]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mulres0[27:24]),
        .S({\mem_wdata[28]_i_11_n_2 ,\mem_wdata[28]_i_12_n_2 ,\mem_wdata[28]_i_13_n_2 ,\mem_wdata[28]_i_14_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_wdata_reg[31]_i_6 
       (.CI(\mem_wdata_reg[28]_i_6_n_2 ),
        .CO(\NLW_mem_wdata_reg[31]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mem_wdata_reg[31]_i_6_O_UNCONNECTED [3],mulres0[30:28]}),
        .S({1'b0,\mem_wdata[31]_i_15_n_2 ,\mem_wdata[31]_i_16_n_2 ,\mem_wdata[31]_i_17_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_wdata_reg[4]_i_9 
       (.CI(1'b0),
        .CO({\mem_wdata_reg[4]_i_9_n_2 ,\NLW_mem_wdata_reg[4]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\mem_wdata[4]_i_12_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mulres0[3:0]),
        .S({\mem_wdata[4]_i_13_n_2 ,\mem_wdata[4]_i_14_n_2 ,\mem_wdata[4]_i_15_n_2 ,\mem_wdata[4]_i_16_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_wdata_reg[8]_i_9 
       (.CI(\mem_wdata_reg[4]_i_9_n_2 ),
        .CO({\mem_wdata_reg[8]_i_9_n_2 ,\NLW_mem_wdata_reg[8]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mulres0[7:4]),
        .S({\mem_wdata[8]_i_12_n_2 ,\mem_wdata[8]_i_13_n_2 ,\mem_wdata[8]_i_14_n_2 ,\mem_wdata[8]_i_15_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mulres2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,data1_mul[30:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mulres2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({data2_mul[13],data2_mul[13],data2_mul[13],data2_mul[13:0],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mulres2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mulres2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mulres2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mulres2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mulres2_OVERFLOW_UNCONNECTED),
        .P({NLW_mulres2_P_UNCONNECTED[47:15],mulres2_n_93,mulres2_n_94,mulres2_n_95,mulres2_n_96,mulres2_n_97,mulres2_n_98,mulres2_n_99,mulres2_n_100,mulres2_n_101,mulres2_n_102,mulres2_n_103,mulres2_n_104,mulres2_n_105,mulres2_n_106,mulres2_n_107}),
        .PATTERNBDETECT(NLW_mulres2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mulres2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mulres2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mulres2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mulres2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,data1_mul[15:0],\mem_wdata[28]_i_5 [0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mulres2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,data2_mul[15:0],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mulres2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mulres2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mulres2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mulres2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mulres2__0_OVERFLOW_UNCONNECTED),
        .P({NLW_mulres2__0_P_UNCONNECTED[47:17],p_1_in__0[16],P}),
        .PATTERNBDETECT(NLW_mulres2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mulres2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mulres2__0_n_108,mulres2__0_n_109,mulres2__0_n_110,mulres2__0_n_111,mulres2__0_n_112,mulres2__0_n_113,mulres2__0_n_114,mulres2__0_n_115,mulres2__0_n_116,mulres2__0_n_117,mulres2__0_n_118,mulres2__0_n_119,mulres2__0_n_120,mulres2__0_n_121,mulres2__0_n_122,mulres2__0_n_123,mulres2__0_n_124,mulres2__0_n_125,mulres2__0_n_126,mulres2__0_n_127,mulres2__0_n_128,mulres2__0_n_129,mulres2__0_n_130,mulres2__0_n_131,mulres2__0_n_132,mulres2__0_n_133,mulres2__0_n_134,mulres2__0_n_135,mulres2__0_n_136,mulres2__0_n_137,mulres2__0_n_138,mulres2__0_n_139,mulres2__0_n_140,mulres2__0_n_141,mulres2__0_n_142,mulres2__0_n_143,mulres2__0_n_144,mulres2__0_n_145,mulres2__0_n_146,mulres2__0_n_147,mulres2__0_n_148,mulres2__0_n_149,mulres2__0_n_150,mulres2__0_n_151,mulres2__0_n_152,mulres2__0_n_153,mulres2__0_n_154,mulres2__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mulres2__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mulres2__1
       (.A({data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13],data1_mul[13:0],\mem_wdata[28]_i_5 [0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mulres2__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,data2_mul[30:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mulres2__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mulres2__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mulres2__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mulres2__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mulres2__1_OVERFLOW_UNCONNECTED),
        .P({NLW_mulres2__1_P_UNCONNECTED[47:15],p_1_in__0[31:17]}),
        .PATTERNBDETECT(NLW_mulres2__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mulres2__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({mulres2__0_n_108,mulres2__0_n_109,mulres2__0_n_110,mulres2__0_n_111,mulres2__0_n_112,mulres2__0_n_113,mulres2__0_n_114,mulres2__0_n_115,mulres2__0_n_116,mulres2__0_n_117,mulres2__0_n_118,mulres2__0_n_119,mulres2__0_n_120,mulres2__0_n_121,mulres2__0_n_122,mulres2__0_n_123,mulres2__0_n_124,mulres2__0_n_125,mulres2__0_n_126,mulres2__0_n_127,mulres2__0_n_128,mulres2__0_n_129,mulres2__0_n_130,mulres2__0_n_131,mulres2__0_n_132,mulres2__0_n_133,mulres2__0_n_134,mulres2__0_n_135,mulres2__0_n_136,mulres2__0_n_137,mulres2__0_n_138,mulres2__0_n_139,mulres2__0_n_140,mulres2__0_n_141,mulres2__0_n_142,mulres2__0_n_143,mulres2__0_n_144,mulres2__0_n_145,mulres2__0_n_146,mulres2__0_n_147,mulres2__0_n_148,mulres2__0_n_149,mulres2__0_n_150,mulres2__0_n_151,mulres2__0_n_152,mulres2__0_n_153,mulres2__0_n_154,mulres2__0_n_155}),
        .PCOUT(NLW_mulres2__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mulres2__1_UNDERFLOW_UNCONNECTED));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 mulres2_carry
       (.CI(1'b0),
        .CO({mulres2_carry_n_2,NLW_mulres2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({p_1_in__0[19:17],1'b0}),
        .O(mulres2__2[3:0]),
        .S({mulres2_carry_i_1_n_2,mulres2_carry_i_2_n_2,mulres2_carry_i_3_n_2,p_1_in__0[16]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_carry__0
       (.CI(mulres2_carry_n_2),
        .CO({mulres2_carry__0_n_2,NLW_mulres2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in__0[23:20]),
        .O(mulres2__2[7:4]),
        .S({mulres2_carry__0_i_1_n_2,mulres2_carry__0_i_2_n_2,mulres2_carry__0_i_3_n_2,mulres2_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__0_i_1
       (.I0(p_1_in__0[23]),
        .I1(mulres2_n_101),
        .O(mulres2_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__0_i_2
       (.I0(p_1_in__0[22]),
        .I1(mulres2_n_102),
        .O(mulres2_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__0_i_3
       (.I0(p_1_in__0[21]),
        .I1(mulres2_n_103),
        .O(mulres2_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__0_i_4
       (.I0(p_1_in__0[20]),
        .I1(mulres2_n_104),
        .O(mulres2_carry__0_i_4_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_carry__1
       (.CI(mulres2_carry__0_n_2),
        .CO({mulres2_carry__1_n_2,NLW_mulres2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in__0[27:24]),
        .O(mulres2__2[11:8]),
        .S({mulres2_carry__1_i_1_n_2,mulres2_carry__1_i_2_n_2,mulres2_carry__1_i_3_n_2,mulres2_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__1_i_1
       (.I0(p_1_in__0[27]),
        .I1(mulres2_n_97),
        .O(mulres2_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__1_i_2
       (.I0(p_1_in__0[26]),
        .I1(mulres2_n_98),
        .O(mulres2_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__1_i_3
       (.I0(p_1_in__0[25]),
        .I1(mulres2_n_99),
        .O(mulres2_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__1_i_4
       (.I0(p_1_in__0[24]),
        .I1(mulres2_n_100),
        .O(mulres2_carry__1_i_4_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_carry__2
       (.CI(mulres2_carry__1_n_2),
        .CO(NLW_mulres2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in__0[30:28]}),
        .O(mulres2__2[15:12]),
        .S({mulres2_carry__2_i_1_n_2,mulres2_carry__2_i_2_n_2,mulres2_carry__2_i_3_n_2,mulres2_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__2_i_1
       (.I0(p_1_in__0[31]),
        .I1(mulres2_n_93),
        .O(mulres2_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__2_i_2
       (.I0(p_1_in__0[30]),
        .I1(mulres2_n_94),
        .O(mulres2_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__2_i_3
       (.I0(p_1_in__0[29]),
        .I1(mulres2_n_95),
        .O(mulres2_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry__2_i_4
       (.I0(p_1_in__0[28]),
        .I1(mulres2_n_96),
        .O(mulres2_carry__2_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry_i_1
       (.I0(p_1_in__0[19]),
        .I1(mulres2_n_105),
        .O(mulres2_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry_i_2
       (.I0(p_1_in__0[18]),
        .I1(mulres2_n_106),
        .O(mulres2_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    mulres2_carry_i_3
       (.I0(p_1_in__0[17]),
        .I1(mulres2_n_107),
        .O(mulres2_carry_i_3_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[16]_i_10 
       (.I0(mulres2__2[0]),
        .O(\reg1_o_reg[16]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[16]_i_11 
       (.I0(P[15]),
        .O(\reg1_o_reg[16]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[16]_i_12 
       (.I0(P[14]),
        .O(\reg1_o_reg[16]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[16]_i_13 
       (.I0(P[13]),
        .O(\reg1_o_reg[16]_i_13_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg1_o_reg[16]_i_7 
       (.CI(\mem_wdata_reg[12]_i_9_n_2 ),
        .CO({\reg1_o_reg[16]_i_7_n_2 ,\NLW_reg1_o_reg[16]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mulres0[15:12]),
        .S({\reg1_o_reg[16]_i_10_n_2 ,\reg1_o_reg[16]_i_11_n_2 ,\reg1_o_reg[16]_i_12_n_2 ,\reg1_o_reg[16]_i_13_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[20]_i_10 
       (.I0(mulres2__2[4]),
        .O(\reg1_o_reg[20]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[20]_i_11 
       (.I0(mulres2__2[3]),
        .O(\reg1_o_reg[20]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[20]_i_12 
       (.I0(mulres2__2[2]),
        .O(\reg1_o_reg[20]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg1_o_reg[20]_i_13 
       (.I0(mulres2__2[1]),
        .O(\reg1_o_reg[20]_i_13_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg1_o_reg[20]_i_7 
       (.CI(\reg1_o_reg[16]_i_7_n_2 ),
        .CO({\reg1_o_reg[20]_i_7_n_2 ,\NLW_reg1_o_reg[20]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mulres0[19:16]),
        .S({\reg1_o_reg[20]_i_10_n_2 ,\reg1_o_reg[20]_i_11_n_2 ,\reg1_o_reg[20]_i_12_n_2 ,\reg1_o_reg[20]_i_13_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry
       (.CI(1'b0),
        .CO({sum_res_carry_n_2,NLW_sum_res_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [3:0]),
        .O(O),
        .S(S));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry__0
       (.CI(sum_res_carry_n_2),
        .CO({sum_res_carry__0_n_2,NLW_sum_res_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [7:4]),
        .O({sum_res_carry__0_n_6,\ex_reg1_reg[7] [1],sum_res_carry__0_n_8,\ex_reg1_reg[7] [0]}),
        .S(\mem_wdata[4]_i_3 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry__1
       (.CI(sum_res_carry__0_n_2),
        .CO({sum_res_carry__1_n_2,NLW_sum_res_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [11:8]),
        .O(\ex_reg1_reg[11] ),
        .S(\mem_wdata[8]_i_3 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry__2
       (.CI(sum_res_carry__1_n_2),
        .CO({sum_res_carry__2_n_2,NLW_sum_res_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [15:12]),
        .O(\ex_reg1_reg[15] ),
        .S(\mem_wdata[12]_i_3 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry__3
       (.CI(sum_res_carry__2_n_2),
        .CO({sum_res_carry__3_n_2,NLW_sum_res_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [19:16]),
        .O(\ex_reg1_reg[19] ),
        .S(\mem_wdata[16]_i_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry__4
       (.CI(sum_res_carry__3_n_2),
        .CO({sum_res_carry__4_n_2,NLW_sum_res_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [23:20]),
        .O(\ex_reg1_reg[23] ),
        .S(\mem_wdata[20]_i_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry__5
       (.CI(sum_res_carry__4_n_2),
        .CO({sum_res_carry__5_n_2,NLW_sum_res_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_wdata[28]_i_5 [27:24]),
        .O(\ex_reg1_reg[27] ),
        .S(\mem_wdata[24]_i_3 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 sum_res_carry__6
       (.CI(sum_res_carry__5_n_2),
        .CO(NLW_sum_res_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\mem_wdata[28]_i_5 [30:28]}),
        .O(\ex_reg1_reg[30] ),
        .S(\mem_wdata[28]_i_5_0 ));
endmodule

module ex_mem
   (mem_wreg_i,
    base_ram_be_n_OBUF,
    inst_sel1,
    ext_ram_be_n_OBUF,
    base_ram_oe_n_OBUF,
    base_ram_addr_OBUF,
    ext_ram_we_n_OBUF,
    ext_ram_addr_OBUF,
    ext_ram_ce_n_OBUF,
    E,
    reset_of_clk10M_reg,
    reset_of_clk10M_reg_0,
    reset_of_clk10M_reg_1,
    reset_of_clk10M_reg_2,
    reset_of_clk10M_reg_3,
    reset_of_clk10M_reg_4,
    reset_of_clk10M_reg_5,
    ext_ram_oe_n_OBUF,
    reset_of_clk10M_reg_6,
    \mem_aluop_reg[3]_0 ,
    \ext_ram_data_TRI[0] ,
    mem_wreg_reg_0,
    mem_wreg_reg_1,
    \mem_wd_reg[4]_0 ,
    mem_wreg_reg_2,
    mem_wreg_reg_3,
    ext_ram_data_OBUF,
    \mem_store_data_reg[7]_0 ,
    mem_wdata_o,
    clk_50M,
    Q,
    inst_en,
    D,
    ext_uart_start_reg,
    ex_wreg_o,
    base_ram_data_IBUF,
    ext_ram_data_IBUF,
    \reg2_o_reg[22]_i_1 ,
    reg2_addr,
    \reg1_o_reg[22]_i_4_0 ,
    \reg1_o_reg[22]_i_1 ,
    ADDRA,
    \mem_wd_reg[4]_1 ,
    \mem_wdata_reg[31]_0 ,
    \mem_aluop_reg[7]_0 ,
    \mem_addr_reg[31]_0 ,
    \mem_store_data_reg[31]_0 );
  output mem_wreg_i;
  output [3:0]base_ram_be_n_OBUF;
  output inst_sel1;
  output [3:0]ext_ram_be_n_OBUF;
  output base_ram_oe_n_OBUF;
  output [19:0]base_ram_addr_OBUF;
  output ext_ram_we_n_OBUF;
  output [19:0]ext_ram_addr_OBUF;
  output ext_ram_ce_n_OBUF;
  output [0:0]E;
  output reset_of_clk10M_reg;
  output reset_of_clk10M_reg_0;
  output reset_of_clk10M_reg_1;
  output reset_of_clk10M_reg_2;
  output reset_of_clk10M_reg_3;
  output reset_of_clk10M_reg_4;
  output reset_of_clk10M_reg_5;
  output ext_ram_oe_n_OBUF;
  output [0:0]reset_of_clk10M_reg_6;
  output [31:0]\mem_aluop_reg[3]_0 ;
  output \ext_ram_data_TRI[0] ;
  output mem_wreg_reg_0;
  output mem_wreg_reg_1;
  output [4:0]\mem_wd_reg[4]_0 ;
  output mem_wreg_reg_2;
  output mem_wreg_reg_3;
  output [31:0]ext_ram_data_OBUF;
  output [7:0]\mem_store_data_reg[7]_0 ;
  output [24:0]mem_wdata_o;
  input clk_50M;
  input Q;
  input inst_en;
  input [19:0]D;
  input [0:0]ext_uart_start_reg;
  input ex_wreg_o;
  input [31:0]base_ram_data_IBUF;
  input [31:0]ext_ram_data_IBUF;
  input \reg2_o_reg[22]_i_1 ;
  input [0:0]reg2_addr;
  input [9:0]\reg1_o_reg[22]_i_4_0 ;
  input \reg1_o_reg[22]_i_1 ;
  input [0:0]ADDRA;
  input [4:0]\mem_wd_reg[4]_1 ;
  input [31:0]\mem_wdata_reg[31]_0 ;
  input [7:0]\mem_aluop_reg[7]_0 ;
  input [31:0]\mem_addr_reg[31]_0 ;
  input [31:0]\mem_store_data_reg[31]_0 ;

  wire [0:0]ADDRA;
  wire [19:0]D;
  wire [0:0]E;
  wire Q;
  wire [19:0]base_ram_addr_OBUF;
  wire [3:0]base_ram_be_n_OBUF;
  wire \base_ram_be_n_OBUF[3]_inst_i_2_n_2 ;
  wire \base_ram_be_n_OBUF[3]_inst_i_3_n_2 ;
  wire [31:0]base_ram_data_IBUF;
  wire base_ram_oe_n_OBUF;
  wire clk_50M;
  wire data_en;
  wire [31:0]data_rdata;
  wire data_wen;
  wire ex_wreg_o;
  wire [19:0]ext_ram_addr_OBUF;
  wire \ext_ram_addr_OBUF[19]_inst_i_2_n_2 ;
  wire \ext_ram_addr_OBUF[19]_inst_i_3_n_2 ;
  wire [3:0]ext_ram_be_n_OBUF;
  wire ext_ram_ce_n_OBUF;
  wire [31:0]ext_ram_data_IBUF;
  wire \ext_ram_data_IOBUF[31]_inst_i_3_n_2 ;
  wire [31:0]ext_ram_data_OBUF;
  wire \ext_ram_data_TRI[0] ;
  wire ext_ram_oe_n_OBUF;
  wire ext_ram_we_n_OBUF;
  wire [0:0]ext_uart_start_reg;
  wire \ext_uart_tx[7]_i_10_n_2 ;
  wire \ext_uart_tx[7]_i_11_n_2 ;
  wire \ext_uart_tx[7]_i_2_n_2 ;
  wire \ext_uart_tx[7]_i_3_n_2 ;
  wire \ext_uart_tx[7]_i_4_n_2 ;
  wire \ext_uart_tx[7]_i_5_n_2 ;
  wire \ext_uart_tx[7]_i_7_n_2 ;
  wire \ext_uart_tx[7]_i_8_n_2 ;
  wire \ext_uart_tx[7]_i_9_n_2 ;
  wire inst_en;
  wire inst_sel1;
  wire [31:0]\mem_addr_reg[31]_0 ;
  wire [7:0]mem_aluop_i;
  wire [31:0]\mem_aluop_reg[3]_0 ;
  wire [7:0]\mem_aluop_reg[7]_0 ;
  wire [31:0]mem_mem_addr_i;
  wire [31:8]mem_store_data_i;
  wire [31:0]\mem_store_data_reg[31]_0 ;
  wire [7:0]\mem_store_data_reg[7]_0 ;
  wire \mem_wd[4]_i_1_n_2 ;
  wire \mem_wd[4]_i_3_n_2 ;
  wire \mem_wd[4]_i_4_n_2 ;
  wire \mem_wd[4]_i_5_n_2 ;
  wire \mem_wd[4]_i_6_n_2 ;
  wire \mem_wd[4]_i_7_n_2 ;
  wire [2:2]mem_wd_o;
  wire [4:0]\mem_wd_reg[4]_0 ;
  wire [4:0]\mem_wd_reg[4]_1 ;
  wire [31:0]mem_wdata_i;
  wire [24:0]mem_wdata_o;
  wire [31:0]\mem_wdata_reg[31]_0 ;
  wire mem_wreg_i;
  wire mem_wreg_i_1_n_2;
  wire mem_wreg_reg_0;
  wire mem_wreg_reg_1;
  wire mem_wreg_reg_2;
  wire mem_wreg_reg_3;
  wire \reg1_o_reg[22]_i_1 ;
  wire \reg1_o_reg[22]_i_11_n_2 ;
  wire \reg1_o_reg[22]_i_12_n_2 ;
  wire [9:0]\reg1_o_reg[22]_i_4_0 ;
  wire [0:0]reg2_addr;
  wire \reg2_o_reg[22]_i_1 ;
  wire \reg2_o_reg[22]_i_4_n_2 ;
  wire \reg2_o_reg[22]_i_5_n_2 ;
  wire reset_of_clk10M_reg;
  wire reset_of_clk10M_reg_0;
  wire reset_of_clk10M_reg_1;
  wire reset_of_clk10M_reg_2;
  wire reset_of_clk10M_reg_3;
  wire reset_of_clk10M_reg_4;
  wire reset_of_clk10M_reg_5;
  wire [0:0]reset_of_clk10M_reg_6;
  wire \wb_wdata[0]_i_2_n_2 ;
  wire \wb_wdata[0]_i_4_n_2 ;
  wire \wb_wdata[10]_i_2_n_2 ;
  wire \wb_wdata[11]_i_2_n_2 ;
  wire \wb_wdata[12]_i_2_n_2 ;
  wire \wb_wdata[13]_i_2_n_2 ;
  wire \wb_wdata[14]_i_2_n_2 ;
  wire \wb_wdata[15]_i_2_n_2 ;
  wire \wb_wdata[16]_i_2_n_2 ;
  wire \wb_wdata[17]_i_2_n_2 ;
  wire \wb_wdata[18]_i_2_n_2 ;
  wire \wb_wdata[19]_i_2_n_2 ;
  wire \wb_wdata[1]_i_2_n_2 ;
  wire \wb_wdata[1]_i_4_n_2 ;
  wire \wb_wdata[20]_i_2_n_2 ;
  wire \wb_wdata[21]_i_2_n_2 ;
  wire \wb_wdata[22]_i_2_n_2 ;
  wire \wb_wdata[23]_i_2_n_2 ;
  wire \wb_wdata[24]_i_2_n_2 ;
  wire \wb_wdata[25]_i_2_n_2 ;
  wire \wb_wdata[26]_i_2_n_2 ;
  wire \wb_wdata[27]_i_2_n_2 ;
  wire \wb_wdata[28]_i_2_n_2 ;
  wire \wb_wdata[29]_i_2_n_2 ;
  wire \wb_wdata[2]_i_2_n_2 ;
  wire \wb_wdata[2]_i_4_n_2 ;
  wire \wb_wdata[30]_i_2_n_2 ;
  wire \wb_wdata[31]_i_2_n_2 ;
  wire \wb_wdata[31]_i_3_n_2 ;
  wire \wb_wdata[31]_i_4_n_2 ;
  wire \wb_wdata[31]_i_5_n_2 ;
  wire \wb_wdata[31]_i_7_n_2 ;
  wire \wb_wdata[3]_i_2_n_2 ;
  wire \wb_wdata[3]_i_4_n_2 ;
  wire \wb_wdata[4]_i_2_n_2 ;
  wire \wb_wdata[4]_i_4_n_2 ;
  wire \wb_wdata[5]_i_2_n_2 ;
  wire \wb_wdata[5]_i_4_n_2 ;
  wire \wb_wdata[6]_i_2_n_2 ;
  wire \wb_wdata[6]_i_3_n_2 ;
  wire \wb_wdata[6]_i_5_n_2 ;
  wire \wb_wdata[7]_i_2_n_2 ;
  wire \wb_wdata[8]_i_2_n_2 ;
  wire \wb_wdata[9]_i_2_n_2 ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[0]_inst_i_1 
       (.I0(mem_mem_addr_i[2]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[0]),
        .O(base_ram_addr_OBUF[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[10]_inst_i_1 
       (.I0(mem_mem_addr_i[12]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[10]),
        .O(base_ram_addr_OBUF[10]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[11]_inst_i_1 
       (.I0(mem_mem_addr_i[13]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[11]),
        .O(base_ram_addr_OBUF[11]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[12]_inst_i_1 
       (.I0(mem_mem_addr_i[14]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[12]),
        .O(base_ram_addr_OBUF[12]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[13]_inst_i_1 
       (.I0(mem_mem_addr_i[15]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[13]),
        .O(base_ram_addr_OBUF[13]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[14]_inst_i_1 
       (.I0(mem_mem_addr_i[16]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[14]),
        .O(base_ram_addr_OBUF[14]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[15]_inst_i_1 
       (.I0(mem_mem_addr_i[17]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[15]),
        .O(base_ram_addr_OBUF[15]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[16]_inst_i_1 
       (.I0(mem_mem_addr_i[18]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[16]),
        .O(base_ram_addr_OBUF[16]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[17]_inst_i_1 
       (.I0(mem_mem_addr_i[19]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[17]),
        .O(base_ram_addr_OBUF[17]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[18]_inst_i_1 
       (.I0(mem_mem_addr_i[20]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[18]),
        .O(base_ram_addr_OBUF[18]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[19]_inst_i_1 
       (.I0(mem_mem_addr_i[21]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[19]),
        .O(base_ram_addr_OBUF[19]));
  LUT4 #(
    .INIT(16'hF6FF)) 
    \base_ram_addr_OBUF[19]_inst_i_2 
       (.I0(mem_aluop_i[0]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[2]),
        .I3(\wb_wdata[31]_i_3_n_2 ),
        .O(data_en));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \base_ram_addr_OBUF[19]_inst_i_3 
       (.I0(mem_mem_addr_i[25]),
        .I1(mem_mem_addr_i[27]),
        .I2(\mem_wd[4]_i_4_n_2 ),
        .I3(\mem_wd[4]_i_3_n_2 ),
        .I4(mem_mem_addr_i[22]),
        .I5(data_en),
        .O(inst_sel1));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[1]_inst_i_1 
       (.I0(mem_mem_addr_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[1]),
        .O(base_ram_addr_OBUF[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[2]_inst_i_1 
       (.I0(mem_mem_addr_i[4]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[2]),
        .O(base_ram_addr_OBUF[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[3]_inst_i_1 
       (.I0(mem_mem_addr_i[5]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[3]),
        .O(base_ram_addr_OBUF[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[4]_inst_i_1 
       (.I0(mem_mem_addr_i[6]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[4]),
        .O(base_ram_addr_OBUF[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[5]_inst_i_1 
       (.I0(mem_mem_addr_i[7]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[5]),
        .O(base_ram_addr_OBUF[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[6]_inst_i_1 
       (.I0(mem_mem_addr_i[8]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[6]),
        .O(base_ram_addr_OBUF[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[7]_inst_i_1 
       (.I0(mem_mem_addr_i[9]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[7]),
        .O(base_ram_addr_OBUF[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[8]_inst_i_1 
       (.I0(mem_mem_addr_i[10]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[8]),
        .O(base_ram_addr_OBUF[8]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \base_ram_addr_OBUF[9]_inst_i_1 
       (.I0(mem_mem_addr_i[11]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(D[9]),
        .O(base_ram_addr_OBUF[9]));
  LUT5 #(
    .INIT(32'hFF0E0000)) 
    \base_ram_be_n_OBUF[0]_inst_i_1 
       (.I0(mem_mem_addr_i[0]),
        .I1(mem_mem_addr_i[1]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(inst_sel1),
        .O(base_ram_be_n_OBUF[0]));
  LUT5 #(
    .INIT(32'hFF0D0000)) 
    \base_ram_be_n_OBUF[1]_inst_i_1 
       (.I0(mem_mem_addr_i[0]),
        .I1(mem_mem_addr_i[1]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(inst_sel1),
        .O(base_ram_be_n_OBUF[1]));
  LUT5 #(
    .INIT(32'hFF0D0000)) 
    \base_ram_be_n_OBUF[2]_inst_i_1 
       (.I0(mem_mem_addr_i[1]),
        .I1(mem_mem_addr_i[0]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(inst_sel1),
        .O(base_ram_be_n_OBUF[2]));
  LUT5 #(
    .INIT(32'hFF070000)) 
    \base_ram_be_n_OBUF[3]_inst_i_1 
       (.I0(mem_mem_addr_i[0]),
        .I1(mem_mem_addr_i[1]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(inst_sel1),
        .O(base_ram_be_n_OBUF[3]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \base_ram_be_n_OBUF[3]_inst_i_2 
       (.I0(mem_aluop_i[6]),
        .I1(mem_aluop_i[5]),
        .I2(mem_aluop_i[7]),
        .I3(mem_aluop_i[4]),
        .I4(mem_aluop_i[2]),
        .I5(\base_ram_be_n_OBUF[3]_inst_i_3_n_2 ),
        .O(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \base_ram_be_n_OBUF[3]_inst_i_3 
       (.I0(mem_aluop_i[0]),
        .I1(mem_aluop_i[1]),
        .O(\base_ram_be_n_OBUF[3]_inst_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    base_ram_oe_n_OBUF_inst_i_1
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .O(base_ram_oe_n_OBUF));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[0]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[2]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[10]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[12]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[10]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[11]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[13]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[11]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[12]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[14]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[12]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[13]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[15]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[13]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[14]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[16]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[14]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[15]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[17]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[15]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[16]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[18]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[16]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[17]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[19]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[17]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[18]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[20]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[18]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[19]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[21]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[19]));
  LUT5 #(
    .INIT(32'hFAFAFAFB)) 
    \ext_ram_addr_OBUF[19]_inst_i_2 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_3_n_2 ),
        .I1(mem_mem_addr_i[27]),
        .I2(data_en),
        .I3(mem_mem_addr_i[23]),
        .I4(mem_mem_addr_i[22]),
        .O(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ext_ram_addr_OBUF[19]_inst_i_3 
       (.I0(mem_mem_addr_i[24]),
        .I1(data_en),
        .I2(mem_mem_addr_i[31]),
        .I3(mem_mem_addr_i[28]),
        .I4(\mem_wd[4]_i_4_n_2 ),
        .I5(\mem_wd[4]_i_5_n_2 ),
        .O(\ext_ram_addr_OBUF[19]_inst_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[1]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[3]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[2]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[4]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[3]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[5]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[4]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[6]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[4]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[5]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[7]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[5]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[6]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[8]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[7]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[9]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[7]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[8]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[10]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[8]));
  LUT3 #(
    .INIT(8'h04)) 
    \ext_ram_addr_OBUF[9]_inst_i_1 
       (.I0(data_en),
        .I1(mem_mem_addr_i[11]),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_addr_OBUF[9]));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    \ext_ram_be_n_OBUF[0]_inst_i_1 
       (.I0(mem_mem_addr_i[0]),
        .I1(mem_mem_addr_i[1]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_be_n_OBUF[0]));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    \ext_ram_be_n_OBUF[1]_inst_i_1 
       (.I0(mem_mem_addr_i[0]),
        .I1(mem_mem_addr_i[1]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_be_n_OBUF[1]));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    \ext_ram_be_n_OBUF[2]_inst_i_1 
       (.I0(mem_mem_addr_i[1]),
        .I1(mem_mem_addr_i[0]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_be_n_OBUF[2]));
  LUT5 #(
    .INIT(32'h0000FF07)) 
    \ext_ram_be_n_OBUF[3]_inst_i_1 
       (.I0(mem_mem_addr_i[0]),
        .I1(mem_mem_addr_i[1]),
        .I2(\base_ram_be_n_OBUF[3]_inst_i_2_n_2 ),
        .I3(Q),
        .I4(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_be_n_OBUF[3]));
  LUT2 #(
    .INIT(4'hE)) 
    ext_ram_ce_n_OBUF_inst_i_1
       (.I0(data_en),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(ext_ram_ce_n_OBUF));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[0]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [0]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[0]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[10]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [2]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[10]),
        .O(ext_ram_data_OBUF[10]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[11]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [3]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[11]),
        .O(ext_ram_data_OBUF[11]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[12]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [4]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[12]),
        .O(ext_ram_data_OBUF[12]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[13]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [5]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[13]),
        .O(ext_ram_data_OBUF[13]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[14]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [6]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[14]),
        .O(ext_ram_data_OBUF[14]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[15]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [7]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[15]),
        .O(ext_ram_data_OBUF[15]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[16]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [0]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[16]),
        .O(ext_ram_data_OBUF[16]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[17]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [1]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[17]),
        .O(ext_ram_data_OBUF[17]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[18]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [2]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[18]),
        .O(ext_ram_data_OBUF[18]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[19]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [3]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[19]),
        .O(ext_ram_data_OBUF[19]));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[1]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [1]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[1]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[20]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [4]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[20]),
        .O(ext_ram_data_OBUF[20]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[21]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [5]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[21]),
        .O(ext_ram_data_OBUF[21]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[22]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [6]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[22]),
        .O(ext_ram_data_OBUF[22]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[23]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [7]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[23]),
        .O(ext_ram_data_OBUF[23]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[24]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [0]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[24]),
        .O(ext_ram_data_OBUF[24]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[25]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [1]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[25]),
        .O(ext_ram_data_OBUF[25]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[26]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [2]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[26]),
        .O(ext_ram_data_OBUF[26]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[27]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [3]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[27]),
        .O(ext_ram_data_OBUF[27]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[28]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [4]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[28]),
        .O(ext_ram_data_OBUF[28]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[29]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [5]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[29]),
        .O(ext_ram_data_OBUF[29]));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[2]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [2]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[2]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[30]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [6]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[30]),
        .O(ext_ram_data_OBUF[30]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[31]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [7]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[31]),
        .O(ext_ram_data_OBUF[31]));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[31]_inst_i_3 
       (.I0(\wb_wdata[31]_i_3_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(mem_aluop_i[2]),
        .O(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ext_ram_data_IOBUF[31]_inst_i_4 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .O(\ext_ram_data_TRI[0] ));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[3]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [3]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[4]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [4]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[4]));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[5]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [5]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[6]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [6]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \ext_ram_data_IOBUF[7]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [7]),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_data_OBUF[7]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[8]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [0]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[8]),
        .O(ext_ram_data_OBUF[8]));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \ext_ram_data_IOBUF[9]_inst_i_1 
       (.I0(\mem_store_data_reg[7]_0 [1]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .I3(\ext_ram_data_IOBUF[31]_inst_i_3_n_2 ),
        .I4(mem_store_data_i[9]),
        .O(ext_ram_data_OBUF[9]));
  LUT3 #(
    .INIT(8'hAE)) 
    ext_ram_oe_n_OBUF_inst_i_1
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .O(ext_ram_oe_n_OBUF));
  LUT3 #(
    .INIT(8'hEF)) 
    ext_ram_we_n_OBUF_inst_i_1
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(data_en),
        .I2(mem_aluop_i[3]),
        .O(ext_ram_we_n_OBUF));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ext_uart_tx[7]_i_1 
       (.I0(\ext_uart_tx[7]_i_2_n_2 ),
        .I1(\ext_uart_tx[7]_i_3_n_2 ),
        .I2(\ext_uart_tx[7]_i_4_n_2 ),
        .I3(\ext_uart_tx[7]_i_5_n_2 ),
        .I4(ext_uart_start_reg),
        .I5(data_wen),
        .O(E));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ext_uart_tx[7]_i_10 
       (.I0(mem_mem_addr_i[7]),
        .I1(mem_mem_addr_i[4]),
        .I2(mem_mem_addr_i[16]),
        .I3(data_en),
        .O(\ext_uart_tx[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \ext_uart_tx[7]_i_11 
       (.I0(mem_mem_addr_i[6]),
        .I1(mem_mem_addr_i[28]),
        .I2(mem_mem_addr_i[5]),
        .I3(data_en),
        .I4(mem_mem_addr_i[24]),
        .O(\ext_uart_tx[7]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ext_uart_tx[7]_i_2 
       (.I0(mem_mem_addr_i[3]),
        .I1(data_en),
        .I2(mem_mem_addr_i[17]),
        .I3(\ext_uart_tx[7]_i_7_n_2 ),
        .O(\ext_uart_tx[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ext_uart_tx[7]_i_3 
       (.I0(mem_mem_addr_i[1]),
        .I1(data_en),
        .I2(mem_mem_addr_i[22]),
        .I3(mem_mem_addr_i[15]),
        .I4(mem_mem_addr_i[18]),
        .I5(\ext_uart_tx[7]_i_8_n_2 ),
        .O(\ext_uart_tx[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \ext_uart_tx[7]_i_4 
       (.I0(mem_mem_addr_i[10]),
        .I1(data_en),
        .I2(mem_mem_addr_i[29]),
        .I3(mem_mem_addr_i[0]),
        .I4(mem_mem_addr_i[8]),
        .I5(\ext_uart_tx[7]_i_9_n_2 ),
        .O(\ext_uart_tx[7]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ext_uart_tx[7]_i_5 
       (.I0(mem_mem_addr_i[14]),
        .I1(data_en),
        .I2(mem_mem_addr_i[26]),
        .I3(mem_mem_addr_i[11]),
        .I4(\ext_uart_tx[7]_i_10_n_2 ),
        .I5(\ext_uart_tx[7]_i_11_n_2 ),
        .O(\ext_uart_tx[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ext_uart_tx[7]_i_6 
       (.I0(data_en),
        .I1(mem_aluop_i[3]),
        .O(data_wen));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \ext_uart_tx[7]_i_7 
       (.I0(mem_mem_addr_i[20]),
        .I1(mem_mem_addr_i[2]),
        .I2(mem_mem_addr_i[31]),
        .I3(data_en),
        .I4(mem_mem_addr_i[27]),
        .O(\ext_uart_tx[7]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ext_uart_tx[7]_i_8 
       (.I0(mem_mem_addr_i[12]),
        .I1(mem_mem_addr_i[30]),
        .I2(mem_mem_addr_i[23]),
        .I3(data_en),
        .I4(mem_mem_addr_i[21]),
        .O(\ext_uart_tx[7]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \ext_uart_tx[7]_i_9 
       (.I0(mem_mem_addr_i[9]),
        .I1(mem_mem_addr_i[13]),
        .I2(mem_mem_addr_i[25]),
        .I3(data_en),
        .I4(mem_mem_addr_i[19]),
        .O(\ext_uart_tx[7]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[0]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[0]),
        .O(\mem_aluop_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[10]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[10]),
        .O(\mem_aluop_reg[3]_0 [10]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[11]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[11]),
        .O(\mem_aluop_reg[3]_0 [11]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[12]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[12]),
        .O(\mem_aluop_reg[3]_0 [12]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[13]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[13]),
        .O(\mem_aluop_reg[3]_0 [13]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[14]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[14]),
        .O(\mem_aluop_reg[3]_0 [14]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[15]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[15]),
        .O(\mem_aluop_reg[3]_0 [15]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[16]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[16]),
        .O(\mem_aluop_reg[3]_0 [16]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[17]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[17]),
        .O(\mem_aluop_reg[3]_0 [17]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[18]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[18]),
        .O(\mem_aluop_reg[3]_0 [18]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[19]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[19]),
        .O(\mem_aluop_reg[3]_0 [19]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[1]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[1]),
        .O(\mem_aluop_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[20]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[20]),
        .O(\mem_aluop_reg[3]_0 [20]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[21]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[21]),
        .O(\mem_aluop_reg[3]_0 [21]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[22]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[22]),
        .O(\mem_aluop_reg[3]_0 [22]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[23]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[23]),
        .O(\mem_aluop_reg[3]_0 [23]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[24]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[24]),
        .O(\mem_aluop_reg[3]_0 [24]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[25]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[25]),
        .O(\mem_aluop_reg[3]_0 [25]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[26]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[26]),
        .O(\mem_aluop_reg[3]_0 [26]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[27]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[27]),
        .O(\mem_aluop_reg[3]_0 [27]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[28]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[28]),
        .O(\mem_aluop_reg[3]_0 [28]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[29]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[29]),
        .O(\mem_aluop_reg[3]_0 [29]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[2]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[2]),
        .O(\mem_aluop_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[30]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[30]),
        .O(\mem_aluop_reg[3]_0 [30]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[31]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[31]),
        .O(\mem_aluop_reg[3]_0 [31]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[3]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[3]),
        .O(\mem_aluop_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[4]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[4]),
        .O(\mem_aluop_reg[3]_0 [4]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[5]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[5]),
        .O(\mem_aluop_reg[3]_0 [5]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[6]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[6]),
        .O(\mem_aluop_reg[3]_0 [6]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[7]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[7]),
        .O(\mem_aluop_reg[3]_0 [7]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[8]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[8]),
        .O(\mem_aluop_reg[3]_0 [8]));
  LUT5 #(
    .INIT(32'hD0DF0000)) 
    \id_inst[9]_i_1 
       (.I0(mem_aluop_i[3]),
        .I1(data_en),
        .I2(inst_sel1),
        .I3(inst_en),
        .I4(base_ram_data_IBUF[9]),
        .O(\mem_aluop_reg[3]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[0] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [0]),
        .Q(mem_mem_addr_i[0]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[10] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [10]),
        .Q(mem_mem_addr_i[10]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[11] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [11]),
        .Q(mem_mem_addr_i[11]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[12] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [12]),
        .Q(mem_mem_addr_i[12]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[13] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [13]),
        .Q(mem_mem_addr_i[13]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[14] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [14]),
        .Q(mem_mem_addr_i[14]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[15] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [15]),
        .Q(mem_mem_addr_i[15]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[16] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [16]),
        .Q(mem_mem_addr_i[16]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[17] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [17]),
        .Q(mem_mem_addr_i[17]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[18] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [18]),
        .Q(mem_mem_addr_i[18]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[19] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [19]),
        .Q(mem_mem_addr_i[19]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[1] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [1]),
        .Q(mem_mem_addr_i[1]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[20] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [20]),
        .Q(mem_mem_addr_i[20]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[21] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [21]),
        .Q(mem_mem_addr_i[21]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[22] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [22]),
        .Q(mem_mem_addr_i[22]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[23] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [23]),
        .Q(mem_mem_addr_i[23]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[24] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [24]),
        .Q(mem_mem_addr_i[24]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[25] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [25]),
        .Q(mem_mem_addr_i[25]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[26] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [26]),
        .Q(mem_mem_addr_i[26]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[27] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [27]),
        .Q(mem_mem_addr_i[27]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[28] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [28]),
        .Q(mem_mem_addr_i[28]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[29] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [29]),
        .Q(mem_mem_addr_i[29]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[2] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [2]),
        .Q(mem_mem_addr_i[2]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[30] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [30]),
        .Q(mem_mem_addr_i[30]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[31] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [31]),
        .Q(mem_mem_addr_i[31]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[3] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [3]),
        .Q(mem_mem_addr_i[3]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[4] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [4]),
        .Q(mem_mem_addr_i[4]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[5] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [5]),
        .Q(mem_mem_addr_i[5]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[6] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [6]),
        .Q(mem_mem_addr_i[6]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[7] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [7]),
        .Q(mem_mem_addr_i[7]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[8] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [8]),
        .Q(mem_mem_addr_i[8]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_addr_reg[9] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_addr_reg[31]_0 [9]),
        .Q(mem_mem_addr_i[9]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[0] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [0]),
        .Q(mem_aluop_i[0]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[1] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [1]),
        .Q(mem_aluop_i[1]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[2] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [2]),
        .Q(mem_aluop_i[2]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[3] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [3]),
        .Q(mem_aluop_i[3]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[4] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [4]),
        .Q(mem_aluop_i[4]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[5] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [5]),
        .Q(mem_aluop_i[5]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[6] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [6]),
        .Q(mem_aluop_i[6]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_aluop_reg[7] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_aluop_reg[7]_0 [7]),
        .Q(mem_aluop_i[7]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[0] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [0]),
        .Q(\mem_store_data_reg[7]_0 [0]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[10] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [10]),
        .Q(mem_store_data_i[10]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[11] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [11]),
        .Q(mem_store_data_i[11]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[12] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [12]),
        .Q(mem_store_data_i[12]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[13] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [13]),
        .Q(mem_store_data_i[13]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[14] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [14]),
        .Q(mem_store_data_i[14]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[15] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [15]),
        .Q(mem_store_data_i[15]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[16] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [16]),
        .Q(mem_store_data_i[16]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[17] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [17]),
        .Q(mem_store_data_i[17]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[18] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [18]),
        .Q(mem_store_data_i[18]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[19] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [19]),
        .Q(mem_store_data_i[19]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[1] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [1]),
        .Q(\mem_store_data_reg[7]_0 [1]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[20] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [20]),
        .Q(mem_store_data_i[20]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[21] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [21]),
        .Q(mem_store_data_i[21]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[22] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [22]),
        .Q(mem_store_data_i[22]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[23] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [23]),
        .Q(mem_store_data_i[23]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[24] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [24]),
        .Q(mem_store_data_i[24]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[25] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [25]),
        .Q(mem_store_data_i[25]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[26] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [26]),
        .Q(mem_store_data_i[26]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[27] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [27]),
        .Q(mem_store_data_i[27]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[28] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [28]),
        .Q(mem_store_data_i[28]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[29] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [29]),
        .Q(mem_store_data_i[29]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[2] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [2]),
        .Q(\mem_store_data_reg[7]_0 [2]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[30] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [30]),
        .Q(mem_store_data_i[30]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[31] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [31]),
        .Q(mem_store_data_i[31]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[3] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [3]),
        .Q(\mem_store_data_reg[7]_0 [3]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[4] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [4]),
        .Q(\mem_store_data_reg[7]_0 [4]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[5] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [5]),
        .Q(\mem_store_data_reg[7]_0 [5]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[6] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [6]),
        .Q(\mem_store_data_reg[7]_0 [6]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[7] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [7]),
        .Q(\mem_store_data_reg[7]_0 [7]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[8] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [8]),
        .Q(mem_store_data_i[8]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_store_data_reg[9] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_store_data_reg[31]_0 [9]),
        .Q(mem_store_data_i[9]),
        .R(\mem_wd[4]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_wd[4]_i_1 
       (.I0(Q),
        .I1(inst_sel1),
        .O(\mem_wd[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_wd[4]_i_2 
       (.I0(Q),
        .I1(data_en),
        .I2(mem_mem_addr_i[22]),
        .I3(\mem_wd[4]_i_3_n_2 ),
        .I4(\mem_wd[4]_i_4_n_2 ),
        .I5(\mem_wd[4]_i_5_n_2 ),
        .O(reset_of_clk10M_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \mem_wd[4]_i_3 
       (.I0(mem_mem_addr_i[28]),
        .I1(mem_mem_addr_i[31]),
        .I2(\wb_wdata[31]_i_3_n_2 ),
        .I3(mem_aluop_i[2]),
        .I4(\mem_wd[4]_i_6_n_2 ),
        .I5(mem_mem_addr_i[24]),
        .O(\mem_wd[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    \mem_wd[4]_i_4 
       (.I0(mem_mem_addr_i[26]),
        .I1(mem_mem_addr_i[30]),
        .I2(mem_mem_addr_i[23]),
        .I3(\wb_wdata[31]_i_3_n_2 ),
        .I4(\mem_wd[4]_i_7_n_2 ),
        .I5(mem_mem_addr_i[29]),
        .O(\mem_wd[4]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h00C3000000820000)) 
    \mem_wd[4]_i_5 
       (.I0(mem_mem_addr_i[27]),
        .I1(mem_aluop_i[0]),
        .I2(mem_aluop_i[1]),
        .I3(mem_aluop_i[2]),
        .I4(\wb_wdata[31]_i_3_n_2 ),
        .I5(mem_mem_addr_i[25]),
        .O(\mem_wd[4]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_wd[4]_i_6 
       (.I0(mem_aluop_i[0]),
        .I1(mem_aluop_i[1]),
        .O(\mem_wd[4]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h41)) 
    \mem_wd[4]_i_7 
       (.I0(mem_aluop_i[2]),
        .I1(mem_aluop_i[1]),
        .I2(mem_aluop_i[0]),
        .O(\mem_wd[4]_i_7_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wd_reg[0] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wd_reg[4]_1 [0]),
        .Q(\mem_wd_reg[4]_0 [0]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wd_reg[1] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wd_reg[4]_1 [1]),
        .Q(\mem_wd_reg[4]_0 [1]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wd_reg[2] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wd_reg[4]_1 [2]),
        .Q(\mem_wd_reg[4]_0 [2]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wd_reg[3] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wd_reg[4]_1 [3]),
        .Q(\mem_wd_reg[4]_0 [3]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wd_reg[4] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wd_reg[4]_1 [4]),
        .Q(\mem_wd_reg[4]_0 [4]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[0] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [0]),
        .Q(mem_wdata_i[0]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[10] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [10]),
        .Q(mem_wdata_i[10]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[11] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [11]),
        .Q(mem_wdata_i[11]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[12] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [12]),
        .Q(mem_wdata_i[12]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[13] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [13]),
        .Q(mem_wdata_i[13]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[14] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [14]),
        .Q(mem_wdata_i[14]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[15] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [15]),
        .Q(mem_wdata_i[15]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[16] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [16]),
        .Q(mem_wdata_i[16]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[17] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [17]),
        .Q(mem_wdata_i[17]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[18] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [18]),
        .Q(mem_wdata_i[18]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[19] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [19]),
        .Q(mem_wdata_i[19]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[1] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [1]),
        .Q(mem_wdata_i[1]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[20] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [20]),
        .Q(mem_wdata_i[20]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[21] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [21]),
        .Q(mem_wdata_i[21]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[22] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [22]),
        .Q(mem_wdata_i[22]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[23] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [23]),
        .Q(mem_wdata_i[23]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[24] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [24]),
        .Q(mem_wdata_i[24]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[25] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [25]),
        .Q(mem_wdata_i[25]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[26] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [26]),
        .Q(mem_wdata_i[26]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[27] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [27]),
        .Q(mem_wdata_i[27]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[28] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [28]),
        .Q(mem_wdata_i[28]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[29] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [29]),
        .Q(mem_wdata_i[29]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[2] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [2]),
        .Q(mem_wdata_i[2]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[30] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [30]),
        .Q(mem_wdata_i[30]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[31] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [31]),
        .Q(mem_wdata_i[31]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[3] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [3]),
        .Q(mem_wdata_i[3]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[4] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [4]),
        .Q(mem_wdata_i[4]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[5] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [5]),
        .Q(mem_wdata_i[5]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[6] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [6]),
        .Q(mem_wdata_i[6]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[7] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [7]),
        .Q(mem_wdata_i[7]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[8] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [8]),
        .Q(mem_wdata_i[8]),
        .R(\mem_wd[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_wdata_reg[9] 
       (.C(clk_50M),
        .CE(reset_of_clk10M_reg_6),
        .D(\mem_wdata_reg[31]_0 [9]),
        .Q(mem_wdata_i[9]),
        .R(\mem_wd[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFEEEFE)) 
    mem_wreg_i_1
       (.I0(Q),
        .I1(inst_sel1),
        .I2(mem_wreg_i),
        .I3(reset_of_clk10M_reg_6),
        .I4(ex_wreg_o),
        .O(mem_wreg_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    mem_wreg_reg
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wreg_i_1_n_2),
        .Q(mem_wreg_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h006F00F6)) 
    \reg1_o_reg[22]_i_11 
       (.I0(\mem_wd_reg[4]_0 [0]),
        .I1(\reg1_o_reg[22]_i_4_0 [5]),
        .I2(\mem_wd_reg[4]_0 [1]),
        .I3(Q),
        .I4(\reg1_o_reg[22]_i_4_0 [6]),
        .O(\reg1_o_reg[22]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h006F00F6)) 
    \reg1_o_reg[22]_i_12 
       (.I0(\mem_wd_reg[4]_0 [3]),
        .I1(\reg1_o_reg[22]_i_4_0 [8]),
        .I2(\mem_wd_reg[4]_0 [4]),
        .I3(Q),
        .I4(\reg1_o_reg[22]_i_4_0 [9]),
        .O(\reg1_o_reg[22]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg1_o_reg[22]_i_13 
       (.I0(\mem_wd_reg[4]_0 [2]),
        .I1(Q),
        .O(mem_wd_o));
  LUT6 #(
    .INIT(64'h0000000002000002)) 
    \reg1_o_reg[22]_i_4 
       (.I0(\reg1_o_reg[22]_i_1 ),
        .I1(\reg1_o_reg[22]_i_11_n_2 ),
        .I2(\reg1_o_reg[22]_i_12_n_2 ),
        .I3(ADDRA),
        .I4(mem_wd_o),
        .I5(mem_wreg_i),
        .O(mem_wreg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAE)) 
    \reg1_o_reg[31]_i_9 
       (.I0(mem_wreg_i),
        .I1(\mem_wd_reg[4]_0 [2]),
        .I2(Q),
        .I3(\reg1_o_reg[22]_i_4_0 [7]),
        .I4(\reg1_o_reg[22]_i_12_n_2 ),
        .I5(\reg1_o_reg[22]_i_11_n_2 ),
        .O(mem_wreg_reg_3));
  LUT6 #(
    .INIT(64'h0000000002000002)) 
    \reg2_o_reg[22]_i_2 
       (.I0(\reg2_o_reg[22]_i_1 ),
        .I1(\reg2_o_reg[22]_i_4_n_2 ),
        .I2(\reg2_o_reg[22]_i_5_n_2 ),
        .I3(reg2_addr),
        .I4(mem_wd_o),
        .I5(mem_wreg_i),
        .O(mem_wreg_reg_0));
  LUT5 #(
    .INIT(32'h006F00F6)) 
    \reg2_o_reg[22]_i_4 
       (.I0(\mem_wd_reg[4]_0 [0]),
        .I1(\reg1_o_reg[22]_i_4_0 [0]),
        .I2(\mem_wd_reg[4]_0 [1]),
        .I3(Q),
        .I4(\reg1_o_reg[22]_i_4_0 [1]),
        .O(\reg2_o_reg[22]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h006F00F6)) 
    \reg2_o_reg[22]_i_5 
       (.I0(\mem_wd_reg[4]_0 [3]),
        .I1(\reg1_o_reg[22]_i_4_0 [3]),
        .I2(\mem_wd_reg[4]_0 [4]),
        .I3(Q),
        .I4(\reg1_o_reg[22]_i_4_0 [4]),
        .O(\reg2_o_reg[22]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAE)) 
    \reg2_o_reg[31]_i_9 
       (.I0(mem_wreg_i),
        .I1(\mem_wd_reg[4]_0 [2]),
        .I2(Q),
        .I3(\reg1_o_reg[22]_i_4_0 [2]),
        .I4(\reg2_o_reg[22]_i_5_n_2 ),
        .I5(\reg2_o_reg[22]_i_4_n_2 ),
        .O(mem_wreg_reg_1));
  LUT6 #(
    .INIT(64'h4044444045454545)) 
    \wb_wdata[0]_i_1 
       (.I0(Q),
        .I1(mem_wdata_i[0]),
        .I2(\wb_wdata[6]_i_2_n_2 ),
        .I3(mem_aluop_i[0]),
        .I4(mem_aluop_i[1]),
        .I5(\wb_wdata[0]_i_2_n_2 ),
        .O(reset_of_clk10M_reg));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFFD00)) 
    \wb_wdata[0]_i_2 
       (.I0(data_rdata[0]),
        .I1(mem_mem_addr_i[1]),
        .I2(mem_mem_addr_i[0]),
        .I3(\wb_wdata[0]_i_4_n_2 ),
        .I4(mem_aluop_i[0]),
        .I5(mem_aluop_i[1]),
        .O(\wb_wdata[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[0]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[0]),
        .O(data_rdata[0]));
  LUT5 #(
    .INIT(32'h305F3F5F)) 
    \wb_wdata[0]_i_4 
       (.I0(data_rdata[16]),
        .I1(data_rdata[24]),
        .I2(mem_mem_addr_i[1]),
        .I3(mem_mem_addr_i[0]),
        .I4(data_rdata[8]),
        .O(\wb_wdata[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[10]_i_1 
       (.I0(\wb_wdata[10]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[10]),
        .O(mem_wdata_o[3]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[10]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[10]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[10]),
        .O(\wb_wdata[10]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[10]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[10]),
        .O(data_rdata[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[11]_i_1 
       (.I0(\wb_wdata[11]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[11]),
        .O(mem_wdata_o[4]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[11]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[11]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[11]),
        .O(\wb_wdata[11]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[11]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[11]),
        .O(data_rdata[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[12]_i_1 
       (.I0(\wb_wdata[12]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[12]),
        .O(mem_wdata_o[5]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[12]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[12]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[12]),
        .O(\wb_wdata[12]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[12]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[12]),
        .O(data_rdata[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[13]_i_1 
       (.I0(\wb_wdata[13]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[13]),
        .O(mem_wdata_o[6]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[13]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[13]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[13]),
        .O(\wb_wdata[13]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[13]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[13]),
        .O(data_rdata[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[14]_i_1 
       (.I0(\wb_wdata[14]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[14]),
        .O(mem_wdata_o[7]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[14]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[14]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[14]),
        .O(\wb_wdata[14]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[14]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[14]),
        .O(data_rdata[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[15]_i_1 
       (.I0(\wb_wdata[15]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[15]),
        .O(mem_wdata_o[8]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[15]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[15]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[15]),
        .O(\wb_wdata[15]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[15]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[15]),
        .O(data_rdata[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[16]_i_1 
       (.I0(\wb_wdata[16]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[16]),
        .O(mem_wdata_o[9]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[16]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[16]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[16]),
        .O(\wb_wdata[16]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[16]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[16]),
        .O(data_rdata[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[17]_i_1 
       (.I0(\wb_wdata[17]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[17]),
        .O(mem_wdata_o[10]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[17]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[17]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[17]),
        .O(\wb_wdata[17]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[17]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[17]),
        .O(data_rdata[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[18]_i_1 
       (.I0(\wb_wdata[18]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[18]),
        .O(mem_wdata_o[11]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[18]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[18]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[18]),
        .O(\wb_wdata[18]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[18]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[18]),
        .O(data_rdata[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[19]_i_1 
       (.I0(\wb_wdata[19]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[19]),
        .O(mem_wdata_o[12]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[19]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[19]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[19]),
        .O(\wb_wdata[19]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[19]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[19]),
        .O(data_rdata[19]));
  LUT6 #(
    .INIT(64'h4044444045454545)) 
    \wb_wdata[1]_i_1 
       (.I0(Q),
        .I1(mem_wdata_i[1]),
        .I2(\wb_wdata[6]_i_2_n_2 ),
        .I3(mem_aluop_i[0]),
        .I4(mem_aluop_i[1]),
        .I5(\wb_wdata[1]_i_2_n_2 ),
        .O(reset_of_clk10M_reg_0));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFFD00)) 
    \wb_wdata[1]_i_2 
       (.I0(data_rdata[1]),
        .I1(mem_mem_addr_i[1]),
        .I2(mem_mem_addr_i[0]),
        .I3(\wb_wdata[1]_i_4_n_2 ),
        .I4(mem_aluop_i[0]),
        .I5(mem_aluop_i[1]),
        .O(\wb_wdata[1]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[1]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[1]),
        .O(data_rdata[1]));
  LUT5 #(
    .INIT(32'h305F3F5F)) 
    \wb_wdata[1]_i_4 
       (.I0(data_rdata[17]),
        .I1(data_rdata[25]),
        .I2(mem_mem_addr_i[1]),
        .I3(mem_mem_addr_i[0]),
        .I4(data_rdata[9]),
        .O(\wb_wdata[1]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[20]_i_1 
       (.I0(\wb_wdata[20]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[20]),
        .O(mem_wdata_o[13]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[20]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[20]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[20]),
        .O(\wb_wdata[20]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[20]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[20]),
        .O(data_rdata[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[21]_i_1 
       (.I0(\wb_wdata[21]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[21]),
        .O(mem_wdata_o[14]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[21]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[21]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[21]),
        .O(\wb_wdata[21]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[21]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[21]),
        .O(data_rdata[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[22]_i_1 
       (.I0(\wb_wdata[22]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[22]),
        .O(mem_wdata_o[15]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[22]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[22]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[22]),
        .O(\wb_wdata[22]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[22]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[22]),
        .O(data_rdata[22]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[23]_i_1 
       (.I0(\wb_wdata[23]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[23]),
        .O(mem_wdata_o[16]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[23]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[23]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[23]),
        .O(\wb_wdata[23]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[23]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[23]),
        .O(data_rdata[23]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[24]_i_1 
       (.I0(\wb_wdata[24]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[24]),
        .O(mem_wdata_o[17]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[24]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[24]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[24]),
        .O(\wb_wdata[24]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[24]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[24]),
        .O(data_rdata[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[25]_i_1 
       (.I0(\wb_wdata[25]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[25]),
        .O(mem_wdata_o[18]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[25]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[25]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[25]),
        .O(\wb_wdata[25]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[25]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[25]),
        .O(data_rdata[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[26]_i_1 
       (.I0(\wb_wdata[26]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[26]),
        .O(mem_wdata_o[19]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[26]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[26]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[26]),
        .O(\wb_wdata[26]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[26]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[26]),
        .O(data_rdata[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[27]_i_1 
       (.I0(\wb_wdata[27]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[27]),
        .O(mem_wdata_o[20]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[27]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[27]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[27]),
        .O(\wb_wdata[27]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[27]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[27]),
        .O(data_rdata[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[28]_i_1 
       (.I0(\wb_wdata[28]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[28]),
        .O(mem_wdata_o[21]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[28]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[28]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[28]),
        .O(\wb_wdata[28]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[28]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[28]),
        .O(data_rdata[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[29]_i_1 
       (.I0(\wb_wdata[29]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[29]),
        .O(mem_wdata_o[22]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[29]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[29]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[29]),
        .O(\wb_wdata[29]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[29]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[29]),
        .O(data_rdata[29]));
  LUT6 #(
    .INIT(64'h4044444045454545)) 
    \wb_wdata[2]_i_1 
       (.I0(Q),
        .I1(mem_wdata_i[2]),
        .I2(\wb_wdata[6]_i_2_n_2 ),
        .I3(mem_aluop_i[0]),
        .I4(mem_aluop_i[1]),
        .I5(\wb_wdata[2]_i_2_n_2 ),
        .O(reset_of_clk10M_reg_1));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFFD00)) 
    \wb_wdata[2]_i_2 
       (.I0(data_rdata[2]),
        .I1(mem_mem_addr_i[1]),
        .I2(mem_mem_addr_i[0]),
        .I3(\wb_wdata[2]_i_4_n_2 ),
        .I4(mem_aluop_i[0]),
        .I5(mem_aluop_i[1]),
        .O(\wb_wdata[2]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[2]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[2]),
        .O(data_rdata[2]));
  LUT5 #(
    .INIT(32'h305F3F5F)) 
    \wb_wdata[2]_i_4 
       (.I0(data_rdata[18]),
        .I1(data_rdata[26]),
        .I2(mem_mem_addr_i[1]),
        .I3(mem_mem_addr_i[0]),
        .I4(data_rdata[10]),
        .O(\wb_wdata[2]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[30]_i_1 
       (.I0(\wb_wdata[30]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[30]),
        .O(mem_wdata_o[23]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[30]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[30]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[30]),
        .O(\wb_wdata[30]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[30]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[30]),
        .O(data_rdata[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[31]_i_1 
       (.I0(\wb_wdata[31]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[31]),
        .O(mem_wdata_o[24]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[31]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[31]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[31]),
        .O(\wb_wdata[31]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \wb_wdata[31]_i_3 
       (.I0(mem_aluop_i[6]),
        .I1(mem_aluop_i[5]),
        .I2(mem_aluop_i[7]),
        .I3(mem_aluop_i[4]),
        .I4(Q),
        .O(\wb_wdata[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \wb_wdata[31]_i_4 
       (.I0(Q),
        .I1(mem_aluop_i[6]),
        .I2(mem_aluop_i[5]),
        .I3(mem_aluop_i[7]),
        .I4(mem_aluop_i[4]),
        .O(\wb_wdata[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \wb_wdata[31]_i_5 
       (.I0(data_rdata[23]),
        .I1(data_rdata[31]),
        .I2(data_rdata[7]),
        .I3(mem_mem_addr_i[0]),
        .I4(mem_mem_addr_i[1]),
        .I5(data_rdata[15]),
        .O(\wb_wdata[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[31]_i_6 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[31]),
        .O(data_rdata[31]));
  LUT2 #(
    .INIT(4'h1)) 
    \wb_wdata[31]_i_7 
       (.I0(mem_aluop_i[3]),
        .I1(mem_aluop_i[2]),
        .O(\wb_wdata[31]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h4044444045454545)) 
    \wb_wdata[3]_i_1 
       (.I0(Q),
        .I1(mem_wdata_i[3]),
        .I2(\wb_wdata[6]_i_2_n_2 ),
        .I3(mem_aluop_i[0]),
        .I4(mem_aluop_i[1]),
        .I5(\wb_wdata[3]_i_2_n_2 ),
        .O(reset_of_clk10M_reg_2));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFFD00)) 
    \wb_wdata[3]_i_2 
       (.I0(data_rdata[3]),
        .I1(mem_mem_addr_i[1]),
        .I2(mem_mem_addr_i[0]),
        .I3(\wb_wdata[3]_i_4_n_2 ),
        .I4(mem_aluop_i[0]),
        .I5(mem_aluop_i[1]),
        .O(\wb_wdata[3]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[3]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[3]),
        .O(data_rdata[3]));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \wb_wdata[3]_i_4 
       (.I0(data_rdata[11]),
        .I1(data_rdata[19]),
        .I2(mem_mem_addr_i[1]),
        .I3(mem_mem_addr_i[0]),
        .I4(data_rdata[27]),
        .O(\wb_wdata[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h4044444045454545)) 
    \wb_wdata[4]_i_1 
       (.I0(Q),
        .I1(mem_wdata_i[4]),
        .I2(\wb_wdata[6]_i_2_n_2 ),
        .I3(mem_aluop_i[0]),
        .I4(mem_aluop_i[1]),
        .I5(\wb_wdata[4]_i_2_n_2 ),
        .O(reset_of_clk10M_reg_3));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFFD00)) 
    \wb_wdata[4]_i_2 
       (.I0(data_rdata[4]),
        .I1(mem_mem_addr_i[1]),
        .I2(mem_mem_addr_i[0]),
        .I3(\wb_wdata[4]_i_4_n_2 ),
        .I4(mem_aluop_i[0]),
        .I5(mem_aluop_i[1]),
        .O(\wb_wdata[4]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[4]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[4]),
        .O(data_rdata[4]));
  LUT5 #(
    .INIT(32'h305F3F5F)) 
    \wb_wdata[4]_i_4 
       (.I0(data_rdata[20]),
        .I1(data_rdata[28]),
        .I2(mem_mem_addr_i[1]),
        .I3(mem_mem_addr_i[0]),
        .I4(data_rdata[12]),
        .O(\wb_wdata[4]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h4044444045454545)) 
    \wb_wdata[5]_i_1 
       (.I0(Q),
        .I1(mem_wdata_i[5]),
        .I2(\wb_wdata[6]_i_2_n_2 ),
        .I3(mem_aluop_i[0]),
        .I4(mem_aluop_i[1]),
        .I5(\wb_wdata[5]_i_2_n_2 ),
        .O(reset_of_clk10M_reg_4));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFFD00)) 
    \wb_wdata[5]_i_2 
       (.I0(data_rdata[5]),
        .I1(mem_mem_addr_i[1]),
        .I2(mem_mem_addr_i[0]),
        .I3(\wb_wdata[5]_i_4_n_2 ),
        .I4(mem_aluop_i[0]),
        .I5(mem_aluop_i[1]),
        .O(\wb_wdata[5]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[5]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[5]),
        .O(data_rdata[5]));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \wb_wdata[5]_i_4 
       (.I0(data_rdata[29]),
        .I1(data_rdata[21]),
        .I2(mem_mem_addr_i[1]),
        .I3(mem_mem_addr_i[0]),
        .I4(data_rdata[13]),
        .O(\wb_wdata[5]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h4044444045454545)) 
    \wb_wdata[6]_i_1 
       (.I0(Q),
        .I1(mem_wdata_i[6]),
        .I2(\wb_wdata[6]_i_2_n_2 ),
        .I3(mem_aluop_i[0]),
        .I4(mem_aluop_i[1]),
        .I5(\wb_wdata[6]_i_3_n_2 ),
        .O(reset_of_clk10M_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \wb_wdata[6]_i_2 
       (.I0(mem_aluop_i[2]),
        .I1(mem_aluop_i[3]),
        .I2(mem_aluop_i[6]),
        .I3(mem_aluop_i[5]),
        .I4(mem_aluop_i[7]),
        .I5(mem_aluop_i[4]),
        .O(\wb_wdata[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFFD00)) 
    \wb_wdata[6]_i_3 
       (.I0(data_rdata[6]),
        .I1(mem_mem_addr_i[1]),
        .I2(mem_mem_addr_i[0]),
        .I3(\wb_wdata[6]_i_5_n_2 ),
        .I4(mem_aluop_i[0]),
        .I5(mem_aluop_i[1]),
        .O(\wb_wdata[6]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[6]_i_4 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[6]),
        .O(data_rdata[6]));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \wb_wdata[6]_i_5 
       (.I0(data_rdata[30]),
        .I1(data_rdata[22]),
        .I2(mem_mem_addr_i[1]),
        .I3(mem_mem_addr_i[0]),
        .I4(data_rdata[14]),
        .O(\wb_wdata[6]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[7]_i_1 
       (.I0(\wb_wdata[7]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[7]),
        .O(mem_wdata_o[0]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[7]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[7]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[7]),
        .O(\wb_wdata[7]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[7]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[7]),
        .O(data_rdata[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[8]_i_1 
       (.I0(\wb_wdata[8]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[8]),
        .O(mem_wdata_o[1]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[8]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[8]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[8]),
        .O(\wb_wdata[8]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[8]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[8]),
        .O(data_rdata[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_wdata[9]_i_1 
       (.I0(\wb_wdata[9]_i_2_n_2 ),
        .I1(\wb_wdata[31]_i_3_n_2 ),
        .I2(\wb_wdata[31]_i_4_n_2 ),
        .I3(mem_wdata_i[9]),
        .O(mem_wdata_o[2]));
  LUT6 #(
    .INIT(64'h1098000076FEFFFF)) 
    \wb_wdata[9]_i_2 
       (.I0(mem_aluop_i[1]),
        .I1(mem_aluop_i[0]),
        .I2(\wb_wdata[31]_i_5_n_2 ),
        .I3(data_rdata[9]),
        .I4(\wb_wdata[31]_i_7_n_2 ),
        .I5(mem_wdata_i[9]),
        .O(\wb_wdata[9]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5100)) 
    \wb_wdata[9]_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_2 ),
        .I1(mem_aluop_i[3]),
        .I2(data_en),
        .I3(ext_ram_data_IBUF[9]),
        .O(data_rdata[9]));
endmodule

module id
   (\id_pc_reg[31] ,
    O,
    \id_pc_reg[8] ,
    \id_pc_reg[12] ,
    \id_pc_reg[16] ,
    \id_inst_reg[15] ,
    \id_inst_reg[15]_0 ,
    \id_pc_reg[28] ,
    \id_pc_reg[31]_0 ,
    \id_pc_reg[31]_1 ,
    D,
    reset_of_clk10M_reg,
    reset_of_clk10M_reg_0,
    reset_of_clk10M_reg_1,
    reset_of_clk10M_reg_2,
    reset_of_clk10M_reg_3,
    reset_of_clk10M_reg_4,
    reset_of_clk10M_reg_5,
    reset_of_clk10M_reg_6,
    \id_inst_reg[26] ,
    reset_of_clk10M_reg_7,
    reset_of_clk10M_reg_8,
    \id_inst_reg[26]_0 ,
    \id_inst_reg[26]_1 ,
    reset_of_clk10M_reg_9,
    reset_of_clk10M_reg_10,
    \id_inst_reg[26]_2 ,
    reset_of_clk10M_reg_11,
    reset_of_clk10M_reg_12,
    \id_inst_reg[26]_3 ,
    reset_of_clk10M_reg_13,
    reset_of_clk10M_reg_14,
    reset_of_clk10M_reg_15,
    reset_of_clk10M_reg_16,
    \id_inst_reg[26]_4 ,
    reset_of_clk10M_reg_17,
    reset_of_clk10M_reg_18,
    reset_of_clk10M_reg_19,
    \id_inst_reg[26]_5 ,
    reset_of_clk10M_reg_20,
    reset_of_clk10M_reg_21,
    \id_inst_reg[28] ,
    \id_inst_reg[29] ,
    reset_of_clk10M_reg_22,
    reset_of_clk10M_reg_23,
    CO,
    \pc[0]_i_26_0 ,
    Q,
    S,
    DI,
    \pc[17]_i_13 ,
    \ex_link_addr_reg[5] ,
    \ex_link_addr_reg[2] ,
    \pc[29]_i_4 ,
    \pc[29]_i_4_0 ,
    \pc[25]_i_2 ,
    \pc[1]_i_8 ,
    \pc[1]_i_11 ,
    \ex_reg1_reg[31] ,
    \ex_reg1_reg[31]_0 ,
    \ex_reg1_reg[0] ,
    \ex_reg2_reg[31] ,
    \ex_reg2_reg[31]_0 );
  output [4:0]\id_pc_reg[31] ;
  output [3:0]O;
  output [3:0]\id_pc_reg[8] ;
  output [3:0]\id_pc_reg[12] ;
  output [3:0]\id_pc_reg[16] ;
  output [3:0]\id_inst_reg[15] ;
  output [3:0]\id_inst_reg[15]_0 ;
  output [2:0]\id_pc_reg[28] ;
  output [2:0]\id_pc_reg[31]_0 ;
  output [1:0]\id_pc_reg[31]_1 ;
  output [27:0]D;
  output reset_of_clk10M_reg;
  output [31:0]reset_of_clk10M_reg_0;
  output reset_of_clk10M_reg_1;
  output reset_of_clk10M_reg_2;
  output reset_of_clk10M_reg_3;
  output reset_of_clk10M_reg_4;
  output reset_of_clk10M_reg_5;
  output reset_of_clk10M_reg_6;
  output \id_inst_reg[26] ;
  output reset_of_clk10M_reg_7;
  output reset_of_clk10M_reg_8;
  output \id_inst_reg[26]_0 ;
  output \id_inst_reg[26]_1 ;
  output reset_of_clk10M_reg_9;
  output reset_of_clk10M_reg_10;
  output \id_inst_reg[26]_2 ;
  output reset_of_clk10M_reg_11;
  output reset_of_clk10M_reg_12;
  output \id_inst_reg[26]_3 ;
  output reset_of_clk10M_reg_13;
  output reset_of_clk10M_reg_14;
  output reset_of_clk10M_reg_15;
  output reset_of_clk10M_reg_16;
  output \id_inst_reg[26]_4 ;
  output reset_of_clk10M_reg_17;
  output reset_of_clk10M_reg_18;
  output reset_of_clk10M_reg_19;
  output \id_inst_reg[26]_5 ;
  output reset_of_clk10M_reg_20;
  output reset_of_clk10M_reg_21;
  output \id_inst_reg[28] ;
  output \id_inst_reg[29] ;
  output reset_of_clk10M_reg_22;
  output [31:0]reset_of_clk10M_reg_23;
  output [0:0]CO;
  output [0:0]\pc[0]_i_26_0 ;
  input [30:0]Q;
  input [0:0]S;
  input [1:0]DI;
  input [1:0]\pc[17]_i_13 ;
  input [0:0]\ex_link_addr_reg[5] ;
  input \ex_link_addr_reg[2] ;
  input \pc[29]_i_4 ;
  input \pc[29]_i_4_0 ;
  input [16:0]\pc[25]_i_2 ;
  input \pc[1]_i_8 ;
  input \pc[1]_i_11 ;
  input [31:0]\ex_reg1_reg[31] ;
  input [0:0]\ex_reg1_reg[31]_0 ;
  input \ex_reg1_reg[0] ;
  input [31:0]\ex_reg2_reg[31] ;
  input [0:0]\ex_reg2_reg[31]_0 ;

  wire [0:0]CO;
  wire [27:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [30:0]Q;
  wire [0:0]S;
  wire br_addr_o0_carry__0_i_1_n_2;
  wire br_addr_o0_carry__0_i_2_n_2;
  wire br_addr_o0_carry__0_i_3_n_2;
  wire br_addr_o0_carry__0_i_4_n_2;
  wire br_addr_o0_carry__0_n_2;
  wire br_addr_o0_carry__1_i_1_n_2;
  wire br_addr_o0_carry__1_i_2_n_2;
  wire br_addr_o0_carry__1_i_3_n_2;
  wire br_addr_o0_carry__1_i_4_n_2;
  wire br_addr_o0_carry__1_n_2;
  wire br_addr_o0_carry__2_i_1_n_2;
  wire br_addr_o0_carry__2_i_2_n_2;
  wire br_addr_o0_carry__2_i_3_n_2;
  wire br_addr_o0_carry__2_i_4_n_2;
  wire br_addr_o0_carry__2_n_2;
  wire br_addr_o0_carry__3_i_2_n_2;
  wire br_addr_o0_carry__3_i_3_n_2;
  wire br_addr_o0_carry__3_n_2;
  wire br_addr_o0_carry__4_i_1_n_2;
  wire br_addr_o0_carry__4_i_2_n_2;
  wire br_addr_o0_carry__4_i_3_n_2;
  wire br_addr_o0_carry__4_i_4_n_2;
  wire br_addr_o0_carry__4_n_2;
  wire br_addr_o0_carry__5_i_1_n_2;
  wire br_addr_o0_carry__5_i_2_n_2;
  wire br_addr_o0_carry__5_i_3_n_2;
  wire br_addr_o0_carry__5_i_4_n_2;
  wire br_addr_o0_carry__5_n_2;
  wire br_addr_o0_carry__5_n_6;
  wire br_addr_o0_carry__6_i_1_n_2;
  wire br_addr_o0_carry__6_i_2_n_2;
  wire br_addr_o0_carry__6_i_3_n_2;
  wire br_addr_o0_carry_i_1_n_2;
  wire br_addr_o0_carry_i_2_n_2;
  wire br_addr_o0_carry_i_3_n_2;
  wire br_addr_o0_carry_n_2;
  wire \ex_link_addr_reg[2] ;
  wire [0:0]\ex_link_addr_reg[5] ;
  wire \ex_reg1_reg[0] ;
  wire [31:0]\ex_reg1_reg[31] ;
  wire [0:0]\ex_reg1_reg[31]_0 ;
  wire [31:0]\ex_reg2_reg[31] ;
  wire [0:0]\ex_reg2_reg[31]_0 ;
  wire [3:0]\id_inst_reg[15] ;
  wire [3:0]\id_inst_reg[15]_0 ;
  wire \id_inst_reg[26] ;
  wire \id_inst_reg[26]_0 ;
  wire \id_inst_reg[26]_1 ;
  wire \id_inst_reg[26]_2 ;
  wire \id_inst_reg[26]_3 ;
  wire \id_inst_reg[26]_4 ;
  wire \id_inst_reg[26]_5 ;
  wire \id_inst_reg[28] ;
  wire \id_inst_reg[29] ;
  wire [3:0]\id_pc_reg[12] ;
  wire [3:0]\id_pc_reg[16] ;
  wire [2:0]\id_pc_reg[28] ;
  wire [4:0]\id_pc_reg[31] ;
  wire [2:0]\id_pc_reg[31]_0 ;
  wire [1:0]\id_pc_reg[31]_1 ;
  wire [3:0]\id_pc_reg[8] ;
  wire \pc[0]_i_14_n_2 ;
  wire \pc[0]_i_15_n_2 ;
  wire \pc[0]_i_16_n_2 ;
  wire \pc[0]_i_20_n_2 ;
  wire \pc[0]_i_21_n_2 ;
  wire \pc[0]_i_22_n_2 ;
  wire \pc[0]_i_24_n_2 ;
  wire \pc[0]_i_25_n_2 ;
  wire [0:0]\pc[0]_i_26_0 ;
  wire \pc[0]_i_26_n_2 ;
  wire \pc[0]_i_27_n_2 ;
  wire \pc[0]_i_28_n_2 ;
  wire \pc[0]_i_29_n_2 ;
  wire \pc[0]_i_30_n_2 ;
  wire \pc[0]_i_31_n_2 ;
  wire \pc[0]_i_33_n_2 ;
  wire \pc[0]_i_34_n_2 ;
  wire \pc[0]_i_35_n_2 ;
  wire \pc[0]_i_36_n_2 ;
  wire \pc[0]_i_38_n_2 ;
  wire \pc[0]_i_39_n_2 ;
  wire \pc[0]_i_40_n_2 ;
  wire \pc[0]_i_41_n_2 ;
  wire \pc[0]_i_42_n_2 ;
  wire \pc[0]_i_43_n_2 ;
  wire \pc[0]_i_44_n_2 ;
  wire \pc[0]_i_45_n_2 ;
  wire \pc[0]_i_46_n_2 ;
  wire \pc[0]_i_47_n_2 ;
  wire \pc[0]_i_48_n_2 ;
  wire \pc[0]_i_49_n_2 ;
  wire [1:0]\pc[17]_i_13 ;
  wire \pc[1]_i_11 ;
  wire \pc[1]_i_8 ;
  wire [16:0]\pc[25]_i_2 ;
  wire \pc[29]_i_4 ;
  wire \pc[29]_i_4_0 ;
  wire [28:1]pc_plus_4;
  wire pc_plus_4_carry__0_n_2;
  wire pc_plus_4_carry__1_n_2;
  wire pc_plus_4_carry__2_n_2;
  wire pc_plus_4_carry__3_n_2;
  wire pc_plus_4_carry__4_n_2;
  wire pc_plus_4_carry__5_n_2;
  wire pc_plus_4_carry_n_2;
  wire pc_plus_8_carry__0_n_2;
  wire pc_plus_8_carry__0_n_6;
  wire pc_plus_8_carry__0_n_7;
  wire pc_plus_8_carry__0_n_8;
  wire pc_plus_8_carry__0_n_9;
  wire pc_plus_8_carry__1_n_2;
  wire pc_plus_8_carry__1_n_6;
  wire pc_plus_8_carry__1_n_7;
  wire pc_plus_8_carry__1_n_8;
  wire pc_plus_8_carry__1_n_9;
  wire pc_plus_8_carry__2_n_2;
  wire pc_plus_8_carry__2_n_6;
  wire pc_plus_8_carry__2_n_7;
  wire pc_plus_8_carry__2_n_8;
  wire pc_plus_8_carry__2_n_9;
  wire pc_plus_8_carry__3_n_2;
  wire pc_plus_8_carry__3_n_6;
  wire pc_plus_8_carry__3_n_7;
  wire pc_plus_8_carry__3_n_8;
  wire pc_plus_8_carry__3_n_9;
  wire pc_plus_8_carry__4_n_2;
  wire pc_plus_8_carry__4_n_6;
  wire pc_plus_8_carry__4_n_7;
  wire pc_plus_8_carry__4_n_8;
  wire pc_plus_8_carry__4_n_9;
  wire pc_plus_8_carry__5_n_2;
  wire pc_plus_8_carry__5_n_6;
  wire pc_plus_8_carry__5_n_7;
  wire pc_plus_8_carry__5_n_8;
  wire pc_plus_8_carry__5_n_9;
  wire pc_plus_8_carry_n_2;
  wire pc_plus_8_carry_n_6;
  wire pc_plus_8_carry_n_7;
  wire pc_plus_8_carry_n_8;
  wire pc_plus_8_carry_n_9;
  wire \pc_reg[0]_i_19_n_2 ;
  wire \pc_reg[0]_i_23_n_2 ;
  wire \pc_reg[0]_i_32_n_2 ;
  wire \pc_reg[0]_i_37_n_2 ;
  wire reset_of_clk10M_reg;
  wire [31:0]reset_of_clk10M_reg_0;
  wire reset_of_clk10M_reg_1;
  wire reset_of_clk10M_reg_10;
  wire reset_of_clk10M_reg_11;
  wire reset_of_clk10M_reg_12;
  wire reset_of_clk10M_reg_13;
  wire reset_of_clk10M_reg_14;
  wire reset_of_clk10M_reg_15;
  wire reset_of_clk10M_reg_16;
  wire reset_of_clk10M_reg_17;
  wire reset_of_clk10M_reg_18;
  wire reset_of_clk10M_reg_19;
  wire reset_of_clk10M_reg_2;
  wire reset_of_clk10M_reg_20;
  wire reset_of_clk10M_reg_21;
  wire reset_of_clk10M_reg_22;
  wire [31:0]reset_of_clk10M_reg_23;
  wire reset_of_clk10M_reg_3;
  wire reset_of_clk10M_reg_4;
  wire reset_of_clk10M_reg_5;
  wire reset_of_clk10M_reg_6;
  wire reset_of_clk10M_reg_7;
  wire reset_of_clk10M_reg_8;
  wire reset_of_clk10M_reg_9;
  wire [2:0]NLW_br_addr_o0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_br_addr_o0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_br_addr_o0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_br_addr_o0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_br_addr_o0_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_br_addr_o0_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_br_addr_o0_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_br_addr_o0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_br_addr_o0_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_pc_plus_4_carry_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_4_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_4_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_4_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_4_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_4_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_4_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_pc_plus_4_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_pc_plus_4_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_pc_plus_8_carry_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_8_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_8_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_8_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_8_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_8_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_pc_plus_8_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_pc_plus_8_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_pc_plus_8_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_pc_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[0]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[0]_i_11_O_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[0]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[0]_i_19_O_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[0]_i_23_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[0]_i_23_O_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[0]_i_32_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[0]_i_32_O_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[0]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[0]_i_37_O_UNCONNECTED ;

  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 br_addr_o0_carry
       (.CI(1'b0),
        .CO({br_addr_o0_carry_n_2,NLW_br_addr_o0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({pc_plus_4[4:2],1'b0}),
        .O(O),
        .S({br_addr_o0_carry_i_1_n_2,br_addr_o0_carry_i_2_n_2,br_addr_o0_carry_i_3_n_2,pc_plus_4[1]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_addr_o0_carry__0
       (.CI(br_addr_o0_carry_n_2),
        .CO({br_addr_o0_carry__0_n_2,NLW_br_addr_o0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(pc_plus_4[8:5]),
        .O(\id_pc_reg[8] ),
        .S({br_addr_o0_carry__0_i_1_n_2,br_addr_o0_carry__0_i_2_n_2,br_addr_o0_carry__0_i_3_n_2,br_addr_o0_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__0_i_1
       (.I0(pc_plus_4[8]),
        .I1(\pc[25]_i_2 [6]),
        .O(br_addr_o0_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__0_i_2
       (.I0(pc_plus_4[7]),
        .I1(\pc[25]_i_2 [5]),
        .O(br_addr_o0_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__0_i_3
       (.I0(pc_plus_4[6]),
        .I1(\pc[25]_i_2 [4]),
        .O(br_addr_o0_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__0_i_4
       (.I0(pc_plus_4[5]),
        .I1(\pc[25]_i_2 [3]),
        .O(br_addr_o0_carry__0_i_4_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_addr_o0_carry__1
       (.CI(br_addr_o0_carry__0_n_2),
        .CO({br_addr_o0_carry__1_n_2,NLW_br_addr_o0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(pc_plus_4[12:9]),
        .O(\id_pc_reg[12] ),
        .S({br_addr_o0_carry__1_i_1_n_2,br_addr_o0_carry__1_i_2_n_2,br_addr_o0_carry__1_i_3_n_2,br_addr_o0_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__1_i_1
       (.I0(pc_plus_4[12]),
        .I1(\pc[25]_i_2 [10]),
        .O(br_addr_o0_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__1_i_2
       (.I0(pc_plus_4[11]),
        .I1(\pc[25]_i_2 [9]),
        .O(br_addr_o0_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__1_i_3
       (.I0(pc_plus_4[10]),
        .I1(\pc[25]_i_2 [8]),
        .O(br_addr_o0_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__1_i_4
       (.I0(pc_plus_4[9]),
        .I1(\pc[25]_i_2 [7]),
        .O(br_addr_o0_carry__1_i_4_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_addr_o0_carry__2
       (.CI(br_addr_o0_carry__1_n_2),
        .CO({br_addr_o0_carry__2_n_2,NLW_br_addr_o0_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(pc_plus_4[16:13]),
        .O(\id_pc_reg[16] ),
        .S({br_addr_o0_carry__2_i_1_n_2,br_addr_o0_carry__2_i_2_n_2,br_addr_o0_carry__2_i_3_n_2,br_addr_o0_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__2_i_1
       (.I0(pc_plus_4[16]),
        .I1(\pc[25]_i_2 [14]),
        .O(br_addr_o0_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__2_i_2
       (.I0(pc_plus_4[15]),
        .I1(\pc[25]_i_2 [13]),
        .O(br_addr_o0_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__2_i_3
       (.I0(pc_plus_4[14]),
        .I1(\pc[25]_i_2 [12]),
        .O(br_addr_o0_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__2_i_4
       (.I0(pc_plus_4[13]),
        .I1(\pc[25]_i_2 [11]),
        .O(br_addr_o0_carry__2_i_4_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_addr_o0_carry__3
       (.CI(br_addr_o0_carry__2_n_2),
        .CO({br_addr_o0_carry__3_n_2,NLW_br_addr_o0_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({pc_plus_4[19],\id_pc_reg[31] [1],DI}),
        .O(\id_inst_reg[15] ),
        .S({br_addr_o0_carry__3_i_2_n_2,br_addr_o0_carry__3_i_3_n_2,\pc[17]_i_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__3_i_2
       (.I0(pc_plus_4[19]),
        .I1(pc_plus_4[20]),
        .O(br_addr_o0_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__3_i_3
       (.I0(\id_pc_reg[31] [1]),
        .I1(pc_plus_4[19]),
        .O(br_addr_o0_carry__3_i_3_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_addr_o0_carry__4
       (.CI(br_addr_o0_carry__3_n_2),
        .CO({br_addr_o0_carry__4_n_2,NLW_br_addr_o0_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(pc_plus_4[23:20]),
        .O(\id_inst_reg[15]_0 ),
        .S({br_addr_o0_carry__4_i_1_n_2,br_addr_o0_carry__4_i_2_n_2,br_addr_o0_carry__4_i_3_n_2,br_addr_o0_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__4_i_1
       (.I0(pc_plus_4[23]),
        .I1(pc_plus_4[24]),
        .O(br_addr_o0_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__4_i_2
       (.I0(pc_plus_4[22]),
        .I1(pc_plus_4[23]),
        .O(br_addr_o0_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__4_i_3
       (.I0(pc_plus_4[21]),
        .I1(pc_plus_4[22]),
        .O(br_addr_o0_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__4_i_4
       (.I0(pc_plus_4[20]),
        .I1(pc_plus_4[21]),
        .O(br_addr_o0_carry__4_i_4_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_addr_o0_carry__5
       (.CI(br_addr_o0_carry__4_n_2),
        .CO({br_addr_o0_carry__5_n_2,NLW_br_addr_o0_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(pc_plus_4[27:24]),
        .O({br_addr_o0_carry__5_n_6,\id_pc_reg[28] }),
        .S({br_addr_o0_carry__5_i_1_n_2,br_addr_o0_carry__5_i_2_n_2,br_addr_o0_carry__5_i_3_n_2,br_addr_o0_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__5_i_1
       (.I0(pc_plus_4[27]),
        .I1(pc_plus_4[28]),
        .O(br_addr_o0_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__5_i_2
       (.I0(pc_plus_4[26]),
        .I1(pc_plus_4[27]),
        .O(br_addr_o0_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__5_i_3
       (.I0(pc_plus_4[25]),
        .I1(pc_plus_4[26]),
        .O(br_addr_o0_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__5_i_4
       (.I0(pc_plus_4[24]),
        .I1(pc_plus_4[25]),
        .O(br_addr_o0_carry__5_i_4_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_addr_o0_carry__6
       (.CI(br_addr_o0_carry__5_n_2),
        .CO(NLW_br_addr_o0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\id_pc_reg[31] [2],pc_plus_4[28]}),
        .O({NLW_br_addr_o0_carry__6_O_UNCONNECTED[3],\id_pc_reg[31]_0 }),
        .S({1'b0,br_addr_o0_carry__6_i_1_n_2,br_addr_o0_carry__6_i_2_n_2,br_addr_o0_carry__6_i_3_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__6_i_1
       (.I0(\id_pc_reg[31] [3]),
        .I1(\id_pc_reg[31] [4]),
        .O(br_addr_o0_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__6_i_2
       (.I0(\id_pc_reg[31] [2]),
        .I1(\id_pc_reg[31] [3]),
        .O(br_addr_o0_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    br_addr_o0_carry__6_i_3
       (.I0(pc_plus_4[28]),
        .I1(\id_pc_reg[31] [2]),
        .O(br_addr_o0_carry__6_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry_i_1
       (.I0(pc_plus_4[4]),
        .I1(\pc[25]_i_2 [2]),
        .O(br_addr_o0_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry_i_2
       (.I0(pc_plus_4[3]),
        .I1(\pc[25]_i_2 [1]),
        .O(br_addr_o0_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry_i_3
       (.I0(pc_plus_4[2]),
        .I1(\pc[25]_i_2 [0]),
        .O(br_addr_o0_carry_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[10]_i_1 
       (.I0(pc_plus_8_carry__1_n_9),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[11]_i_1 
       (.I0(pc_plus_8_carry__1_n_8),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[12]_i_1 
       (.I0(pc_plus_8_carry__1_n_7),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[13]_i_1 
       (.I0(pc_plus_8_carry__1_n_6),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[14]_i_1 
       (.I0(pc_plus_8_carry__2_n_9),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[15]_i_1 
       (.I0(pc_plus_8_carry__2_n_8),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[16]_i_1 
       (.I0(pc_plus_8_carry__2_n_7),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[17]_i_1 
       (.I0(pc_plus_8_carry__2_n_6),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[18]_i_1 
       (.I0(pc_plus_8_carry__3_n_9),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[19]_i_1 
       (.I0(pc_plus_8_carry__3_n_8),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[20]_i_1 
       (.I0(pc_plus_8_carry__3_n_7),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[21]_i_1 
       (.I0(pc_plus_8_carry__3_n_6),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[22]_i_1 
       (.I0(pc_plus_8_carry__4_n_9),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[23]_i_1 
       (.I0(pc_plus_8_carry__4_n_8),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[24]_i_1 
       (.I0(pc_plus_8_carry__4_n_7),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[25]_i_1 
       (.I0(pc_plus_8_carry__4_n_6),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[26]_i_1 
       (.I0(pc_plus_8_carry__5_n_9),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[27]_i_1 
       (.I0(pc_plus_8_carry__5_n_8),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[28]_i_1 
       (.I0(pc_plus_8_carry__5_n_7),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[29]_i_1 
       (.I0(pc_plus_8_carry__5_n_6),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[2]_i_1 
       (.I0(pc_plus_8_carry_n_9),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[3]_i_1 
       (.I0(pc_plus_8_carry_n_8),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[4]_i_1 
       (.I0(pc_plus_8_carry_n_7),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[5]_i_1 
       (.I0(pc_plus_8_carry_n_6),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[6]_i_1 
       (.I0(pc_plus_8_carry__0_n_9),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[7]_i_1 
       (.I0(pc_plus_8_carry__0_n_8),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[8]_i_1 
       (.I0(pc_plus_8_carry__0_n_7),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[9]_i_1 
       (.I0(pc_plus_8_carry__0_n_6),
        .I1(\ex_link_addr_reg[2] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pc[0]_i_14 
       (.I0(\pc[0]_i_27_n_2 ),
        .I1(\pc[0]_i_28_n_2 ),
        .I2(reset_of_clk10M_reg_0[6]),
        .I3(\pc[0]_i_29_n_2 ),
        .I4(reset_of_clk10M_reg_0[22]),
        .I5(reset_of_clk10M_reg_0[20]),
        .O(\pc[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[0]_i_15 
       (.I0(\pc[0]_i_30_n_2 ),
        .I1(reset_of_clk10M_reg_0[8]),
        .I2(reset_of_clk10M_reg_0[11]),
        .I3(reset_of_clk10M_reg_0[9]),
        .O(\pc[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pc[0]_i_16 
       (.I0(\pc[0]_i_31_n_2 ),
        .I1(reset_of_clk10M_reg_0[15]),
        .I2(reset_of_clk10M_reg_0[12]),
        .I3(reset_of_clk10M_reg_0[14]),
        .I4(reset_of_clk10M_reg_0[13]),
        .I5(reset_of_clk10M_reg_0[10]),
        .O(\pc[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pc[0]_i_20 
       (.I0(reset_of_clk10M_reg_23[30]),
        .I1(reset_of_clk10M_reg_0[30]),
        .I2(reset_of_clk10M_reg_23[31]),
        .I3(reset_of_clk10M_reg_0[31]),
        .O(\pc[0]_i_20_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_21 
       (.I0(reset_of_clk10M_reg_23[28]),
        .I1(reset_of_clk10M_reg_0[28]),
        .I2(reset_of_clk10M_reg_0[27]),
        .I3(reset_of_clk10M_reg_23[27]),
        .I4(reset_of_clk10M_reg_0[29]),
        .I5(reset_of_clk10M_reg_23[29]),
        .O(\pc[0]_i_21_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_22 
       (.I0(reset_of_clk10M_reg_23[24]),
        .I1(reset_of_clk10M_reg_0[24]),
        .I2(reset_of_clk10M_reg_0[26]),
        .I3(reset_of_clk10M_reg_23[26]),
        .I4(reset_of_clk10M_reg_0[25]),
        .I5(reset_of_clk10M_reg_23[25]),
        .O(\pc[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pc[0]_i_24 
       (.I0(reset_of_clk10M_reg_23[30]),
        .I1(reset_of_clk10M_reg_0[30]),
        .I2(reset_of_clk10M_reg_23[31]),
        .I3(reset_of_clk10M_reg_0[31]),
        .O(\pc[0]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_25 
       (.I0(reset_of_clk10M_reg_23[28]),
        .I1(reset_of_clk10M_reg_0[28]),
        .I2(reset_of_clk10M_reg_0[27]),
        .I3(reset_of_clk10M_reg_23[27]),
        .I4(reset_of_clk10M_reg_0[29]),
        .I5(reset_of_clk10M_reg_23[29]),
        .O(\pc[0]_i_25_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_26 
       (.I0(reset_of_clk10M_reg_23[24]),
        .I1(reset_of_clk10M_reg_0[24]),
        .I2(reset_of_clk10M_reg_0[26]),
        .I3(reset_of_clk10M_reg_23[26]),
        .I4(reset_of_clk10M_reg_0[25]),
        .I5(reset_of_clk10M_reg_23[25]),
        .O(\pc[0]_i_26_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[0]_i_27 
       (.I0(reset_of_clk10M_reg_0[26]),
        .I1(reset_of_clk10M_reg_0[29]),
        .I2(reset_of_clk10M_reg_0[27]),
        .I3(reset_of_clk10M_reg_0[28]),
        .O(\pc[0]_i_27_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pc[0]_i_28 
       (.I0(reset_of_clk10M_reg_0[5]),
        .I1(reset_of_clk10M_reg_0[7]),
        .I2(reset_of_clk10M_reg_0[4]),
        .O(\pc[0]_i_28_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pc[0]_i_29 
       (.I0(reset_of_clk10M_reg_0[24]),
        .I1(reset_of_clk10M_reg_0[30]),
        .I2(reset_of_clk10M_reg_0[25]),
        .I3(reset_of_clk10M_reg_0[21]),
        .I4(reset_of_clk10M_reg_0[23]),
        .O(\pc[0]_i_29_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[0]_i_30 
       (.I0(reset_of_clk10M_reg_0[17]),
        .I1(reset_of_clk10M_reg_0[18]),
        .I2(reset_of_clk10M_reg_0[16]),
        .I3(reset_of_clk10M_reg_0[19]),
        .O(\pc[0]_i_30_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[0]_i_31 
       (.I0(reset_of_clk10M_reg_0[1]),
        .I1(reset_of_clk10M_reg_0[2]),
        .I2(reset_of_clk10M_reg_0[0]),
        .I3(reset_of_clk10M_reg_0[3]),
        .O(\pc[0]_i_31_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_33 
       (.I0(reset_of_clk10M_reg_0[23]),
        .I1(reset_of_clk10M_reg_23[23]),
        .I2(reset_of_clk10M_reg_0[21]),
        .I3(reset_of_clk10M_reg_23[21]),
        .I4(reset_of_clk10M_reg_23[22]),
        .I5(reset_of_clk10M_reg_0[22]),
        .O(\pc[0]_i_33_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_34 
       (.I0(reset_of_clk10M_reg_23[18]),
        .I1(reset_of_clk10M_reg_0[18]),
        .I2(reset_of_clk10M_reg_0[20]),
        .I3(reset_of_clk10M_reg_23[20]),
        .I4(reset_of_clk10M_reg_0[19]),
        .I5(reset_of_clk10M_reg_23[19]),
        .O(\pc[0]_i_34_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_35 
       (.I0(reset_of_clk10M_reg_23[16]),
        .I1(reset_of_clk10M_reg_0[16]),
        .I2(reset_of_clk10M_reg_0[17]),
        .I3(reset_of_clk10M_reg_23[17]),
        .I4(reset_of_clk10M_reg_0[15]),
        .I5(reset_of_clk10M_reg_23[15]),
        .O(\pc[0]_i_35_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_36 
       (.I0(reset_of_clk10M_reg_23[12]),
        .I1(reset_of_clk10M_reg_0[12]),
        .I2(reset_of_clk10M_reg_0[14]),
        .I3(reset_of_clk10M_reg_23[14]),
        .I4(reset_of_clk10M_reg_0[13]),
        .I5(reset_of_clk10M_reg_23[13]),
        .O(\pc[0]_i_36_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_38 
       (.I0(reset_of_clk10M_reg_0[23]),
        .I1(reset_of_clk10M_reg_23[23]),
        .I2(reset_of_clk10M_reg_0[21]),
        .I3(reset_of_clk10M_reg_23[21]),
        .I4(reset_of_clk10M_reg_23[22]),
        .I5(reset_of_clk10M_reg_0[22]),
        .O(\pc[0]_i_38_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_39 
       (.I0(reset_of_clk10M_reg_23[18]),
        .I1(reset_of_clk10M_reg_0[18]),
        .I2(reset_of_clk10M_reg_0[20]),
        .I3(reset_of_clk10M_reg_23[20]),
        .I4(reset_of_clk10M_reg_0[19]),
        .I5(reset_of_clk10M_reg_23[19]),
        .O(\pc[0]_i_39_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_40 
       (.I0(reset_of_clk10M_reg_23[16]),
        .I1(reset_of_clk10M_reg_0[16]),
        .I2(reset_of_clk10M_reg_0[17]),
        .I3(reset_of_clk10M_reg_23[17]),
        .I4(reset_of_clk10M_reg_0[15]),
        .I5(reset_of_clk10M_reg_23[15]),
        .O(\pc[0]_i_40_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_41 
       (.I0(reset_of_clk10M_reg_23[12]),
        .I1(reset_of_clk10M_reg_0[12]),
        .I2(reset_of_clk10M_reg_0[14]),
        .I3(reset_of_clk10M_reg_23[14]),
        .I4(reset_of_clk10M_reg_0[13]),
        .I5(reset_of_clk10M_reg_23[13]),
        .O(\pc[0]_i_41_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_42 
       (.I0(reset_of_clk10M_reg_23[9]),
        .I1(reset_of_clk10M_reg_0[9]),
        .I2(reset_of_clk10M_reg_0[10]),
        .I3(reset_of_clk10M_reg_23[10]),
        .I4(reset_of_clk10M_reg_0[11]),
        .I5(reset_of_clk10M_reg_23[11]),
        .O(\pc[0]_i_42_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_43 
       (.I0(reset_of_clk10M_reg_0[8]),
        .I1(reset_of_clk10M_reg_23[8]),
        .I2(reset_of_clk10M_reg_0[7]),
        .I3(reset_of_clk10M_reg_23[7]),
        .I4(reset_of_clk10M_reg_23[6]),
        .I5(reset_of_clk10M_reg_0[6]),
        .O(\pc[0]_i_43_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_44 
       (.I0(reset_of_clk10M_reg_0[5]),
        .I1(reset_of_clk10M_reg_23[5]),
        .I2(reset_of_clk10M_reg_0[4]),
        .I3(reset_of_clk10M_reg_23[4]),
        .I4(reset_of_clk10M_reg_23[3]),
        .I5(reset_of_clk10M_reg_0[3]),
        .O(\pc[0]_i_44_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_45 
       (.I0(reset_of_clk10M_reg_0[2]),
        .I1(reset_of_clk10M_reg_23[2]),
        .I2(reset_of_clk10M_reg_0[1]),
        .I3(reset_of_clk10M_reg_23[1]),
        .I4(reset_of_clk10M_reg_23[0]),
        .I5(reset_of_clk10M_reg_0[0]),
        .O(\pc[0]_i_45_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_46 
       (.I0(reset_of_clk10M_reg_23[9]),
        .I1(reset_of_clk10M_reg_0[9]),
        .I2(reset_of_clk10M_reg_0[10]),
        .I3(reset_of_clk10M_reg_23[10]),
        .I4(reset_of_clk10M_reg_0[11]),
        .I5(reset_of_clk10M_reg_23[11]),
        .O(\pc[0]_i_46_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_47 
       (.I0(reset_of_clk10M_reg_0[8]),
        .I1(reset_of_clk10M_reg_23[8]),
        .I2(reset_of_clk10M_reg_0[7]),
        .I3(reset_of_clk10M_reg_23[7]),
        .I4(reset_of_clk10M_reg_23[6]),
        .I5(reset_of_clk10M_reg_0[6]),
        .O(\pc[0]_i_47_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_48 
       (.I0(reset_of_clk10M_reg_0[5]),
        .I1(reset_of_clk10M_reg_23[5]),
        .I2(reset_of_clk10M_reg_0[4]),
        .I3(reset_of_clk10M_reg_23[4]),
        .I4(reset_of_clk10M_reg_23[3]),
        .I5(reset_of_clk10M_reg_0[3]),
        .O(\pc[0]_i_48_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[0]_i_49 
       (.I0(reset_of_clk10M_reg_0[2]),
        .I1(reset_of_clk10M_reg_23[2]),
        .I2(reset_of_clk10M_reg_0[1]),
        .I3(reset_of_clk10M_reg_23[1]),
        .I4(reset_of_clk10M_reg_23[0]),
        .I5(reset_of_clk10M_reg_0[0]),
        .O(\pc[0]_i_49_n_2 ));
  LUT6 #(
    .INIT(64'h66656666FFFFFFFF)) 
    \pc[0]_i_6 
       (.I0(\pc[1]_i_8 ),
        .I1(reset_of_clk10M_reg_0[31]),
        .I2(\pc[0]_i_14_n_2 ),
        .I3(\pc[0]_i_15_n_2 ),
        .I4(\pc[0]_i_16_n_2 ),
        .I5(\pc[1]_i_11 ),
        .O(\id_inst_reg[29] ));
  LUT5 #(
    .INIT(32'hFF0200FD)) 
    \pc[0]_i_9 
       (.I0(\pc[0]_i_16_n_2 ),
        .I1(\pc[0]_i_15_n_2 ),
        .I2(\pc[0]_i_14_n_2 ),
        .I3(reset_of_clk10M_reg_0[31]),
        .I4(\pc[1]_i_8 ),
        .O(reset_of_clk10M_reg_22));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[13]_i_10 
       (.I0(reset_of_clk10M_reg_0[14]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[16] [1]),
        .O(reset_of_clk10M_reg_12));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[13]_i_12 
       (.I0(\id_pc_reg[16] [0]),
        .I1(\pc[29]_i_4_0 ),
        .I2(\pc[29]_i_4 ),
        .I3(reset_of_clk10M_reg_0[13]),
        .O(\id_inst_reg[26]_3 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[13]_i_6 
       (.I0(reset_of_clk10M_reg_0[16]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[16] [3]),
        .O(reset_of_clk10M_reg_3));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[13]_i_8 
       (.I0(reset_of_clk10M_reg_0[15]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[16] [2]),
        .O(reset_of_clk10M_reg_11));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[17]_i_10 
       (.I0(reset_of_clk10M_reg_0[18]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_inst_reg[15] [1]),
        .O(reset_of_clk10M_reg_2));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[17]_i_12 
       (.I0(reset_of_clk10M_reg_0[17]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_inst_reg[15] [0]),
        .O(reset_of_clk10M_reg_15));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[17]_i_6 
       (.I0(reset_of_clk10M_reg_0[20]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_inst_reg[15] [3]),
        .O(reset_of_clk10M_reg_13));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[17]_i_8 
       (.I0(reset_of_clk10M_reg_0[19]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_inst_reg[15] [2]),
        .O(reset_of_clk10M_reg_14));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[1]_i_12 
       (.I0(O[2]),
        .I1(\pc[29]_i_4_0 ),
        .I2(\pc[29]_i_4 ),
        .I3(reset_of_clk10M_reg_0[3]),
        .O(\id_inst_reg[26] ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[1]_i_7 
       (.I0(reset_of_clk10M_reg_0[2]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(O[1]),
        .O(reset_of_clk10M_reg_7));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[21]_i_10 
       (.I0(\id_inst_reg[15]_0 [1]),
        .I1(\pc[29]_i_4_0 ),
        .I2(\pc[29]_i_4 ),
        .I3(reset_of_clk10M_reg_0[22]),
        .O(\id_inst_reg[26]_4 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[21]_i_12 
       (.I0(reset_of_clk10M_reg_0[21]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_inst_reg[15]_0 [0]),
        .O(reset_of_clk10M_reg_17));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[21]_i_6 
       (.I0(reset_of_clk10M_reg_0[24]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_inst_reg[15]_0 [3]),
        .O(reset_of_clk10M_reg_1));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[21]_i_8 
       (.I0(reset_of_clk10M_reg_0[23]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_inst_reg[15]_0 [2]),
        .O(reset_of_clk10M_reg_16));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[25]_i_10 
       (.I0(reset_of_clk10M_reg_0[26]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[28] [1]),
        .O(reset_of_clk10M_reg_19));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[25]_i_12 
       (.I0(\id_pc_reg[28] [0]),
        .I1(\pc[29]_i_4_0 ),
        .I2(\pc[29]_i_4 ),
        .I3(reset_of_clk10M_reg_0[25]),
        .O(\id_inst_reg[26]_5 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[25]_i_6 
       (.I0(reset_of_clk10M_reg_0[28]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(br_addr_o0_carry__5_n_6),
        .O(reset_of_clk10M_reg));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[25]_i_7 
       (.I0(br_addr_o0_carry__5_n_6),
        .I1(\id_inst_reg[29] ),
        .I2(\pc[25]_i_2 [15]),
        .I3(\pc[25]_i_2 [16]),
        .I4(pc_plus_4[28]),
        .O(\id_inst_reg[28] ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[25]_i_8 
       (.I0(reset_of_clk10M_reg_0[27]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[28] [2]),
        .O(reset_of_clk10M_reg_18));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[29]_i_5 
       (.I0(reset_of_clk10M_reg_0[31]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[31]_0 [2]),
        .O(reset_of_clk10M_reg_6));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[29]_i_7 
       (.I0(reset_of_clk10M_reg_0[30]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[31]_0 [1]),
        .O(reset_of_clk10M_reg_20));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[29]_i_9 
       (.I0(reset_of_clk10M_reg_0[29]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[31]_0 [0]),
        .O(reset_of_clk10M_reg_21));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[5]_i_10 
       (.I0(\id_pc_reg[8] [1]),
        .I1(\pc[29]_i_4_0 ),
        .I2(\pc[29]_i_4 ),
        .I3(reset_of_clk10M_reg_0[6]),
        .O(\id_inst_reg[26]_1 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[5]_i_12 
       (.I0(reset_of_clk10M_reg_0[5]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[8] [0]),
        .O(reset_of_clk10M_reg_9));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[5]_i_6 
       (.I0(reset_of_clk10M_reg_0[8]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[8] [3]),
        .O(reset_of_clk10M_reg_8));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[5]_i_8 
       (.I0(\id_pc_reg[8] [2]),
        .I1(\pc[29]_i_4_0 ),
        .I2(\pc[29]_i_4 ),
        .I3(reset_of_clk10M_reg_0[7]),
        .O(\id_inst_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[9]_i_10 
       (.I0(\id_pc_reg[12] [1]),
        .I1(\pc[29]_i_4_0 ),
        .I2(\pc[29]_i_4 ),
        .I3(reset_of_clk10M_reg_0[10]),
        .O(\id_inst_reg[26]_2 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[9]_i_12 
       (.I0(reset_of_clk10M_reg_0[9]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[12] [0]),
        .O(reset_of_clk10M_reg_4));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[9]_i_6 
       (.I0(reset_of_clk10M_reg_0[12]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[12] [3]),
        .O(reset_of_clk10M_reg_5));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \pc[9]_i_8 
       (.I0(reset_of_clk10M_reg_0[11]),
        .I1(\pc[29]_i_4 ),
        .I2(\pc[29]_i_4_0 ),
        .I3(\id_pc_reg[12] [2]),
        .O(reset_of_clk10M_reg_10));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 pc_plus_4_carry
       (.CI(1'b0),
        .CO({pc_plus_4_carry_n_2,NLW_pc_plus_4_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(pc_plus_4[4:1]),
        .S({Q[3:2],S,Q[0]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_4_carry__0
       (.CI(pc_plus_4_carry_n_2),
        .CO({pc_plus_4_carry__0_n_2,NLW_pc_plus_4_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[8:5]),
        .S(Q[7:4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_4_carry__1
       (.CI(pc_plus_4_carry__0_n_2),
        .CO({pc_plus_4_carry__1_n_2,NLW_pc_plus_4_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[12:9]),
        .S(Q[11:8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_4_carry__2
       (.CI(pc_plus_4_carry__1_n_2),
        .CO({pc_plus_4_carry__2_n_2,NLW_pc_plus_4_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[16:13]),
        .S(Q[15:12]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_4_carry__3
       (.CI(pc_plus_4_carry__2_n_2),
        .CO({pc_plus_4_carry__3_n_2,NLW_pc_plus_4_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pc_plus_4[20:19],\id_pc_reg[31] [1:0]}),
        .S(Q[19:16]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_4_carry__4
       (.CI(pc_plus_4_carry__3_n_2),
        .CO({pc_plus_4_carry__4_n_2,NLW_pc_plus_4_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[24:21]),
        .S(Q[23:20]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_4_carry__5
       (.CI(pc_plus_4_carry__4_n_2),
        .CO({pc_plus_4_carry__5_n_2,NLW_pc_plus_4_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pc_plus_4[28:25]),
        .S(Q[27:24]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_4_carry__6
       (.CI(pc_plus_4_carry__5_n_2),
        .CO(NLW_pc_plus_4_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pc_plus_4_carry__6_O_UNCONNECTED[3],\id_pc_reg[31] [4:2]}),
        .S({1'b0,Q[30:28]}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 pc_plus_8_carry
       (.CI(1'b0),
        .CO({pc_plus_8_carry_n_2,NLW_pc_plus_8_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2],1'b0}),
        .O({pc_plus_8_carry_n_6,pc_plus_8_carry_n_7,pc_plus_8_carry_n_8,pc_plus_8_carry_n_9}),
        .S({Q[4:3],\ex_link_addr_reg[5] ,Q[1]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_8_carry__0
       (.CI(pc_plus_8_carry_n_2),
        .CO({pc_plus_8_carry__0_n_2,NLW_pc_plus_8_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pc_plus_8_carry__0_n_6,pc_plus_8_carry__0_n_7,pc_plus_8_carry__0_n_8,pc_plus_8_carry__0_n_9}),
        .S(Q[8:5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_8_carry__1
       (.CI(pc_plus_8_carry__0_n_2),
        .CO({pc_plus_8_carry__1_n_2,NLW_pc_plus_8_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pc_plus_8_carry__1_n_6,pc_plus_8_carry__1_n_7,pc_plus_8_carry__1_n_8,pc_plus_8_carry__1_n_9}),
        .S(Q[12:9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_8_carry__2
       (.CI(pc_plus_8_carry__1_n_2),
        .CO({pc_plus_8_carry__2_n_2,NLW_pc_plus_8_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pc_plus_8_carry__2_n_6,pc_plus_8_carry__2_n_7,pc_plus_8_carry__2_n_8,pc_plus_8_carry__2_n_9}),
        .S(Q[16:13]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_8_carry__3
       (.CI(pc_plus_8_carry__2_n_2),
        .CO({pc_plus_8_carry__3_n_2,NLW_pc_plus_8_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pc_plus_8_carry__3_n_6,pc_plus_8_carry__3_n_7,pc_plus_8_carry__3_n_8,pc_plus_8_carry__3_n_9}),
        .S(Q[20:17]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_8_carry__4
       (.CI(pc_plus_8_carry__3_n_2),
        .CO({pc_plus_8_carry__4_n_2,NLW_pc_plus_8_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pc_plus_8_carry__4_n_6,pc_plus_8_carry__4_n_7,pc_plus_8_carry__4_n_8,pc_plus_8_carry__4_n_9}),
        .S(Q[24:21]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_8_carry__5
       (.CI(pc_plus_8_carry__4_n_2),
        .CO({pc_plus_8_carry__5_n_2,NLW_pc_plus_8_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pc_plus_8_carry__5_n_6,pc_plus_8_carry__5_n_7,pc_plus_8_carry__5_n_8,pc_plus_8_carry__5_n_9}),
        .S(Q[28:25]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pc_plus_8_carry__6
       (.CI(pc_plus_8_carry__5_n_2),
        .CO(NLW_pc_plus_8_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pc_plus_8_carry__6_O_UNCONNECTED[3:2],\id_pc_reg[31]_1 }),
        .S({1'b0,1'b0,Q[30:29]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[0]_i_10 
       (.CI(\pc_reg[0]_i_19_n_2 ),
        .CO({\NLW_pc_reg[0]_i_10_CO_UNCONNECTED [3],CO,\NLW_pc_reg[0]_i_10_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pc_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,\pc[0]_i_20_n_2 ,\pc[0]_i_21_n_2 ,\pc[0]_i_22_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[0]_i_11 
       (.CI(\pc_reg[0]_i_23_n_2 ),
        .CO({\NLW_pc_reg[0]_i_11_CO_UNCONNECTED [3],\pc[0]_i_26_0 ,\NLW_pc_reg[0]_i_11_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_pc_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,\pc[0]_i_24_n_2 ,\pc[0]_i_25_n_2 ,\pc[0]_i_26_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[0]_i_19 
       (.CI(\pc_reg[0]_i_32_n_2 ),
        .CO({\pc_reg[0]_i_19_n_2 ,\NLW_pc_reg[0]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pc_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\pc[0]_i_33_n_2 ,\pc[0]_i_34_n_2 ,\pc[0]_i_35_n_2 ,\pc[0]_i_36_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[0]_i_23 
       (.CI(\pc_reg[0]_i_37_n_2 ),
        .CO({\pc_reg[0]_i_23_n_2 ,\NLW_pc_reg[0]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_pc_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\pc[0]_i_38_n_2 ,\pc[0]_i_39_n_2 ,\pc[0]_i_40_n_2 ,\pc[0]_i_41_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\pc_reg[0]_i_32_n_2 ,\NLW_pc_reg[0]_i_32_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pc_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\pc[0]_i_42_n_2 ,\pc[0]_i_43_n_2 ,\pc[0]_i_44_n_2 ,\pc[0]_i_45_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[0]_i_37 
       (.CI(1'b0),
        .CO({\pc_reg[0]_i_37_n_2 ,\NLW_pc_reg[0]_i_37_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_pc_reg[0]_i_37_O_UNCONNECTED [3:0]),
        .S({\pc[0]_i_46_n_2 ,\pc[0]_i_47_n_2 ,\pc[0]_i_48_n_2 ,\pc[0]_i_49_n_2 }));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[0] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [0]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[10] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [10]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[10]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[11] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [11]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[11]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[12] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [12]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[12]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[13] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [13]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[13]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[14] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [14]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[14]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[15] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [15]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[15]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[16] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [16]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[16]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[17] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [17]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[17]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[18] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [18]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[18]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[19] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [19]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[19]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[1] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [1]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[20] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [20]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[20]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[21] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [21]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[21]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[22] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [22]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[22]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[23] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [23]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[23]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[24] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [24]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[24]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[25] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [25]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[25]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[26] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [26]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[26]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[27] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [27]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[27]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[28] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [28]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[28]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[29] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [29]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[29]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[2] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [2]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[30] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [30]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[30]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[31] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [31]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[31]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[3] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [3]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[4] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [4]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[5] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [5]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[5]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[6] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [6]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[6]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[7] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [7]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[7]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[8] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [8]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[8]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg1_o_reg[9] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg1_reg[31] [9]),
        .G(\ex_reg1_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_0[9]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[0] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [0]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[10] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [10]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[10]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[11] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [11]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[11]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[12] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [12]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[12]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[13] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [13]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[13]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[14] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [14]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[14]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[15] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [15]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[15]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[16] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [16]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[16]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[17] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [17]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[17]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[18] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [18]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[18]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[19] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [19]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[19]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[1] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [1]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[20] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [20]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[20]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[21] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [21]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[21]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[22] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [22]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[22]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[23] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [23]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[23]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[24] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [24]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[24]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[25] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [25]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[25]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[26] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [26]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[26]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[27] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [27]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[27]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[28] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [28]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[28]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[29] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [29]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[29]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[2] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [2]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[30] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [30]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[30]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[31] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [31]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[31]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[3] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [3]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[4] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [4]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[5] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [5]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[5]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[6] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [6]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[6]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[7] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [7]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[7]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[8] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [8]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[8]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg2_o_reg[9] 
       (.CLR(\ex_reg1_reg[0] ),
        .D(\ex_reg2_reg[31] [9]),
        .G(\ex_reg2_reg[31]_0 ),
        .GE(1'b1),
        .Q(reset_of_clk10M_reg_23[9]));
endmodule

module id_ex
   (ex_wreg_i,
    Q,
    \ex_reg1_reg[30]_0 ,
    \ex_aluop_reg[7]_0 ,
    \ex_aluop_reg[3]_0 ,
    \ex_reg1_reg[30]_1 ,
    \ex_reg1_reg[26]_0 ,
    \ex_reg1_reg[22]_0 ,
    \ex_reg1_reg[18]_0 ,
    \ex_inst_reg[15]_0 ,
    data2_mul,
    data1_mul,
    \ex_reg1_reg[31]_0 ,
    \ex_alusel_reg[1]_0 ,
    \ex_reg1_reg[31]_1 ,
    ex_wreg_reg_0,
    \ex_aluop_reg[5]_0 ,
    ex_wreg_o,
    DI,
    \ex_reg1_reg[31]_2 ,
    S,
    \ex_reg1_reg[7]_0 ,
    \ex_reg1_reg[11]_0 ,
    \ex_reg1_reg[15]_0 ,
    \ex_reg1_reg[19]_0 ,
    \ex_reg1_reg[23]_0 ,
    \ex_reg1_reg[27]_0 ,
    \ex_reg1_reg[3]_0 ,
    \ex_reg1_reg[7]_1 ,
    \ex_reg1_reg[11]_1 ,
    \ex_inst_reg[15]_1 ,
    \ex_wd_reg[4]_0 ,
    ex_wreg_reg_1,
    clk_50M,
    \mem_wdata_reg[0] ,
    \mem_wdata_reg[31] ,
    \ex_reg2_reg[0]_0 ,
    \ex_reg2_reg[0]_1 ,
    \ex_reg2_reg[1]_0 ,
    \ex_reg2_reg[1]_1 ,
    \ex_reg2_reg[2]_0 ,
    \ex_reg2_reg[2]_1 ,
    \ex_reg2_reg[3]_0 ,
    \ex_reg2_reg[3]_1 ,
    \ex_reg2_reg[4]_0 ,
    \ex_reg2_reg[4]_1 ,
    \ex_reg2_reg[5]_0 ,
    \ex_reg2_reg[5]_1 ,
    \ex_reg2_reg[6]_0 ,
    \ex_reg2_reg[6]_1 ,
    \ex_reg2_reg[7]_0 ,
    mem_wdata_o,
    \ex_reg2_reg[8]_0 ,
    \ex_reg2_reg[9]_0 ,
    \ex_reg2_reg[10]_0 ,
    \ex_reg2_reg[11]_0 ,
    \ex_reg2_reg[12]_0 ,
    \ex_reg2_reg[13]_0 ,
    \ex_reg2_reg[14]_0 ,
    \ex_reg2_reg[15]_0 ,
    \ex_reg2_reg[16]_0 ,
    \ex_reg2_reg[16]_1 ,
    \ex_reg2_reg[17]_0 ,
    \ex_reg2_reg[18]_0 ,
    \ex_reg2_reg[19]_0 ,
    \ex_reg2_reg[20]_0 ,
    \ex_reg2_reg[21]_0 ,
    \ex_reg2_reg[22]_0 ,
    \ex_reg2_reg[23]_0 ,
    \ex_reg2_reg[24]_0 ,
    \ex_reg2_reg[25]_0 ,
    \ex_reg2_reg[26]_0 ,
    \ex_reg2_reg[27]_0 ,
    \ex_reg2_reg[28]_0 ,
    \ex_reg2_reg[29]_0 ,
    \ex_reg2_reg[30]_0 ,
    \ex_reg2_reg[31]_0 ,
    \reg2_o_reg[0]_i_1_0 ,
    \reg2_o_reg[0]_i_1_1 ,
    \reg2_o_reg[0]_i_1_2 ,
    \reg2_o_reg[0]_i_1_3 ,
    \ex_reg1_reg[4]_0 ,
    \ex_reg1_reg[4]_1 ,
    \ex_reg1_reg[3]_1 ,
    \ex_reg1_reg[2]_0 ,
    \ex_reg1_reg[1]_0 ,
    \ex_reg1_reg[0]_0 ,
    \ex_reg1_reg[5]_0 ,
    \ex_reg1_reg[6]_0 ,
    \ex_reg1_reg[7]_2 ,
    \ex_reg1_reg[8]_0 ,
    \ex_reg1_reg[9]_0 ,
    \ex_reg1_reg[10]_0 ,
    \ex_reg1_reg[11]_2 ,
    \ex_reg1_reg[12]_0 ,
    \ex_reg1_reg[13]_0 ,
    \ex_reg1_reg[14]_0 ,
    \ex_reg1_reg[15]_1 ,
    \ex_reg1_reg[16]_0 ,
    \ex_reg1_reg[16]_1 ,
    \ex_reg1_reg[17]_0 ,
    \ex_reg1_reg[18]_1 ,
    \ex_reg1_reg[19]_1 ,
    \ex_reg1_reg[20]_0 ,
    \ex_reg1_reg[21]_0 ,
    \ex_reg1_reg[22]_1 ,
    \ex_reg1_reg[23]_1 ,
    \ex_reg1_reg[24]_0 ,
    \ex_reg1_reg[25]_0 ,
    \ex_reg1_reg[26]_1 ,
    \ex_reg1_reg[27]_1 ,
    \ex_reg1_reg[28]_0 ,
    \ex_reg1_reg[29]_0 ,
    \ex_reg1_reg[30]_2 ,
    \ex_reg1_reg[31]_3 ,
    \reg1_o_reg[4]_i_1_0 ,
    \reg1_o_reg[4]_i_1_1 ,
    \reg1_o_reg[4]_i_1_2 ,
    \mem_wdata_reg[5] ,
    O,
    \mem_wdata_reg[7] ,
    P,
    mulres0,
    mulres2__2,
    \mem_wdata_reg[6] ,
    \mem_wdata_reg[11] ,
    \mem_wdata_reg[15] ,
    \mem_wdata_reg[19] ,
    \mem_wdata_reg[23] ,
    \mem_wdata_reg[27] ,
    SR,
    sel,
    D,
    \ex_alusel_reg[2]_0 ,
    \ex_reg1_reg[31]_4 ,
    \ex_reg2_reg[31]_1 ,
    \ex_wd_reg[4]_1 ,
    \ex_link_addr_reg[31]_0 ,
    \ex_inst_reg[15]_2 );
  output ex_wreg_i;
  output [31:0]Q;
  output [30:0]\ex_reg1_reg[30]_0 ;
  output [7:0]\ex_aluop_reg[7]_0 ;
  output \ex_aluop_reg[3]_0 ;
  output [3:0]\ex_reg1_reg[30]_1 ;
  output [3:0]\ex_reg1_reg[26]_0 ;
  output [3:0]\ex_reg1_reg[22]_0 ;
  output [3:0]\ex_reg1_reg[18]_0 ;
  output [0:0]\ex_inst_reg[15]_0 ;
  output [30:0]data2_mul;
  output [30:0]data1_mul;
  output [31:0]\ex_reg1_reg[31]_0 ;
  output [31:0]\ex_alusel_reg[1]_0 ;
  output \ex_reg1_reg[31]_1 ;
  output [31:0]ex_wreg_reg_0;
  output \ex_aluop_reg[5]_0 ;
  output ex_wreg_o;
  output [0:0]DI;
  output [3:0]\ex_reg1_reg[31]_2 ;
  output [3:0]S;
  output [3:0]\ex_reg1_reg[7]_0 ;
  output [3:0]\ex_reg1_reg[11]_0 ;
  output [3:0]\ex_reg1_reg[15]_0 ;
  output [3:0]\ex_reg1_reg[19]_0 ;
  output [3:0]\ex_reg1_reg[23]_0 ;
  output [3:0]\ex_reg1_reg[27]_0 ;
  output [3:0]\ex_reg1_reg[3]_0 ;
  output [3:0]\ex_reg1_reg[7]_1 ;
  output [3:0]\ex_reg1_reg[11]_1 ;
  output [3:0]\ex_inst_reg[15]_1 ;
  output [4:0]\ex_wd_reg[4]_0 ;
  input ex_wreg_reg_1;
  input clk_50M;
  input \mem_wdata_reg[0] ;
  input [3:0]\mem_wdata_reg[31] ;
  input \ex_reg2_reg[0]_0 ;
  input \ex_reg2_reg[0]_1 ;
  input \ex_reg2_reg[1]_0 ;
  input \ex_reg2_reg[1]_1 ;
  input \ex_reg2_reg[2]_0 ;
  input \ex_reg2_reg[2]_1 ;
  input \ex_reg2_reg[3]_0 ;
  input \ex_reg2_reg[3]_1 ;
  input \ex_reg2_reg[4]_0 ;
  input \ex_reg2_reg[4]_1 ;
  input \ex_reg2_reg[5]_0 ;
  input \ex_reg2_reg[5]_1 ;
  input \ex_reg2_reg[6]_0 ;
  input \ex_reg2_reg[6]_1 ;
  input \ex_reg2_reg[7]_0 ;
  input [24:0]mem_wdata_o;
  input \ex_reg2_reg[8]_0 ;
  input \ex_reg2_reg[9]_0 ;
  input \ex_reg2_reg[10]_0 ;
  input \ex_reg2_reg[11]_0 ;
  input \ex_reg2_reg[12]_0 ;
  input \ex_reg2_reg[13]_0 ;
  input \ex_reg2_reg[14]_0 ;
  input \ex_reg2_reg[15]_0 ;
  input \ex_reg2_reg[16]_0 ;
  input \ex_reg2_reg[16]_1 ;
  input \ex_reg2_reg[17]_0 ;
  input \ex_reg2_reg[18]_0 ;
  input \ex_reg2_reg[19]_0 ;
  input \ex_reg2_reg[20]_0 ;
  input \ex_reg2_reg[21]_0 ;
  input \ex_reg2_reg[22]_0 ;
  input \ex_reg2_reg[23]_0 ;
  input \ex_reg2_reg[24]_0 ;
  input \ex_reg2_reg[25]_0 ;
  input \ex_reg2_reg[26]_0 ;
  input \ex_reg2_reg[27]_0 ;
  input \ex_reg2_reg[28]_0 ;
  input \ex_reg2_reg[29]_0 ;
  input \ex_reg2_reg[30]_0 ;
  input \ex_reg2_reg[31]_0 ;
  input \reg2_o_reg[0]_i_1_0 ;
  input \reg2_o_reg[0]_i_1_1 ;
  input \reg2_o_reg[0]_i_1_2 ;
  input \reg2_o_reg[0]_i_1_3 ;
  input \ex_reg1_reg[4]_0 ;
  input \ex_reg1_reg[4]_1 ;
  input \ex_reg1_reg[3]_1 ;
  input \ex_reg1_reg[2]_0 ;
  input \ex_reg1_reg[1]_0 ;
  input \ex_reg1_reg[0]_0 ;
  input \ex_reg1_reg[5]_0 ;
  input \ex_reg1_reg[6]_0 ;
  input \ex_reg1_reg[7]_2 ;
  input \ex_reg1_reg[8]_0 ;
  input \ex_reg1_reg[9]_0 ;
  input \ex_reg1_reg[10]_0 ;
  input \ex_reg1_reg[11]_2 ;
  input \ex_reg1_reg[12]_0 ;
  input \ex_reg1_reg[13]_0 ;
  input \ex_reg1_reg[14]_0 ;
  input \ex_reg1_reg[15]_1 ;
  input \ex_reg1_reg[16]_0 ;
  input \ex_reg1_reg[16]_1 ;
  input \ex_reg1_reg[17]_0 ;
  input \ex_reg1_reg[18]_1 ;
  input \ex_reg1_reg[19]_1 ;
  input \ex_reg1_reg[20]_0 ;
  input \ex_reg1_reg[21]_0 ;
  input \ex_reg1_reg[22]_1 ;
  input \ex_reg1_reg[23]_1 ;
  input \ex_reg1_reg[24]_0 ;
  input \ex_reg1_reg[25]_0 ;
  input \ex_reg1_reg[26]_1 ;
  input \ex_reg1_reg[27]_1 ;
  input \ex_reg1_reg[28]_0 ;
  input \ex_reg1_reg[29]_0 ;
  input \ex_reg1_reg[30]_2 ;
  input \ex_reg1_reg[31]_3 ;
  input \reg1_o_reg[4]_i_1_0 ;
  input \reg1_o_reg[4]_i_1_1 ;
  input \reg1_o_reg[4]_i_1_2 ;
  input \mem_wdata_reg[5] ;
  input [3:0]O;
  input \mem_wdata_reg[7] ;
  input [15:0]P;
  input [30:0]mulres0;
  input [15:0]mulres2__2;
  input [1:0]\mem_wdata_reg[6] ;
  input [3:0]\mem_wdata_reg[11] ;
  input [3:0]\mem_wdata_reg[15] ;
  input [3:0]\mem_wdata_reg[19] ;
  input [3:0]\mem_wdata_reg[23] ;
  input [3:0]\mem_wdata_reg[27] ;
  input [0:0]SR;
  input sel;
  input [7:0]D;
  input [2:0]\ex_alusel_reg[2]_0 ;
  input [31:0]\ex_reg1_reg[31]_4 ;
  input [31:0]\ex_reg2_reg[31]_1 ;
  input [4:0]\ex_wd_reg[4]_1 ;
  input [31:0]\ex_link_addr_reg[31]_0 ;
  input [15:0]\ex_inst_reg[15]_2 ;

  wire [7:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire clk_50M;
  wire [30:0]data1_mul;
  wire [30:0]data2_mul;
  wire [31:1]\ex0/data1_mul0 ;
  wire [31:0]\ex0/p_0_in ;
  wire \ex0/p_2_in2_in ;
  wire [31:1]\ex0/reg2_i_neg0 ;
  wire \ex_aluop_reg[3]_0 ;
  wire \ex_aluop_reg[5]_0 ;
  wire [7:0]\ex_aluop_reg[7]_0 ;
  wire [2:0]ex_alusel_i;
  wire [31:0]\ex_alusel_reg[1]_0 ;
  wire [2:0]\ex_alusel_reg[2]_0 ;
  wire [14:0]ex_inst_i;
  wire [0:0]\ex_inst_reg[15]_0 ;
  wire [3:0]\ex_inst_reg[15]_1 ;
  wire [15:0]\ex_inst_reg[15]_2 ;
  wire [31:0]\ex_link_addr_reg[31]_0 ;
  wire [31:0]ex_linkaddr_i;
  wire [31:31]ex_reg1_i;
  wire \ex_reg1_reg[0]_0 ;
  wire \ex_reg1_reg[10]_0 ;
  wire [3:0]\ex_reg1_reg[11]_0 ;
  wire [3:0]\ex_reg1_reg[11]_1 ;
  wire \ex_reg1_reg[11]_2 ;
  wire \ex_reg1_reg[12]_0 ;
  wire \ex_reg1_reg[13]_0 ;
  wire \ex_reg1_reg[14]_0 ;
  wire [3:0]\ex_reg1_reg[15]_0 ;
  wire \ex_reg1_reg[15]_1 ;
  wire \ex_reg1_reg[16]_0 ;
  wire \ex_reg1_reg[16]_1 ;
  wire \ex_reg1_reg[17]_0 ;
  wire [3:0]\ex_reg1_reg[18]_0 ;
  wire \ex_reg1_reg[18]_1 ;
  wire [3:0]\ex_reg1_reg[19]_0 ;
  wire \ex_reg1_reg[19]_1 ;
  wire \ex_reg1_reg[1]_0 ;
  wire \ex_reg1_reg[20]_0 ;
  wire \ex_reg1_reg[21]_0 ;
  wire [3:0]\ex_reg1_reg[22]_0 ;
  wire \ex_reg1_reg[22]_1 ;
  wire [3:0]\ex_reg1_reg[23]_0 ;
  wire \ex_reg1_reg[23]_1 ;
  wire \ex_reg1_reg[24]_0 ;
  wire \ex_reg1_reg[25]_0 ;
  wire [3:0]\ex_reg1_reg[26]_0 ;
  wire \ex_reg1_reg[26]_1 ;
  wire [3:0]\ex_reg1_reg[27]_0 ;
  wire \ex_reg1_reg[27]_1 ;
  wire \ex_reg1_reg[28]_0 ;
  wire \ex_reg1_reg[29]_0 ;
  wire \ex_reg1_reg[2]_0 ;
  wire [30:0]\ex_reg1_reg[30]_0 ;
  wire [3:0]\ex_reg1_reg[30]_1 ;
  wire \ex_reg1_reg[30]_2 ;
  wire [31:0]\ex_reg1_reg[31]_0 ;
  wire \ex_reg1_reg[31]_1 ;
  wire [3:0]\ex_reg1_reg[31]_2 ;
  wire \ex_reg1_reg[31]_3 ;
  wire [31:0]\ex_reg1_reg[31]_4 ;
  wire [3:0]\ex_reg1_reg[3]_0 ;
  wire \ex_reg1_reg[3]_1 ;
  wire \ex_reg1_reg[4]_0 ;
  wire \ex_reg1_reg[4]_1 ;
  wire \ex_reg1_reg[5]_0 ;
  wire \ex_reg1_reg[6]_0 ;
  wire [3:0]\ex_reg1_reg[7]_0 ;
  wire [3:0]\ex_reg1_reg[7]_1 ;
  wire \ex_reg1_reg[7]_2 ;
  wire \ex_reg1_reg[8]_0 ;
  wire \ex_reg1_reg[9]_0 ;
  wire \ex_reg2_reg[0]_0 ;
  wire \ex_reg2_reg[0]_1 ;
  wire \ex_reg2_reg[10]_0 ;
  wire \ex_reg2_reg[11]_0 ;
  wire \ex_reg2_reg[12]_0 ;
  wire \ex_reg2_reg[13]_0 ;
  wire \ex_reg2_reg[14]_0 ;
  wire \ex_reg2_reg[15]_0 ;
  wire \ex_reg2_reg[16]_0 ;
  wire \ex_reg2_reg[16]_1 ;
  wire \ex_reg2_reg[17]_0 ;
  wire \ex_reg2_reg[18]_0 ;
  wire \ex_reg2_reg[19]_0 ;
  wire \ex_reg2_reg[1]_0 ;
  wire \ex_reg2_reg[1]_1 ;
  wire \ex_reg2_reg[20]_0 ;
  wire \ex_reg2_reg[21]_0 ;
  wire \ex_reg2_reg[22]_0 ;
  wire \ex_reg2_reg[23]_0 ;
  wire \ex_reg2_reg[24]_0 ;
  wire \ex_reg2_reg[25]_0 ;
  wire \ex_reg2_reg[26]_0 ;
  wire \ex_reg2_reg[27]_0 ;
  wire \ex_reg2_reg[28]_0 ;
  wire \ex_reg2_reg[29]_0 ;
  wire \ex_reg2_reg[2]_0 ;
  wire \ex_reg2_reg[2]_1 ;
  wire \ex_reg2_reg[30]_0 ;
  wire \ex_reg2_reg[31]_0 ;
  wire [31:0]\ex_reg2_reg[31]_1 ;
  wire \ex_reg2_reg[3]_0 ;
  wire \ex_reg2_reg[3]_1 ;
  wire \ex_reg2_reg[4]_0 ;
  wire \ex_reg2_reg[4]_1 ;
  wire \ex_reg2_reg[5]_0 ;
  wire \ex_reg2_reg[5]_1 ;
  wire \ex_reg2_reg[6]_0 ;
  wire \ex_reg2_reg[6]_1 ;
  wire \ex_reg2_reg[7]_0 ;
  wire \ex_reg2_reg[8]_0 ;
  wire \ex_reg2_reg[9]_0 ;
  wire [4:0]\ex_wd_reg[4]_0 ;
  wire [4:0]\ex_wd_reg[4]_1 ;
  wire ex_wreg_i;
  wire ex_wreg_o;
  wire [31:0]ex_wreg_reg_0;
  wire ex_wreg_reg_1;
  wire \id_pc[31]_i_5_n_2 ;
  wire \mem_wdata[0]_i_10_n_2 ;
  wire \mem_wdata[0]_i_11_n_2 ;
  wire \mem_wdata[0]_i_12_n_2 ;
  wire \mem_wdata[0]_i_13_n_2 ;
  wire \mem_wdata[0]_i_14_n_2 ;
  wire \mem_wdata[0]_i_2_n_2 ;
  wire \mem_wdata[0]_i_3_n_2 ;
  wire \mem_wdata[0]_i_4_n_2 ;
  wire \mem_wdata[0]_i_5_n_2 ;
  wire \mem_wdata[0]_i_6_n_2 ;
  wire \mem_wdata[0]_i_7_n_2 ;
  wire \mem_wdata[0]_i_8_n_2 ;
  wire \mem_wdata[0]_i_9_n_2 ;
  wire \mem_wdata[10]_i_2_n_2 ;
  wire \mem_wdata[10]_i_3_n_2 ;
  wire \mem_wdata[10]_i_4_n_2 ;
  wire \mem_wdata[10]_i_5_n_2 ;
  wire \mem_wdata[10]_i_6_n_2 ;
  wire \mem_wdata[10]_i_7_n_2 ;
  wire \mem_wdata[10]_i_8_n_2 ;
  wire \mem_wdata[10]_i_9_n_2 ;
  wire \mem_wdata[11]_i_10_n_2 ;
  wire \mem_wdata[11]_i_11_n_2 ;
  wire \mem_wdata[11]_i_2_n_2 ;
  wire \mem_wdata[11]_i_3_n_2 ;
  wire \mem_wdata[11]_i_4_n_2 ;
  wire \mem_wdata[11]_i_5_n_2 ;
  wire \mem_wdata[11]_i_6_n_2 ;
  wire \mem_wdata[11]_i_7_n_2 ;
  wire \mem_wdata[11]_i_8_n_2 ;
  wire \mem_wdata[11]_i_9_n_2 ;
  wire \mem_wdata[12]_i_10_n_2 ;
  wire \mem_wdata[12]_i_11_n_2 ;
  wire \mem_wdata[12]_i_2_n_2 ;
  wire \mem_wdata[12]_i_3_n_2 ;
  wire \mem_wdata[12]_i_4_n_2 ;
  wire \mem_wdata[12]_i_5_n_2 ;
  wire \mem_wdata[12]_i_6_n_2 ;
  wire \mem_wdata[12]_i_7_n_2 ;
  wire \mem_wdata[12]_i_8_n_2 ;
  wire \mem_wdata[13]_i_10_n_2 ;
  wire \mem_wdata[13]_i_11_n_2 ;
  wire \mem_wdata[13]_i_2_n_2 ;
  wire \mem_wdata[13]_i_3_n_2 ;
  wire \mem_wdata[13]_i_4_n_2 ;
  wire \mem_wdata[13]_i_5_n_2 ;
  wire \mem_wdata[13]_i_6_n_2 ;
  wire \mem_wdata[13]_i_7_n_2 ;
  wire \mem_wdata[13]_i_8_n_2 ;
  wire \mem_wdata[13]_i_9_n_2 ;
  wire \mem_wdata[14]_i_10_n_2 ;
  wire \mem_wdata[14]_i_11_n_2 ;
  wire \mem_wdata[14]_i_12_n_2 ;
  wire \mem_wdata[14]_i_2_n_2 ;
  wire \mem_wdata[14]_i_3_n_2 ;
  wire \mem_wdata[14]_i_4_n_2 ;
  wire \mem_wdata[14]_i_5_n_2 ;
  wire \mem_wdata[14]_i_6_n_2 ;
  wire \mem_wdata[14]_i_7_n_2 ;
  wire \mem_wdata[14]_i_8_n_2 ;
  wire \mem_wdata[14]_i_9_n_2 ;
  wire \mem_wdata[15]_i_10_n_2 ;
  wire \mem_wdata[15]_i_2_n_2 ;
  wire \mem_wdata[15]_i_3_n_2 ;
  wire \mem_wdata[15]_i_4_n_2 ;
  wire \mem_wdata[15]_i_5_n_2 ;
  wire \mem_wdata[15]_i_6_n_2 ;
  wire \mem_wdata[15]_i_7_n_2 ;
  wire \mem_wdata[15]_i_8_n_2 ;
  wire \mem_wdata[15]_i_9_n_2 ;
  wire \mem_wdata[16]_i_10_n_2 ;
  wire \mem_wdata[16]_i_2_n_2 ;
  wire \mem_wdata[16]_i_3_n_2 ;
  wire \mem_wdata[16]_i_4_n_2 ;
  wire \mem_wdata[16]_i_5_n_2 ;
  wire \mem_wdata[16]_i_6_n_2 ;
  wire \mem_wdata[16]_i_7_n_2 ;
  wire \mem_wdata[16]_i_8_n_2 ;
  wire \mem_wdata[16]_i_9_n_2 ;
  wire \mem_wdata[17]_i_10_n_2 ;
  wire \mem_wdata[17]_i_11_n_2 ;
  wire \mem_wdata[17]_i_12_n_2 ;
  wire \mem_wdata[17]_i_2_n_2 ;
  wire \mem_wdata[17]_i_3_n_2 ;
  wire \mem_wdata[17]_i_4_n_2 ;
  wire \mem_wdata[17]_i_5_n_2 ;
  wire \mem_wdata[17]_i_6_n_2 ;
  wire \mem_wdata[17]_i_7_n_2 ;
  wire \mem_wdata[17]_i_8_n_2 ;
  wire \mem_wdata[17]_i_9_n_2 ;
  wire \mem_wdata[18]_i_10_n_2 ;
  wire \mem_wdata[18]_i_2_n_2 ;
  wire \mem_wdata[18]_i_3_n_2 ;
  wire \mem_wdata[18]_i_4_n_2 ;
  wire \mem_wdata[18]_i_5_n_2 ;
  wire \mem_wdata[18]_i_6_n_2 ;
  wire \mem_wdata[18]_i_7_n_2 ;
  wire \mem_wdata[18]_i_8_n_2 ;
  wire \mem_wdata[18]_i_9_n_2 ;
  wire \mem_wdata[19]_i_10_n_2 ;
  wire \mem_wdata[19]_i_11_n_2 ;
  wire \mem_wdata[19]_i_12_n_2 ;
  wire \mem_wdata[19]_i_2_n_2 ;
  wire \mem_wdata[19]_i_3_n_2 ;
  wire \mem_wdata[19]_i_4_n_2 ;
  wire \mem_wdata[19]_i_5_n_2 ;
  wire \mem_wdata[19]_i_6_n_2 ;
  wire \mem_wdata[19]_i_7_n_2 ;
  wire \mem_wdata[19]_i_8_n_2 ;
  wire \mem_wdata[19]_i_9_n_2 ;
  wire \mem_wdata[1]_i_10_n_2 ;
  wire \mem_wdata[1]_i_11_n_2 ;
  wire \mem_wdata[1]_i_12_n_2 ;
  wire \mem_wdata[1]_i_13_n_2 ;
  wire \mem_wdata[1]_i_2_n_2 ;
  wire \mem_wdata[1]_i_3_n_2 ;
  wire \mem_wdata[1]_i_4_n_2 ;
  wire \mem_wdata[1]_i_5_n_2 ;
  wire \mem_wdata[1]_i_6_n_2 ;
  wire \mem_wdata[1]_i_7_n_2 ;
  wire \mem_wdata[1]_i_8_n_2 ;
  wire \mem_wdata[1]_i_9_n_2 ;
  wire \mem_wdata[20]_i_2_n_2 ;
  wire \mem_wdata[20]_i_3_n_2 ;
  wire \mem_wdata[20]_i_4_n_2 ;
  wire \mem_wdata[20]_i_5_n_2 ;
  wire \mem_wdata[20]_i_6_n_2 ;
  wire \mem_wdata[20]_i_7_n_2 ;
  wire \mem_wdata[20]_i_8_n_2 ;
  wire \mem_wdata[20]_i_9_n_2 ;
  wire \mem_wdata[21]_i_10_n_2 ;
  wire \mem_wdata[21]_i_11_n_2 ;
  wire \mem_wdata[21]_i_12_n_2 ;
  wire \mem_wdata[21]_i_2_n_2 ;
  wire \mem_wdata[21]_i_3_n_2 ;
  wire \mem_wdata[21]_i_4_n_2 ;
  wire \mem_wdata[21]_i_5_n_2 ;
  wire \mem_wdata[21]_i_6_n_2 ;
  wire \mem_wdata[21]_i_7_n_2 ;
  wire \mem_wdata[21]_i_8_n_2 ;
  wire \mem_wdata[21]_i_9_n_2 ;
  wire \mem_wdata[22]_i_2_n_2 ;
  wire \mem_wdata[22]_i_3_n_2 ;
  wire \mem_wdata[22]_i_4_n_2 ;
  wire \mem_wdata[22]_i_5_n_2 ;
  wire \mem_wdata[22]_i_6_n_2 ;
  wire \mem_wdata[22]_i_7_n_2 ;
  wire \mem_wdata[22]_i_8_n_2 ;
  wire \mem_wdata[22]_i_9_n_2 ;
  wire \mem_wdata[23]_i_10_n_2 ;
  wire \mem_wdata[23]_i_11_n_2 ;
  wire \mem_wdata[23]_i_12_n_2 ;
  wire \mem_wdata[23]_i_13_n_2 ;
  wire \mem_wdata[23]_i_2_n_2 ;
  wire \mem_wdata[23]_i_3_n_2 ;
  wire \mem_wdata[23]_i_4_n_2 ;
  wire \mem_wdata[23]_i_5_n_2 ;
  wire \mem_wdata[23]_i_6_n_2 ;
  wire \mem_wdata[23]_i_7_n_2 ;
  wire \mem_wdata[23]_i_8_n_2 ;
  wire \mem_wdata[23]_i_9_n_2 ;
  wire \mem_wdata[24]_i_10_n_2 ;
  wire \mem_wdata[24]_i_12_n_2 ;
  wire \mem_wdata[24]_i_13_n_2 ;
  wire \mem_wdata[24]_i_14_n_2 ;
  wire \mem_wdata[24]_i_15_n_2 ;
  wire \mem_wdata[24]_i_16_n_2 ;
  wire \mem_wdata[24]_i_17_n_2 ;
  wire \mem_wdata[24]_i_2_n_2 ;
  wire \mem_wdata[24]_i_3_n_2 ;
  wire \mem_wdata[24]_i_4_n_2 ;
  wire \mem_wdata[24]_i_5_n_2 ;
  wire \mem_wdata[24]_i_6_n_2 ;
  wire \mem_wdata[24]_i_7_n_2 ;
  wire \mem_wdata[24]_i_8_n_2 ;
  wire \mem_wdata[24]_i_9_n_2 ;
  wire \mem_wdata[25]_i_10_n_2 ;
  wire \mem_wdata[25]_i_11_n_2 ;
  wire \mem_wdata[25]_i_12_n_2 ;
  wire \mem_wdata[25]_i_13_n_2 ;
  wire \mem_wdata[25]_i_2_n_2 ;
  wire \mem_wdata[25]_i_3_n_2 ;
  wire \mem_wdata[25]_i_4_n_2 ;
  wire \mem_wdata[25]_i_5_n_2 ;
  wire \mem_wdata[25]_i_6_n_2 ;
  wire \mem_wdata[25]_i_7_n_2 ;
  wire \mem_wdata[25]_i_8_n_2 ;
  wire \mem_wdata[25]_i_9_n_2 ;
  wire \mem_wdata[26]_i_10_n_2 ;
  wire \mem_wdata[26]_i_11_n_2 ;
  wire \mem_wdata[26]_i_12_n_2 ;
  wire \mem_wdata[26]_i_13_n_2 ;
  wire \mem_wdata[26]_i_14_n_2 ;
  wire \mem_wdata[26]_i_15_n_2 ;
  wire \mem_wdata[26]_i_16_n_2 ;
  wire \mem_wdata[26]_i_2_n_2 ;
  wire \mem_wdata[26]_i_3_n_2 ;
  wire \mem_wdata[26]_i_4_n_2 ;
  wire \mem_wdata[26]_i_5_n_2 ;
  wire \mem_wdata[26]_i_6_n_2 ;
  wire \mem_wdata[26]_i_7_n_2 ;
  wire \mem_wdata[26]_i_8_n_2 ;
  wire \mem_wdata[26]_i_9_n_2 ;
  wire \mem_wdata[27]_i_10_n_2 ;
  wire \mem_wdata[27]_i_11_n_2 ;
  wire \mem_wdata[27]_i_12_n_2 ;
  wire \mem_wdata[27]_i_13_n_2 ;
  wire \mem_wdata[27]_i_2_n_2 ;
  wire \mem_wdata[27]_i_3_n_2 ;
  wire \mem_wdata[27]_i_4_n_2 ;
  wire \mem_wdata[27]_i_5_n_2 ;
  wire \mem_wdata[27]_i_6_n_2 ;
  wire \mem_wdata[27]_i_7_n_2 ;
  wire \mem_wdata[27]_i_8_n_2 ;
  wire \mem_wdata[27]_i_9_n_2 ;
  wire \mem_wdata[28]_i_10_n_2 ;
  wire \mem_wdata[28]_i_15_n_2 ;
  wire \mem_wdata[28]_i_16_n_2 ;
  wire \mem_wdata[28]_i_2_n_2 ;
  wire \mem_wdata[28]_i_3_n_2 ;
  wire \mem_wdata[28]_i_4_n_2 ;
  wire \mem_wdata[28]_i_5_n_2 ;
  wire \mem_wdata[28]_i_7_n_2 ;
  wire \mem_wdata[28]_i_8_n_2 ;
  wire \mem_wdata[28]_i_9_n_2 ;
  wire \mem_wdata[29]_i_10_n_2 ;
  wire \mem_wdata[29]_i_11_n_2 ;
  wire \mem_wdata[29]_i_12_n_2 ;
  wire \mem_wdata[29]_i_13_n_2 ;
  wire \mem_wdata[29]_i_14_n_2 ;
  wire \mem_wdata[29]_i_15_n_2 ;
  wire \mem_wdata[29]_i_2_n_2 ;
  wire \mem_wdata[29]_i_3_n_2 ;
  wire \mem_wdata[29]_i_4_n_2 ;
  wire \mem_wdata[29]_i_5_n_2 ;
  wire \mem_wdata[29]_i_6_n_2 ;
  wire \mem_wdata[29]_i_7_n_2 ;
  wire \mem_wdata[29]_i_8_n_2 ;
  wire \mem_wdata[29]_i_9_n_2 ;
  wire \mem_wdata[2]_i_10_n_2 ;
  wire \mem_wdata[2]_i_11_n_2 ;
  wire \mem_wdata[2]_i_2_n_2 ;
  wire \mem_wdata[2]_i_3_n_2 ;
  wire \mem_wdata[2]_i_4_n_2 ;
  wire \mem_wdata[2]_i_5_n_2 ;
  wire \mem_wdata[2]_i_6_n_2 ;
  wire \mem_wdata[2]_i_7_n_2 ;
  wire \mem_wdata[2]_i_8_n_2 ;
  wire \mem_wdata[2]_i_9_n_2 ;
  wire \mem_wdata[30]_i_2_n_2 ;
  wire \mem_wdata[30]_i_3_n_2 ;
  wire \mem_wdata[30]_i_4_n_2 ;
  wire \mem_wdata[30]_i_5_n_2 ;
  wire \mem_wdata[30]_i_6_n_2 ;
  wire \mem_wdata[30]_i_7_n_2 ;
  wire \mem_wdata[30]_i_8_n_2 ;
  wire \mem_wdata[30]_i_9_n_2 ;
  wire \mem_wdata[31]_i_10_n_2 ;
  wire \mem_wdata[31]_i_11_n_2 ;
  wire \mem_wdata[31]_i_12_n_2 ;
  wire \mem_wdata[31]_i_13_n_2 ;
  wire \mem_wdata[31]_i_18_n_2 ;
  wire \mem_wdata[31]_i_19_n_2 ;
  wire \mem_wdata[31]_i_20_n_2 ;
  wire \mem_wdata[31]_i_21_n_2 ;
  wire \mem_wdata[31]_i_22_n_2 ;
  wire \mem_wdata[31]_i_23_n_2 ;
  wire \mem_wdata[31]_i_24_n_2 ;
  wire \mem_wdata[31]_i_25_n_2 ;
  wire \mem_wdata[31]_i_26_n_2 ;
  wire \mem_wdata[31]_i_2_n_2 ;
  wire \mem_wdata[31]_i_3_n_2 ;
  wire \mem_wdata[31]_i_4_n_2 ;
  wire \mem_wdata[31]_i_5_n_2 ;
  wire \mem_wdata[31]_i_7_n_2 ;
  wire \mem_wdata[31]_i_8_n_2 ;
  wire \mem_wdata[31]_i_9_n_2 ;
  wire \mem_wdata[3]_i_10_n_2 ;
  wire \mem_wdata[3]_i_2_n_2 ;
  wire \mem_wdata[3]_i_3_n_2 ;
  wire \mem_wdata[3]_i_4_n_2 ;
  wire \mem_wdata[3]_i_5_n_2 ;
  wire \mem_wdata[3]_i_6_n_2 ;
  wire \mem_wdata[3]_i_7_n_2 ;
  wire \mem_wdata[3]_i_8_n_2 ;
  wire \mem_wdata[3]_i_9_n_2 ;
  wire \mem_wdata[4]_i_10_n_2 ;
  wire \mem_wdata[4]_i_11_n_2 ;
  wire \mem_wdata[4]_i_2_n_2 ;
  wire \mem_wdata[4]_i_3_n_2 ;
  wire \mem_wdata[4]_i_4_n_2 ;
  wire \mem_wdata[4]_i_5_n_2 ;
  wire \mem_wdata[4]_i_6_n_2 ;
  wire \mem_wdata[4]_i_7_n_2 ;
  wire \mem_wdata[4]_i_8_n_2 ;
  wire \mem_wdata[5]_i_10_n_2 ;
  wire \mem_wdata[5]_i_11_n_2 ;
  wire \mem_wdata[5]_i_2_n_2 ;
  wire \mem_wdata[5]_i_3_n_2 ;
  wire \mem_wdata[5]_i_5_n_2 ;
  wire \mem_wdata[5]_i_6_n_2 ;
  wire \mem_wdata[5]_i_7_n_2 ;
  wire \mem_wdata[5]_i_8_n_2 ;
  wire \mem_wdata[5]_i_9_n_2 ;
  wire \mem_wdata[6]_i_2_n_2 ;
  wire \mem_wdata[6]_i_3_n_2 ;
  wire \mem_wdata[6]_i_4_n_2 ;
  wire \mem_wdata[6]_i_5_n_2 ;
  wire \mem_wdata[6]_i_6_n_2 ;
  wire \mem_wdata[6]_i_7_n_2 ;
  wire \mem_wdata[6]_i_8_n_2 ;
  wire \mem_wdata[6]_i_9_n_2 ;
  wire \mem_wdata[7]_i_10_n_2 ;
  wire \mem_wdata[7]_i_11_n_2 ;
  wire \mem_wdata[7]_i_12_n_2 ;
  wire \mem_wdata[7]_i_2_n_2 ;
  wire \mem_wdata[7]_i_3_n_2 ;
  wire \mem_wdata[7]_i_4_n_2 ;
  wire \mem_wdata[7]_i_5_n_2 ;
  wire \mem_wdata[7]_i_7_n_2 ;
  wire \mem_wdata[7]_i_8_n_2 ;
  wire \mem_wdata[7]_i_9_n_2 ;
  wire \mem_wdata[8]_i_10_n_2 ;
  wire \mem_wdata[8]_i_11_n_2 ;
  wire \mem_wdata[8]_i_2_n_2 ;
  wire \mem_wdata[8]_i_3_n_2 ;
  wire \mem_wdata[8]_i_4_n_2 ;
  wire \mem_wdata[8]_i_5_n_2 ;
  wire \mem_wdata[8]_i_6_n_2 ;
  wire \mem_wdata[8]_i_7_n_2 ;
  wire \mem_wdata[8]_i_8_n_2 ;
  wire \mem_wdata[9]_i_10_n_2 ;
  wire \mem_wdata[9]_i_2_n_2 ;
  wire \mem_wdata[9]_i_3_n_2 ;
  wire \mem_wdata[9]_i_4_n_2 ;
  wire \mem_wdata[9]_i_5_n_2 ;
  wire \mem_wdata[9]_i_6_n_2 ;
  wire \mem_wdata[9]_i_7_n_2 ;
  wire \mem_wdata[9]_i_8_n_2 ;
  wire \mem_wdata[9]_i_9_n_2 ;
  wire [24:0]mem_wdata_o;
  wire \mem_wdata_reg[0] ;
  wire [3:0]\mem_wdata_reg[11] ;
  wire [3:0]\mem_wdata_reg[15] ;
  wire [3:0]\mem_wdata_reg[19] ;
  wire [3:0]\mem_wdata_reg[23] ;
  wire [3:0]\mem_wdata_reg[27] ;
  wire [3:0]\mem_wdata_reg[31] ;
  wire \mem_wdata_reg[5] ;
  wire [1:0]\mem_wdata_reg[6] ;
  wire \mem_wdata_reg[7] ;
  wire [30:0]mulres0;
  wire mulres2__0_i_19_n_2;
  wire mulres2__0_i_20_n_2;
  wire mulres2__0_i_21_n_2;
  wire mulres2__0_i_22_n_2;
  wire mulres2__0_i_23_n_2;
  wire mulres2__0_i_24_n_2;
  wire mulres2__0_i_25_n_2;
  wire mulres2__0_i_26_n_2;
  wire mulres2__0_i_27_n_2;
  wire mulres2__0_i_28_n_2;
  wire mulres2__0_i_29_n_2;
  wire mulres2__0_i_30_n_2;
  wire mulres2__0_i_31_n_2;
  wire mulres2__0_i_32_n_2;
  wire mulres2__0_i_33_n_2;
  wire mulres2__0_i_34_n_2;
  wire mulres2__0_i_35_n_2;
  wire mulres2__0_i_36_n_2;
  wire mulres2__0_i_37_n_2;
  wire mulres2__0_i_38_n_2;
  wire mulres2__0_i_39_n_2;
  wire mulres2__1_i_17_n_2;
  wire mulres2__1_i_18_n_2;
  wire mulres2__1_i_19_n_2;
  wire [15:0]mulres2__2;
  wire mulres2_i_30_n_2;
  wire mulres2_i_31_n_2;
  wire mulres2_i_32_n_2;
  wire mulres2_i_33_n_2;
  wire mulres2_i_34_n_2;
  wire mulres2_i_36_n_2;
  wire mulres2_i_37_n_2;
  wire mulres2_i_38_n_2;
  wire mulres2_i_39_n_2;
  wire mulres2_i_57_n_2;
  wire mulres2_i_58_n_2;
  wire mulres2_i_59_n_2;
  wire mulres2_i_60_n_2;
  wire mulres2_i_61_n_2;
  wire mulres2_i_62_n_2;
  wire mulres2_i_63_n_2;
  wire mulres2_i_64_n_2;
  wire mulres2_i_65_n_2;
  wire mulres2_i_66_n_2;
  wire mulres2_i_67_n_2;
  wire mulres2_i_68_n_2;
  wire mulres2_i_69_n_2;
  wire mulres2_i_70_n_2;
  wire mulres2_i_71_n_2;
  wire \reg1_o_reg[16]_i_2_n_2 ;
  wire \reg1_o_reg[16]_i_3_n_2 ;
  wire \reg1_o_reg[16]_i_5_n_2 ;
  wire \reg1_o_reg[16]_i_6_n_2 ;
  wire \reg1_o_reg[16]_i_8_n_2 ;
  wire \reg1_o_reg[16]_i_9_n_2 ;
  wire \reg1_o_reg[18]_i_2_n_2 ;
  wire \reg1_o_reg[18]_i_3_n_2 ;
  wire \reg1_o_reg[18]_i_5_n_2 ;
  wire \reg1_o_reg[18]_i_6_n_2 ;
  wire \reg1_o_reg[18]_i_7_n_2 ;
  wire \reg1_o_reg[20]_i_2_n_2 ;
  wire \reg1_o_reg[20]_i_3_n_2 ;
  wire \reg1_o_reg[20]_i_5_n_2 ;
  wire \reg1_o_reg[20]_i_6_n_2 ;
  wire \reg1_o_reg[20]_i_8_n_2 ;
  wire \reg1_o_reg[20]_i_9_n_2 ;
  wire \reg1_o_reg[22]_i_10_n_2 ;
  wire \reg1_o_reg[22]_i_14_n_2 ;
  wire \reg1_o_reg[22]_i_15_n_2 ;
  wire \reg1_o_reg[22]_i_2_n_2 ;
  wire \reg1_o_reg[22]_i_3_n_2 ;
  wire \reg1_o_reg[22]_i_6_n_2 ;
  wire \reg1_o_reg[22]_i_7_n_2 ;
  wire \reg1_o_reg[22]_i_8_n_2 ;
  wire \reg1_o_reg[22]_i_9_n_2 ;
  wire \reg1_o_reg[31]_i_3_n_2 ;
  wire \reg1_o_reg[31]_i_5_n_2 ;
  wire \reg1_o_reg[4]_i_1_0 ;
  wire \reg1_o_reg[4]_i_1_1 ;
  wire \reg1_o_reg[4]_i_1_2 ;
  wire \reg2_o_reg[0]_i_1_0 ;
  wire \reg2_o_reg[0]_i_1_1 ;
  wire \reg2_o_reg[0]_i_1_2 ;
  wire \reg2_o_reg[0]_i_1_3 ;
  wire \reg2_o_reg[31]_i_2_n_2 ;
  wire \reg2_o_reg[31]_i_3_n_2 ;
  wire \reg2_o_reg[31]_i_5_n_2 ;
  wire \reg2_o_reg[31]_i_7_n_2 ;
  wire sel;
  wire sum_res_carry_i_5_n_2;
  wire [2:0]NLW_mulres2__0_i_19_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2__0_i_20_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2__0_i_21_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2__0_i_22_CO_UNCONNECTED;
  wire [3:0]NLW_mulres2__1_i_16_CO_UNCONNECTED;
  wire [3:3]NLW_mulres2__1_i_16_O_UNCONNECTED;
  wire [2:0]NLW_mulres2__1_i_17_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2__1_i_18_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2__1_i_19_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_i_31_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_i_32_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_i_33_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_i_34_CO_UNCONNECTED;
  wire [3:0]NLW_mulres2_i_35_CO_UNCONNECTED;
  wire [3:3]NLW_mulres2_i_35_O_UNCONNECTED;
  wire [2:0]NLW_mulres2_i_36_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_i_37_CO_UNCONNECTED;
  wire [2:0]NLW_mulres2_i_38_CO_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[0]),
        .Q(\ex_aluop_reg[7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[1]),
        .Q(\ex_aluop_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[2]),
        .Q(\ex_aluop_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[3]),
        .Q(\ex_aluop_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[4]),
        .Q(\ex_aluop_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[5]),
        .Q(\ex_aluop_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[6]),
        .Q(\ex_aluop_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_aluop_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[7]),
        .Q(\ex_aluop_reg[7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_alusel_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_alusel_reg[2]_0 [0]),
        .Q(ex_alusel_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_alusel_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_alusel_reg[2]_0 [1]),
        .Q(ex_alusel_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_alusel_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_alusel_reg[2]_0 [2]),
        .Q(ex_alusel_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [0]),
        .Q(ex_inst_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[10] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [10]),
        .Q(ex_inst_i[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[11] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [11]),
        .Q(ex_inst_i[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[12] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [12]),
        .Q(ex_inst_i[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[13] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [13]),
        .Q(ex_inst_i[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[14] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [14]),
        .Q(ex_inst_i[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[15] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [15]),
        .Q(\ex_inst_reg[15]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [1]),
        .Q(ex_inst_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [2]),
        .Q(ex_inst_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [3]),
        .Q(ex_inst_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [4]),
        .Q(ex_inst_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [5]),
        .Q(ex_inst_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [6]),
        .Q(ex_inst_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [7]),
        .Q(ex_inst_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[8] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [8]),
        .Q(ex_inst_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_inst_reg[9] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_inst_reg[15]_2 [9]),
        .Q(ex_inst_i[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [0]),
        .Q(ex_linkaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[10] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [10]),
        .Q(ex_linkaddr_i[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[11] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [11]),
        .Q(ex_linkaddr_i[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[12] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [12]),
        .Q(ex_linkaddr_i[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[13] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [13]),
        .Q(ex_linkaddr_i[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[14] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [14]),
        .Q(ex_linkaddr_i[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[15] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [15]),
        .Q(ex_linkaddr_i[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[16] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [16]),
        .Q(ex_linkaddr_i[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[17] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [17]),
        .Q(ex_linkaddr_i[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[18] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [18]),
        .Q(ex_linkaddr_i[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[19] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [19]),
        .Q(ex_linkaddr_i[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [1]),
        .Q(ex_linkaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[20] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [20]),
        .Q(ex_linkaddr_i[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[21] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [21]),
        .Q(ex_linkaddr_i[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[22] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [22]),
        .Q(ex_linkaddr_i[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[23] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [23]),
        .Q(ex_linkaddr_i[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[24] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [24]),
        .Q(ex_linkaddr_i[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[25] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [25]),
        .Q(ex_linkaddr_i[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[26] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [26]),
        .Q(ex_linkaddr_i[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[27] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [27]),
        .Q(ex_linkaddr_i[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[28] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [28]),
        .Q(ex_linkaddr_i[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[29] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [29]),
        .Q(ex_linkaddr_i[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [2]),
        .Q(ex_linkaddr_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[30] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [30]),
        .Q(ex_linkaddr_i[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[31] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [31]),
        .Q(ex_linkaddr_i[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [3]),
        .Q(ex_linkaddr_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [4]),
        .Q(ex_linkaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [5]),
        .Q(ex_linkaddr_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [6]),
        .Q(ex_linkaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [7]),
        .Q(ex_linkaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[8] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [8]),
        .Q(ex_linkaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_link_addr_reg[9] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_link_addr_reg[31]_0 [9]),
        .Q(ex_linkaddr_i[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [0]),
        .Q(\ex_reg1_reg[30]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[10] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [10]),
        .Q(\ex_reg1_reg[30]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[11] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [11]),
        .Q(\ex_reg1_reg[30]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[12] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [12]),
        .Q(\ex_reg1_reg[30]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[13] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [13]),
        .Q(\ex_reg1_reg[30]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[14] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [14]),
        .Q(\ex_reg1_reg[30]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[15] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [15]),
        .Q(\ex_reg1_reg[30]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[16] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [16]),
        .Q(\ex_reg1_reg[30]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[17] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [17]),
        .Q(\ex_reg1_reg[30]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[18] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [18]),
        .Q(\ex_reg1_reg[30]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[19] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [19]),
        .Q(\ex_reg1_reg[30]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [1]),
        .Q(\ex_reg1_reg[30]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[20] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [20]),
        .Q(\ex_reg1_reg[30]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[21] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [21]),
        .Q(\ex_reg1_reg[30]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[22] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [22]),
        .Q(\ex_reg1_reg[30]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[23] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [23]),
        .Q(\ex_reg1_reg[30]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[24] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [24]),
        .Q(\ex_reg1_reg[30]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[25] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [25]),
        .Q(\ex_reg1_reg[30]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[26] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [26]),
        .Q(\ex_reg1_reg[30]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[27] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [27]),
        .Q(\ex_reg1_reg[30]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[28] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [28]),
        .Q(\ex_reg1_reg[30]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[29] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [29]),
        .Q(\ex_reg1_reg[30]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [2]),
        .Q(\ex_reg1_reg[30]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[30] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [30]),
        .Q(\ex_reg1_reg[30]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[31] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [31]),
        .Q(ex_reg1_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [3]),
        .Q(\ex_reg1_reg[30]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [4]),
        .Q(\ex_reg1_reg[30]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [5]),
        .Q(\ex_reg1_reg[30]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [6]),
        .Q(\ex_reg1_reg[30]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [7]),
        .Q(\ex_reg1_reg[30]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[8] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [8]),
        .Q(\ex_reg1_reg[30]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg1_reg[9] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg1_reg[31]_4 [9]),
        .Q(\ex_reg1_reg[30]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[10] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[11] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[12] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[13] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[14] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[15] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[16] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[17] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[18] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[19] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[20] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[21] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[22] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[23] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[24] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[25] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[26] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[27] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[28] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[29] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[30] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[31] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[8] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_reg2_reg[9] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_reg2_reg[31]_1 [9]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_wd_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_wd_reg[4]_1 [0]),
        .Q(\ex_wd_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_wd_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_wd_reg[4]_1 [1]),
        .Q(\ex_wd_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_wd_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_wd_reg[4]_1 [2]),
        .Q(\ex_wd_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_wd_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_wd_reg[4]_1 [3]),
        .Q(\ex_wd_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ex_wd_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(\ex_wd_reg[4]_1 [4]),
        .Q(\ex_wd_reg[4]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ex_wreg_reg
       (.C(clk_50M),
        .CE(1'b1),
        .D(ex_wreg_reg_1),
        .Q(ex_wreg_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFBFFF)) 
    \id_pc[31]_i_2 
       (.I0(\id_pc[31]_i_5_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [5]),
        .I2(\ex_aluop_reg[7]_0 [6]),
        .I3(\ex_aluop_reg[7]_0 [7]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .I5(\ex_aluop_reg[7]_0 [1]),
        .O(\ex_aluop_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \id_pc[31]_i_5 
       (.I0(\ex_aluop_reg[7]_0 [3]),
        .I1(\ex_aluop_reg[7]_0 [4]),
        .I2(\ex_aluop_reg[7]_0 [2]),
        .O(\id_pc[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__0_i_1
       (.I0(\ex_reg1_reg[30]_0 [7]),
        .I1(ex_inst_i[7]),
        .O(\ex_reg1_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__0_i_2
       (.I0(\ex_reg1_reg[30]_0 [6]),
        .I1(ex_inst_i[6]),
        .O(\ex_reg1_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__0_i_3
       (.I0(\ex_reg1_reg[30]_0 [5]),
        .I1(ex_inst_i[5]),
        .O(\ex_reg1_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__0_i_4
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(ex_inst_i[4]),
        .O(\ex_reg1_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__1_i_1
       (.I0(\ex_reg1_reg[30]_0 [11]),
        .I1(ex_inst_i[11]),
        .O(\ex_reg1_reg[11]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__1_i_2
       (.I0(\ex_reg1_reg[30]_0 [10]),
        .I1(ex_inst_i[10]),
        .O(\ex_reg1_reg[11]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__1_i_3
       (.I0(\ex_reg1_reg[30]_0 [9]),
        .I1(ex_inst_i[9]),
        .O(\ex_reg1_reg[11]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__1_i_4
       (.I0(\ex_reg1_reg[30]_0 [8]),
        .I1(ex_inst_i[8]),
        .O(\ex_reg1_reg[11]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__2_i_1
       (.I0(\ex_inst_reg[15]_0 ),
        .I1(\ex_reg1_reg[30]_0 [15]),
        .O(\ex_inst_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__2_i_2
       (.I0(\ex_reg1_reg[30]_0 [14]),
        .I1(ex_inst_i[14]),
        .O(\ex_inst_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__2_i_3
       (.I0(\ex_reg1_reg[30]_0 [13]),
        .I1(ex_inst_i[13]),
        .O(\ex_inst_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__2_i_4
       (.I0(\ex_reg1_reg[30]_0 [12]),
        .I1(ex_inst_i[12]),
        .O(\ex_inst_reg[15]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mem_addr_o_carry__3_i_1
       (.I0(\ex_inst_reg[15]_0 ),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__3_i_2
       (.I0(\ex_reg1_reg[30]_0 [18]),
        .I1(\ex_reg1_reg[30]_0 [19]),
        .O(\ex_reg1_reg[18]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__3_i_3
       (.I0(\ex_reg1_reg[30]_0 [17]),
        .I1(\ex_reg1_reg[30]_0 [18]),
        .O(\ex_reg1_reg[18]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__3_i_4
       (.I0(\ex_reg1_reg[30]_0 [16]),
        .I1(\ex_reg1_reg[30]_0 [17]),
        .O(\ex_reg1_reg[18]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry__3_i_5
       (.I0(\ex_inst_reg[15]_0 ),
        .I1(\ex_reg1_reg[30]_0 [16]),
        .O(\ex_reg1_reg[18]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__4_i_1
       (.I0(\ex_reg1_reg[30]_0 [22]),
        .I1(\ex_reg1_reg[30]_0 [23]),
        .O(\ex_reg1_reg[22]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__4_i_2
       (.I0(\ex_reg1_reg[30]_0 [21]),
        .I1(\ex_reg1_reg[30]_0 [22]),
        .O(\ex_reg1_reg[22]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__4_i_3
       (.I0(\ex_reg1_reg[30]_0 [20]),
        .I1(\ex_reg1_reg[30]_0 [21]),
        .O(\ex_reg1_reg[22]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__4_i_4
       (.I0(\ex_reg1_reg[30]_0 [19]),
        .I1(\ex_reg1_reg[30]_0 [20]),
        .O(\ex_reg1_reg[22]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__5_i_1
       (.I0(\ex_reg1_reg[30]_0 [26]),
        .I1(\ex_reg1_reg[30]_0 [27]),
        .O(\ex_reg1_reg[26]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__5_i_2
       (.I0(\ex_reg1_reg[30]_0 [25]),
        .I1(\ex_reg1_reg[30]_0 [26]),
        .O(\ex_reg1_reg[26]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__5_i_3
       (.I0(\ex_reg1_reg[30]_0 [24]),
        .I1(\ex_reg1_reg[30]_0 [25]),
        .O(\ex_reg1_reg[26]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__5_i_4
       (.I0(\ex_reg1_reg[30]_0 [23]),
        .I1(\ex_reg1_reg[30]_0 [24]),
        .O(\ex_reg1_reg[26]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__6_i_1
       (.I0(\ex_reg1_reg[30]_0 [30]),
        .I1(ex_reg1_i),
        .O(\ex_reg1_reg[30]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__6_i_2
       (.I0(\ex_reg1_reg[30]_0 [29]),
        .I1(\ex_reg1_reg[30]_0 [30]),
        .O(\ex_reg1_reg[30]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__6_i_3
       (.I0(\ex_reg1_reg[30]_0 [28]),
        .I1(\ex_reg1_reg[30]_0 [29]),
        .O(\ex_reg1_reg[30]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_addr_o_carry__6_i_4
       (.I0(\ex_reg1_reg[30]_0 [27]),
        .I1(\ex_reg1_reg[30]_0 [28]),
        .O(\ex_reg1_reg[30]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry_i_1
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(ex_inst_i[3]),
        .O(\ex_reg1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry_i_2
       (.I0(\ex_reg1_reg[30]_0 [2]),
        .I1(ex_inst_i[2]),
        .O(\ex_reg1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry_i_3
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(ex_inst_i[1]),
        .O(\ex_reg1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_addr_o_carry_i_4
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .I1(ex_inst_i[0]),
        .O(\ex_reg1_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \mem_wdata[0]_i_1 
       (.I0(\mem_wdata[0]_i_2_n_2 ),
        .I1(\mem_wdata[0]_i_3_n_2 ),
        .I2(\mem_wdata[0]_i_4_n_2 ),
        .I3(\mem_wdata[0]_i_5_n_2 ),
        .I4(\mem_wdata[0]_i_6_n_2 ),
        .I5(\mem_wdata[29]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[0]_i_10 
       (.I0(\mem_wdata[6]_i_9_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[2]_i_9_n_2 ),
        .O(\mem_wdata[0]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF3101)) 
    \mem_wdata[0]_i_11 
       (.I0(\mem_wdata[0]_i_14_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\mem_wdata[4]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[0]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \mem_wdata[0]_i_12 
       (.I0(\ex_aluop_reg[7]_0 [2]),
        .I1(\ex_aluop_reg[7]_0 [5]),
        .I2(\ex_aluop_reg[7]_0 [4]),
        .I3(\ex_aluop_reg[7]_0 [6]),
        .I4(\ex_aluop_reg[7]_0 [7]),
        .O(\mem_wdata[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mem_wdata[0]_i_13 
       (.I0(\ex_aluop_reg[7]_0 [7]),
        .I1(\ex_aluop_reg[7]_0 [6]),
        .I2(\ex_aluop_reg[7]_0 [4]),
        .I3(\ex_aluop_reg[7]_0 [5]),
        .O(\mem_wdata[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h530053F0530F53FF)) 
    \mem_wdata[0]_i_14 
       (.I0(Q[24]),
        .I1(Q[8]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(Q[16]),
        .I5(Q[0]),
        .O(\mem_wdata[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'hEAFFEAEAAAAAAAAA)) 
    \mem_wdata[0]_i_2 
       (.I0(\mem_wdata[0]_i_7_n_2 ),
        .I1(\mem_wdata[31]_i_7_n_2 ),
        .I2(ex_linkaddr_i[0]),
        .I3(\mem_wdata[0]_i_8_n_2 ),
        .I4(P[0]),
        .I5(\mem_wdata[29]_i_12_n_2 ),
        .O(\mem_wdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \mem_wdata[0]_i_3 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[0]),
        .I3(\mem_wdata[0]_i_9_n_2 ),
        .I4(\mem_wdata[2]_i_7_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000DDDDD000)) 
    \mem_wdata[0]_i_4 
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .I1(\mem_wdata[1]_i_10_n_2 ),
        .I2(\mem_wdata[0]_i_10_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\mem_wdata[0]_i_11_n_2 ),
        .I5(\mem_wdata[23]_i_10_n_2 ),
        .O(\mem_wdata[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00202020)) 
    \mem_wdata[0]_i_5 
       (.I0(\mem_wdata[0]_i_12_n_2 ),
        .I1(\mem_wdata_reg[0] ),
        .I2(ex_alusel_i[0]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h1DDD11DDDDDD1DDD)) 
    \mem_wdata[0]_i_6 
       (.I0(O[0]),
        .I1(\ex_aluop_reg[7]_0 [3]),
        .I2(\mem_wdata_reg[31] [3]),
        .I3(\ex_aluop_reg[7]_0 [1]),
        .I4(Q[31]),
        .I5(ex_reg1_i),
        .O(\mem_wdata[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0001010011101000)) 
    \mem_wdata[0]_i_7 
       (.I0(\mem_wdata[0]_i_13_n_2 ),
        .I1(\mem_wdata[31]_i_18_n_2 ),
        .I2(\ex_aluop_reg[7]_0 [0]),
        .I3(Q[0]),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \mem_wdata[0]_i_8 
       (.I0(\reg1_o_reg[22]_i_15_n_2 ),
        .I1(\mem_wdata[31]_i_7_n_2 ),
        .I2(\ex_aluop_reg[7]_0 [0]),
        .I3(\ex_aluop_reg[7]_0 [1]),
        .I4(\ex_aluop_reg[7]_0 [7]),
        .O(\mem_wdata[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_wdata[0]_i_9 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[0]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D00FD0)) 
    \mem_wdata[10]_i_1 
       (.I0(\mem_wdata[10]_i_2_n_2 ),
        .I1(\mem_wdata[10]_i_3_n_2 ),
        .I2(ex_alusel_i[1]),
        .I3(ex_alusel_i[2]),
        .I4(\mem_wdata[10]_i_4_n_2 ),
        .I5(\mem_wdata[10]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [10]));
  LUT6 #(
    .INIT(64'hEE44E4E4FFFFFFFF)) 
    \mem_wdata[10]_i_2 
       (.I0(\reg1_o_reg[22]_i_7_n_2 ),
        .I1(\mem_wdata[10]_i_6_n_2 ),
        .I2(\mem_wdata[11]_i_7_n_2 ),
        .I3(\mem_wdata[10]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[10]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[11] [2]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[11]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[10]_i_8_n_2 ),
        .O(\mem_wdata[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[10]_i_4 
       (.I0(P[10]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(mulres0[9]),
        .I3(\reg1_o_reg[20]_i_8_n_2 ),
        .I4(ex_linkaddr_i[10]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[10]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[10]_i_5 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [10]),
        .I2(Q[10]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[10]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h77777FFF)) 
    \mem_wdata[10]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[31]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[10]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_wdata[10]_i_7 
       (.I0(Q[3]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[7]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[12]_i_10_n_2 ),
        .O(\mem_wdata[10]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[10]_i_8 
       (.I0(\mem_wdata[16]_i_9_n_2 ),
        .I1(\mem_wdata[12]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[14]_i_12_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[10]_i_9_n_2 ),
        .O(\mem_wdata[10]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[10]_i_9 
       (.I0(Q[18]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[26]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[10]),
        .O(\mem_wdata[10]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \mem_wdata[11]_i_1 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[11]_i_2_n_2 ),
        .I2(\mem_wdata[11]_i_3_n_2 ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[11]_i_4_n_2 ),
        .I5(\mem_wdata[11]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [11]));
  LUT6 #(
    .INIT(64'hFFCFFF44FFCFFF77)) 
    \mem_wdata[11]_i_10 
       (.I0(Q[4]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[0]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .I5(Q[8]),
        .O(\mem_wdata[11]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[11]_i_11 
       (.I0(Q[19]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[27]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[11]),
        .O(\mem_wdata[11]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hFCFCA8FC00FCA8FC)) 
    \mem_wdata[11]_i_2 
       (.I0(\mem_wdata[12]_i_7_n_2 ),
        .I1(\mem_wdata[23]_i_8_n_2 ),
        .I2(\mem_wdata[11]_i_6_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[11]_i_7_n_2 ),
        .O(\mem_wdata[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[11]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[11] [3]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[12]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[11]_i_8_n_2 ),
        .O(\mem_wdata[11]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00A82880)) 
    \mem_wdata[11]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [11]),
        .I2(Q[11]),
        .I3(\ex_aluop_reg[7]_0 [1]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .O(\mem_wdata[11]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[11]_i_5 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[11]_i_9_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(P[11]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[10]),
        .O(\mem_wdata[11]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h777777777F7F7FFB)) 
    \mem_wdata[11]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[31]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[11]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[11]_i_7 
       (.I0(\mem_wdata[11]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\mem_wdata[13]_i_10_n_2 ),
        .O(\mem_wdata[11]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[11]_i_8 
       (.I0(\mem_wdata[17]_i_11_n_2 ),
        .I1(\mem_wdata[13]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[15]_i_10_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[11]_i_11_n_2 ),
        .O(\mem_wdata[11]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[11]_i_9 
       (.I0(ex_linkaddr_i[11]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[11]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[12]_i_1 
       (.I0(\mem_wdata[12]_i_2_n_2 ),
        .I1(\mem_wdata[12]_i_3_n_2 ),
        .I2(\mem_wdata[12]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[12]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [12]));
  LUT6 #(
    .INIT(64'hFFCFFF44FFCFFF77)) 
    \mem_wdata[12]_i_10 
       (.I0(Q[5]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[1]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .I5(Q[9]),
        .O(\mem_wdata[12]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[12]_i_11 
       (.I0(Q[20]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[28]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[12]),
        .O(\mem_wdata[12]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hEE44E4E4FFFFFFFF)) 
    \mem_wdata[12]_i_2 
       (.I0(\reg1_o_reg[22]_i_7_n_2 ),
        .I1(\mem_wdata[12]_i_6_n_2 ),
        .I2(\mem_wdata[13]_i_6_n_2 ),
        .I3(\mem_wdata[12]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[12]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[15] [0]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[13]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[12]_i_8_n_2 ),
        .O(\mem_wdata[12]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[12]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[12]),
        .I3(\ex_reg1_reg[30]_0 [12]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[12]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mem_wdata[12]_i_5 
       (.I0(P[12]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(ex_linkaddr_i[12]),
        .I3(\mem_wdata[31]_i_7_n_2 ),
        .I4(mulres0[11]),
        .I5(\reg1_o_reg[20]_i_8_n_2 ),
        .O(\mem_wdata[12]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \mem_wdata[12]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[31]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[12]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[12]_i_7 
       (.I0(\mem_wdata[12]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\mem_wdata[14]_i_11_n_2 ),
        .O(\mem_wdata[12]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[12]_i_8 
       (.I0(\mem_wdata[18]_i_9_n_2 ),
        .I1(\mem_wdata[14]_i_12_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[16]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[12]_i_11_n_2 ),
        .O(\mem_wdata[12]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \mem_wdata[13]_i_1 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[13]_i_2_n_2 ),
        .I2(\mem_wdata[13]_i_3_n_2 ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[13]_i_4_n_2 ),
        .I5(\mem_wdata[13]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [13]));
  LUT6 #(
    .INIT(64'hFFCFFF44FFCFFF77)) 
    \mem_wdata[13]_i_10 
       (.I0(Q[6]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[2]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .I5(Q[10]),
        .O(\mem_wdata[13]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[13]_i_11 
       (.I0(Q[21]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[29]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[13]),
        .O(\mem_wdata[13]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hFB3BFB3BFB3B0000)) 
    \mem_wdata[13]_i_2 
       (.I0(\mem_wdata[14]_i_7_n_2 ),
        .I1(\reg1_o_reg[22]_i_7_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[13]_i_6_n_2 ),
        .I4(\mem_wdata[23]_i_8_n_2 ),
        .I5(\mem_wdata[13]_i_7_n_2 ),
        .O(\mem_wdata[13]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[13]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[15] [1]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[14]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[13]_i_8_n_2 ),
        .O(\mem_wdata[13]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[13]_i_4 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [13]),
        .I2(Q[13]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[13]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[13]_i_5 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[13]_i_9_n_2 ),
        .I2(\reg1_o_reg[20]_i_8_n_2 ),
        .I3(mulres0[12]),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(P[13]),
        .O(\mem_wdata[13]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_wdata[13]_i_6 
       (.I0(\mem_wdata[13]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\mem_wdata[15]_i_9_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\mem_wdata[19]_i_10_n_2 ),
        .O(\mem_wdata[13]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h77777777777F7F7B)) 
    \mem_wdata[13]_i_7 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[31]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\ex_reg1_reg[30]_0 [2]),
        .O(\mem_wdata[13]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \mem_wdata[13]_i_8 
       (.I0(\mem_wdata[19]_i_12_n_2 ),
        .I1(\mem_wdata[15]_i_10_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[17]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[13]_i_11_n_2 ),
        .O(\mem_wdata[13]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[13]_i_9 
       (.I0(ex_linkaddr_i[13]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[13]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[14]_i_1 
       (.I0(\mem_wdata[14]_i_2_n_2 ),
        .I1(\mem_wdata[14]_i_3_n_2 ),
        .I2(\mem_wdata[14]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[14]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [14]));
  LUT4 #(
    .INIT(16'h0014)) 
    \mem_wdata[14]_i_10 
       (.I0(\ex_reg1_reg[30]_0 [2]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[14]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \mem_wdata[14]_i_11 
       (.I0(Q[7]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(Q[11]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .I5(Q[3]),
        .O(\mem_wdata[14]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[14]_i_12 
       (.I0(Q[22]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[30]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[14]),
        .O(\mem_wdata[14]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h50445555FFFFFFFF)) 
    \mem_wdata[14]_i_2 
       (.I0(\mem_wdata[14]_i_6_n_2 ),
        .I1(\mem_wdata[15]_i_6_n_2 ),
        .I2(\mem_wdata[14]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[14]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[14]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[15] [2]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[15]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[14]_i_8_n_2 ),
        .O(\mem_wdata[14]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00A82880)) 
    \mem_wdata[14]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [14]),
        .I2(Q[14]),
        .I3(\ex_aluop_reg[7]_0 [1]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .O(\mem_wdata[14]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mem_wdata[14]_i_5 
       (.I0(P[14]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(ex_linkaddr_i[14]),
        .I3(\mem_wdata[31]_i_7_n_2 ),
        .I4(mulres0[13]),
        .I5(\reg1_o_reg[20]_i_8_n_2 ),
        .O(\mem_wdata[14]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000005400540054)) 
    \mem_wdata[14]_i_6 
       (.I0(\reg1_o_reg[16]_i_9_n_2 ),
        .I1(\mem_wdata[29]_i_11_n_2 ),
        .I2(\ex_aluop_reg[7]_0 [0]),
        .I3(\mem_wdata[14]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[14]_i_10_n_2 ),
        .O(\mem_wdata[14]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_wdata[14]_i_7 
       (.I0(\mem_wdata[14]_i_11_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\mem_wdata[16]_i_10_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\mem_wdata[20]_i_9_n_2 ),
        .O(\mem_wdata[14]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[14]_i_8 
       (.I0(\mem_wdata[16]_i_8_n_2 ),
        .I1(\mem_wdata[16]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[18]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[14]_i_12_n_2 ),
        .O(\mem_wdata[14]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \mem_wdata[14]_i_9 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[14]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[15]_i_1 
       (.I0(\mem_wdata[15]_i_2_n_2 ),
        .I1(\mem_wdata[15]_i_3_n_2 ),
        .I2(\mem_wdata[15]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[15]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[15]_i_10 
       (.I0(Q[23]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[31]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[15]),
        .O(\mem_wdata[15]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h00BF008FFFFFFFFF)) 
    \mem_wdata[15]_i_2 
       (.I0(\mem_wdata[15]_i_6_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\mem_wdata[15]_i_7_n_2 ),
        .I4(\mem_wdata[16]_i_7_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[15]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[15]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[15] [3]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[16]_i_6_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[15]_i_8_n_2 ),
        .O(\mem_wdata[15]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[15]_i_4 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [15]),
        .I2(Q[15]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[15]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[15]_i_5 
       (.I0(mulres0[14]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(P[15]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[15]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[15]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[15]_i_6 
       (.I0(\mem_wdata[15]_i_9_n_2 ),
        .I1(\mem_wdata[19]_i_10_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[17]_i_12_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[21]_i_11_n_2 ),
        .O(\mem_wdata[15]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFE00)) 
    \mem_wdata[15]_i_7 
       (.I0(\mem_wdata[0]_i_9_n_2 ),
        .I1(\mem_wdata[31]_i_13_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[29]_i_11_n_2 ),
        .I5(\reg1_o_reg[16]_i_9_n_2 ),
        .O(\mem_wdata[15]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hA0AFCFCFA0AFC0C0)) 
    \mem_wdata[15]_i_8 
       (.I0(\mem_wdata[17]_i_10_n_2 ),
        .I1(\mem_wdata[17]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[19]_i_12_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[15]_i_10_n_2 ),
        .O(\mem_wdata[15]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[15]_i_9 
       (.I0(Q[0]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[8]),
        .O(\mem_wdata[15]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[16]_i_1 
       (.I0(\mem_wdata[16]_i_2_n_2 ),
        .I1(\mem_wdata[16]_i_3_n_2 ),
        .I2(\mem_wdata[16]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[16]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [16]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[16]_i_10 
       (.I0(Q[1]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[9]),
        .O(\mem_wdata[16]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \mem_wdata[16]_i_2 
       (.I0(\mem_wdata_reg[19] [0]),
        .I1(\ex_aluop_reg[3]_0 ),
        .I2(\mem_wdata[31]_i_11_n_2 ),
        .I3(\mem_wdata[17]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[16]_i_6_n_2 ),
        .O(\mem_wdata[16]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0A8800000A88AAAA)) 
    \mem_wdata[16]_i_3 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[17]_i_9_n_2 ),
        .I2(\mem_wdata[16]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\reg1_o_reg[16]_i_6_n_2 ),
        .O(\mem_wdata[16]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[16]_i_4 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [16]),
        .I2(Q[16]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[16]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[16]_i_5 
       (.I0(mulres0[15]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres2__2[0]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[16]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[16]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[16]_i_6 
       (.I0(\mem_wdata[18]_i_8_n_2 ),
        .I1(\mem_wdata[18]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[16]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[16]_i_9_n_2 ),
        .O(\mem_wdata[16]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[16]_i_7 
       (.I0(\mem_wdata[16]_i_10_n_2 ),
        .I1(\mem_wdata[20]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[18]_i_10_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[22]_i_9_n_2 ),
        .O(\mem_wdata[16]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h0C0A)) 
    \mem_wdata[16]_i_8 
       (.I0(Q[20]),
        .I1(Q[28]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[16]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h2320)) 
    \mem_wdata[16]_i_9 
       (.I0(Q[24]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[16]),
        .O(\mem_wdata[16]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEEEFEEE)) 
    \mem_wdata[17]_i_1 
       (.I0(\mem_wdata[17]_i_2_n_2 ),
        .I1(\mem_wdata[17]_i_3_n_2 ),
        .I2(\mem_wdata[29]_i_5_n_2 ),
        .I3(\mem_wdata[17]_i_4_n_2 ),
        .I4(\mem_wdata[17]_i_5_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\ex_alusel_reg[1]_0 [17]));
  LUT4 #(
    .INIT(16'h0C0A)) 
    \mem_wdata[17]_i_10 
       (.I0(Q[21]),
        .I1(Q[29]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[17]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h2320)) 
    \mem_wdata[17]_i_11 
       (.I0(Q[25]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[17]),
        .O(\mem_wdata[17]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[17]_i_12 
       (.I0(Q[2]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[10]),
        .O(\mem_wdata[17]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[17]_i_2 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[17]_i_6_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(mulres2__2[1]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[16]),
        .O(\mem_wdata[17]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h50606000)) 
    \mem_wdata[17]_i_3 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(\mem_wdata[31]_i_8_n_2 ),
        .I3(Q[17]),
        .I4(\ex_reg1_reg[30]_0 [17]),
        .O(\mem_wdata[17]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[17]_i_4 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[19] [1]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[18]_i_6_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[17]_i_7_n_2 ),
        .O(\mem_wdata[17]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0E00EEEE0EEEEEEE)) 
    \mem_wdata[17]_i_5 
       (.I0(\mem_wdata[17]_i_8_n_2 ),
        .I1(\mem_wdata[23]_i_8_n_2 ),
        .I2(\mem_wdata[17]_i_9_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[18]_i_7_n_2 ),
        .O(\mem_wdata[17]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[17]_i_6 
       (.I0(ex_linkaddr_i[17]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[17]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \mem_wdata[17]_i_7 
       (.I0(\mem_wdata[19]_i_11_n_2 ),
        .I1(\mem_wdata[19]_i_12_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[17]_i_10_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[17]_i_11_n_2 ),
        .O(\mem_wdata[17]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h00007FFEFFFFFFFF)) 
    \mem_wdata[17]_i_8 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(Q[31]),
        .O(\mem_wdata[17]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h505F3F3F505F3030)) 
    \mem_wdata[17]_i_9 
       (.I0(\mem_wdata[17]_i_12_n_2 ),
        .I1(\mem_wdata[21]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[19]_i_10_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[23]_i_12_n_2 ),
        .O(\mem_wdata[17]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[18]_i_1 
       (.I0(\mem_wdata[18]_i_2_n_2 ),
        .I1(\mem_wdata[18]_i_3_n_2 ),
        .I2(\mem_wdata[18]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[18]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [18]));
  LUT4 #(
    .INIT(16'hABFB)) 
    \mem_wdata[18]_i_10 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[11]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[3]),
        .O(\mem_wdata[18]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \mem_wdata[18]_i_2 
       (.I0(\mem_wdata_reg[19] [2]),
        .I1(\ex_aluop_reg[3]_0 ),
        .I2(\mem_wdata[31]_i_11_n_2 ),
        .I3(\mem_wdata[19]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[18]_i_6_n_2 ),
        .O(\mem_wdata[18]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA0800080AA8A0A8A)) 
    \mem_wdata[18]_i_3 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[19]_i_8_n_2 ),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\mem_wdata[18]_i_7_n_2 ),
        .I5(\reg1_o_reg[18]_i_6_n_2 ),
        .O(\mem_wdata[18]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[18]_i_4 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [18]),
        .I2(Q[18]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[18]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[18]_i_5 
       (.I0(mulres2__2[2]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(mulres0[17]),
        .I3(\reg1_o_reg[20]_i_8_n_2 ),
        .I4(ex_linkaddr_i[18]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[18]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_wdata[18]_i_6 
       (.I0(\mem_wdata[20]_i_8_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\mem_wdata[18]_i_8_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\mem_wdata[18]_i_9_n_2 ),
        .O(\mem_wdata[18]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h505F3F3F505F3030)) 
    \mem_wdata[18]_i_7 
       (.I0(\mem_wdata[18]_i_10_n_2 ),
        .I1(\mem_wdata[22]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[20]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[24]_i_16_n_2 ),
        .O(\mem_wdata[18]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h0C0A)) 
    \mem_wdata[18]_i_8 
       (.I0(Q[22]),
        .I1(Q[30]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[18]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h0C0A)) 
    \mem_wdata[18]_i_9 
       (.I0(Q[18]),
        .I1(Q[26]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[18]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    \mem_wdata[19]_i_1 
       (.I0(\mem_wdata[19]_i_2_n_2 ),
        .I1(\mem_wdata[19]_i_3_n_2 ),
        .I2(\mem_wdata[29]_i_4_n_2 ),
        .I3(\mem_wdata[19]_i_4_n_2 ),
        .I4(\mem_wdata[19]_i_5_n_2 ),
        .I5(\mem_wdata[29]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [19]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[19]_i_10 
       (.I0(Q[4]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[12]),
        .O(\mem_wdata[19]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[19]_i_11 
       (.I0(Q[31]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[23]),
        .O(\mem_wdata[19]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[19]_i_12 
       (.I0(Q[27]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[19]),
        .O(\mem_wdata[19]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[19]_i_2 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[19]),
        .I3(\ex_reg1_reg[30]_0 [19]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[19]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[19]_i_3 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[19]_i_6_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(mulres2__2[3]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[18]),
        .O(\mem_wdata[19]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0E00EEEE0EEEEEEE)) 
    \mem_wdata[19]_i_4 
       (.I0(\mem_wdata[19]_i_7_n_2 ),
        .I1(\mem_wdata[23]_i_8_n_2 ),
        .I2(\mem_wdata[19]_i_8_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[20]_i_7_n_2 ),
        .O(\mem_wdata[19]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[19]_i_5 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[19] [3]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[20]_i_6_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[19]_i_9_n_2 ),
        .O(\mem_wdata[19]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[19]_i_6 
       (.I0(ex_linkaddr_i[19]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[19]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h000057FEFFFFFFFF)) 
    \mem_wdata[19]_i_7 
       (.I0(\ex_reg1_reg[30]_0 [2]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(Q[31]),
        .O(\mem_wdata[19]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h505FCFCF505FC0C0)) 
    \mem_wdata[19]_i_8 
       (.I0(\mem_wdata[19]_i_10_n_2 ),
        .I1(\mem_wdata[23]_i_12_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[21]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[25]_i_12_n_2 ),
        .O(\mem_wdata[19]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h5555303F)) 
    \mem_wdata[19]_i_9 
       (.I0(\mem_wdata[21]_i_12_n_2 ),
        .I1(\mem_wdata[19]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\mem_wdata[19]_i_12_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[19]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[1]_i_1 
       (.I0(\mem_wdata[1]_i_2_n_2 ),
        .I1(\mem_wdata[1]_i_3_n_2 ),
        .I2(\mem_wdata[1]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[1]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hAFC0A0C0AFCFA0CF)) 
    \mem_wdata[1]_i_10 
       (.I0(\mem_wdata[7]_i_11_n_2 ),
        .I1(\mem_wdata[3]_i_10_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\mem_wdata[5]_i_11_n_2 ),
        .I5(\mem_wdata[1]_i_13_n_2 ),
        .O(\mem_wdata[1]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \mem_wdata[1]_i_11 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(Q[0]),
        .O(\mem_wdata[1]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \mem_wdata[1]_i_12 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(Q[1]),
        .O(\mem_wdata[1]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h530053F0530F53FF)) 
    \mem_wdata[1]_i_13 
       (.I0(Q[25]),
        .I1(Q[9]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(Q[17]),
        .I5(Q[1]),
        .O(\mem_wdata[1]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    \mem_wdata[1]_i_2 
       (.I0(\mem_wdata[1]_i_6_n_2 ),
        .I1(\mem_wdata[1]_i_7_n_2 ),
        .I2(\mem_wdata[1]_i_8_n_2 ),
        .I3(\mem_wdata[1]_i_9_n_2 ),
        .I4(\mem_wdata[23]_i_8_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[1]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(O[1]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[2]_i_6_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[1]_i_10_n_2 ),
        .O(\mem_wdata[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h22202880)) 
    \mem_wdata[1]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [1]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(Q[1]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .O(\mem_wdata[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[1]_i_5 
       (.I0(mulres0[0]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(P[1]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[1]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000001100000003)) 
    \mem_wdata[1]_i_6 
       (.I0(\mem_wdata[1]_i_11_n_2 ),
        .I1(\mem_wdata[31]_i_13_n_2 ),
        .I2(\mem_wdata[1]_i_12_n_2 ),
        .I3(\mem_wdata[29]_i_11_n_2 ),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .I5(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[1]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_wdata[1]_i_7 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[1]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h56)) 
    \mem_wdata[1]_i_8 
       (.I0(\ex_reg1_reg[30]_0 [2]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[1]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h7777777FFFFFFFFB)) 
    \mem_wdata[1]_i_9 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[31]),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[1]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[20]_i_1 
       (.I0(\mem_wdata[20]_i_2_n_2 ),
        .I1(\mem_wdata[20]_i_3_n_2 ),
        .I2(\mem_wdata[20]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[20]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [20]));
  LUT6 #(
    .INIT(64'hD0D0D0DDDDDDD0DD)) 
    \mem_wdata[20]_i_2 
       (.I0(\mem_wdata_reg[23] [0]),
        .I1(\ex_aluop_reg[3]_0 ),
        .I2(\mem_wdata[31]_i_11_n_2 ),
        .I3(\mem_wdata[20]_i_6_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[21]_i_9_n_2 ),
        .O(\mem_wdata[20]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA0800080AA8A0A8A)) 
    \mem_wdata[20]_i_3 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[21]_i_7_n_2 ),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\mem_wdata[20]_i_7_n_2 ),
        .I5(\reg1_o_reg[20]_i_6_n_2 ),
        .O(\mem_wdata[20]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[20]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[20]),
        .I3(\ex_reg1_reg[30]_0 [20]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[20]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[20]_i_5 
       (.I0(mulres0[19]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres2__2[4]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[20]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[20]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[20]_i_6 
       (.I0(\mem_wdata[22]_i_8_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\mem_wdata[20]_i_8_n_2 ),
        .O(\mem_wdata[20]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h505FCFCF505FC0C0)) 
    \mem_wdata[20]_i_7 
       (.I0(\mem_wdata[20]_i_9_n_2 ),
        .I1(\mem_wdata[24]_i_16_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[22]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[26]_i_16_n_2 ),
        .O(\mem_wdata[20]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h000033000000B8B8)) 
    \mem_wdata[20]_i_8 
       (.I0(Q[24]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[20]),
        .I3(Q[28]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[20]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[20]_i_9 
       (.I0(Q[5]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[13]),
        .O(\mem_wdata[20]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \mem_wdata[21]_i_1 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[21]_i_2_n_2 ),
        .I2(\mem_wdata[21]_i_3_n_2 ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[21]_i_4_n_2 ),
        .I5(\mem_wdata[21]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [21]));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[21]_i_10 
       (.I0(ex_linkaddr_i[21]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[21]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[21]_i_11 
       (.I0(Q[6]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[14]),
        .O(\mem_wdata[21]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hFFC4FFF4FFC7FFF7)) 
    \mem_wdata[21]_i_12 
       (.I0(Q[25]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[29]),
        .I5(Q[21]),
        .O(\mem_wdata[21]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h0E00EEEE0EEEEEEE)) 
    \mem_wdata[21]_i_2 
       (.I0(\mem_wdata[21]_i_6_n_2 ),
        .I1(\mem_wdata[23]_i_8_n_2 ),
        .I2(\mem_wdata[21]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[22]_i_7_n_2 ),
        .O(\mem_wdata[21]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[21]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[23] [1]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[21]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[21]_i_9_n_2 ),
        .O(\mem_wdata[21]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[21]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[21]),
        .I3(\ex_reg1_reg[30]_0 [21]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[21]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[21]_i_5 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[21]_i_10_n_2 ),
        .I2(\reg1_o_reg[20]_i_8_n_2 ),
        .I3(mulres0[20]),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(mulres2__2[5]),
        .O(\mem_wdata[21]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h00000F7EFFFFFFFF)) 
    \mem_wdata[21]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(Q[31]),
        .O(\mem_wdata[21]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \mem_wdata[21]_i_7 
       (.I0(\mem_wdata[21]_i_11_n_2 ),
        .I1(\mem_wdata[25]_i_12_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[23]_i_12_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[27]_i_11_n_2 ),
        .O(\mem_wdata[21]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_wdata[21]_i_8 
       (.I0(Q[28]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[24]),
        .I3(\mem_wdata[0]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[22]_i_8_n_2 ),
        .O(\mem_wdata[21]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h53)) 
    \mem_wdata[21]_i_9 
       (.I0(\mem_wdata[23]_i_13_n_2 ),
        .I1(\mem_wdata[21]_i_12_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[21]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[22]_i_1 
       (.I0(\mem_wdata[22]_i_2_n_2 ),
        .I1(\mem_wdata[22]_i_3_n_2 ),
        .I2(\mem_wdata[22]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[22]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [22]));
  (* \PinAttr:I1:HOLD_DETOUR  = "430" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \mem_wdata[22]_i_2 
       (.I0(\mem_wdata_reg[23] [2]),
        .I1(\ex_aluop_reg[3]_0 ),
        .I2(\mem_wdata[31]_i_11_n_2 ),
        .I3(\mem_wdata[22]_i_6_n_2 ),
        .O(\mem_wdata[22]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA0800080AA8A0A8A)) 
    \mem_wdata[22]_i_3 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[23]_i_9_n_2 ),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\mem_wdata[22]_i_7_n_2 ),
        .I5(\reg1_o_reg[22]_i_8_n_2 ),
        .O(\mem_wdata[22]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h22202880)) 
    \mem_wdata[22]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [1]),
        .I2(\ex_reg1_reg[30]_0 [22]),
        .I3(Q[22]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .O(\mem_wdata[22]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mem_wdata[22]_i_5 
       (.I0(mulres2__2[6]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(ex_linkaddr_i[22]),
        .I3(\mem_wdata[31]_i_7_n_2 ),
        .I4(mulres0[21]),
        .I5(\reg1_o_reg[20]_i_8_n_2 ),
        .O(\mem_wdata[22]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \mem_wdata[22]_i_6 
       (.I0(\mem_wdata[25]_i_11_n_2 ),
        .I1(\mem_wdata[23]_i_13_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[24]_i_17_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[22]_i_8_n_2 ),
        .O(\mem_wdata[22]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \mem_wdata[22]_i_7 
       (.I0(\mem_wdata[22]_i_9_n_2 ),
        .I1(\mem_wdata[26]_i_16_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[24]_i_16_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[28]_i_15_n_2 ),
        .O(\mem_wdata[22]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h000033000000B8B8)) 
    \mem_wdata[22]_i_8 
       (.I0(Q[26]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[22]),
        .I3(Q[30]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[22]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hDCDF)) 
    \mem_wdata[22]_i_9 
       (.I0(Q[7]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(Q[15]),
        .O(\mem_wdata[22]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    \mem_wdata[23]_i_1 
       (.I0(\mem_wdata[23]_i_2_n_2 ),
        .I1(\mem_wdata[23]_i_3_n_2 ),
        .I2(\mem_wdata[29]_i_4_n_2 ),
        .I3(\mem_wdata[23]_i_4_n_2 ),
        .I4(\mem_wdata[23]_i_5_n_2 ),
        .I5(\mem_wdata[29]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [23]));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \mem_wdata[23]_i_10 
       (.I0(\mem_wdata[29]_i_11_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [1]),
        .I2(\ex_aluop_reg[7]_0 [7]),
        .I3(ex_alusel_i[0]),
        .I4(\mem_wdata_reg[0] ),
        .O(\mem_wdata[23]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \mem_wdata[23]_i_11 
       (.I0(Q[29]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[25]),
        .I4(\mem_wdata[23]_i_13_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[23]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[23]_i_12 
       (.I0(Q[8]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[0]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[16]),
        .O(\mem_wdata[23]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hFFCFFF44FFCFFF77)) 
    \mem_wdata[23]_i_13 
       (.I0(Q[27]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[31]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .I5(Q[23]),
        .O(\mem_wdata[23]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[23]_i_2 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[23]),
        .I3(\ex_reg1_reg[30]_0 [23]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[23]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[23]_i_3 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[23]_i_6_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(mulres2__2[7]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[22]),
        .O(\mem_wdata[23]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00EE0EEEEEEE0EEE)) 
    \mem_wdata[23]_i_4 
       (.I0(\mem_wdata[23]_i_7_n_2 ),
        .I1(\mem_wdata[23]_i_8_n_2 ),
        .I2(\mem_wdata[24]_i_8_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[23]_i_9_n_2 ),
        .O(\mem_wdata[23]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h4444F4FF4444F444)) 
    \mem_wdata[23]_i_5 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[23] [3]),
        .I2(\mem_wdata[24]_i_9_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\mem_wdata[23]_i_10_n_2 ),
        .I5(\mem_wdata[23]_i_11_n_2 ),
        .O(\mem_wdata[23]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[23]_i_6 
       (.I0(ex_linkaddr_i[23]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[23]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h00005556FFFFFFFF)) 
    \mem_wdata[23]_i_7 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(Q[31]),
        .O(\mem_wdata[23]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h111111111111111F)) 
    \mem_wdata[23]_i_8 
       (.I0(\mem_wdata[29]_i_11_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[0]_i_9_n_2 ),
        .O(\mem_wdata[23]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[23]_i_9 
       (.I0(\mem_wdata[23]_i_12_n_2 ),
        .I1(\mem_wdata[27]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[25]_i_12_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[29]_i_15_n_2 ),
        .O(\mem_wdata[23]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \mem_wdata[24]_i_1 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[24]_i_2_n_2 ),
        .I2(\mem_wdata[24]_i_3_n_2 ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[24]_i_4_n_2 ),
        .I5(\mem_wdata[24]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [24]));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[24]_i_10 
       (.I0(ex_linkaddr_i[24]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[24]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0005000400000004)) 
    \mem_wdata[24]_i_12 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(Q[25]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(Q[29]),
        .O(\mem_wdata[24]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h000A000800000008)) 
    \mem_wdata[24]_i_13 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(Q[27]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(Q[31]),
        .O(\mem_wdata[24]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h000A000800000008)) 
    \mem_wdata[24]_i_14 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(Q[26]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(Q[30]),
        .O(\mem_wdata[24]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h0000000011100010)) 
    \mem_wdata[24]_i_15 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[24]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(Q[28]),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[24]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[24]_i_16 
       (.I0(Q[9]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[1]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[17]),
        .O(\mem_wdata[24]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \mem_wdata[24]_i_17 
       (.I0(Q[28]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[24]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .O(\mem_wdata[24]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h0F0022220FFF2222)) 
    \mem_wdata[24]_i_2 
       (.I0(\mem_wdata[24]_i_6_n_2 ),
        .I1(\mem_wdata[24]_i_7_n_2 ),
        .I2(\mem_wdata[24]_i_8_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[25]_i_8_n_2 ),
        .O(\mem_wdata[24]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \mem_wdata[24]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[27] [0]),
        .I2(\mem_wdata[31]_i_11_n_2 ),
        .I3(\mem_wdata[24]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[25]_i_7_n_2 ),
        .O(\mem_wdata[24]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00A82880)) 
    \mem_wdata[24]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [24]),
        .I2(Q[24]),
        .I3(\ex_aluop_reg[7]_0 [1]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .O(\mem_wdata[24]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[24]_i_5 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[24]_i_10_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(mulres2__2[8]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[23]),
        .O(\mem_wdata[24]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFF57)) 
    \mem_wdata[24]_i_6 
       (.I0(Q[31]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[24]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFFFFFF00)) 
    \mem_wdata[24]_i_7 
       (.I0(\mem_wdata[23]_i_7_n_2 ),
        .I1(\mem_wdata[24]_i_12_n_2 ),
        .I2(\mem_wdata[24]_i_13_n_2 ),
        .I3(\mem_wdata[24]_i_14_n_2 ),
        .I4(\mem_wdata[24]_i_15_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[24]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[24]_i_8 
       (.I0(\mem_wdata[24]_i_16_n_2 ),
        .I1(\mem_wdata[28]_i_15_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[26]_i_16_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[30]_i_9_n_2 ),
        .O(\mem_wdata[24]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \mem_wdata[24]_i_9 
       (.I0(Q[30]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[26]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[24]_i_17_n_2 ),
        .O(\mem_wdata[24]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hEFFFEFEFEEEEEEEE)) 
    \mem_wdata[25]_i_1 
       (.I0(\mem_wdata[25]_i_2_n_2 ),
        .I1(\mem_wdata[25]_i_3_n_2 ),
        .I2(\mem_wdata[25]_i_4_n_2 ),
        .I3(\mem_wdata[25]_i_5_n_2 ),
        .I4(\mem_wdata[29]_i_4_n_2 ),
        .I5(\mem_wdata[29]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [25]));
  LUT6 #(
    .INIT(64'h3F303F302F2F2020)) 
    \mem_wdata[25]_i_10 
       (.I0(\mem_wdata[25]_i_13_n_2 ),
        .I1(\mem_wdata[26]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[27]_i_12_n_2 ),
        .I4(\mem_wdata[25]_i_11_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[25]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \mem_wdata[25]_i_11 
       (.I0(Q[29]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[25]),
        .O(\mem_wdata[25]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[25]_i_12 
       (.I0(Q[10]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[2]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[18]),
        .O(\mem_wdata[25]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \mem_wdata[25]_i_13 
       (.I0(Q[30]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(Q[26]),
        .O(\mem_wdata[25]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'h22202880)) 
    \mem_wdata[25]_i_2 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [1]),
        .I2(\ex_reg1_reg[30]_0 [25]),
        .I3(Q[25]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .O(\mem_wdata[25]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \mem_wdata[25]_i_3 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres0[24]),
        .I3(\mem_wdata[25]_i_6_n_2 ),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(mulres2__2[9]),
        .O(\mem_wdata[25]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFF8B0000FF8BFF8B)) 
    \mem_wdata[25]_i_4 
       (.I0(\mem_wdata[26]_i_9_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[25]_i_7_n_2 ),
        .I3(\mem_wdata[31]_i_11_n_2 ),
        .I4(\ex_aluop_reg[3]_0 ),
        .I5(\mem_wdata_reg[27] [1]),
        .O(\mem_wdata[25]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h4C404C400C00CCC0)) 
    \mem_wdata[25]_i_5 
       (.I0(\mem_wdata[25]_i_8_n_2 ),
        .I1(\mem_wdata[25]_i_9_n_2 ),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\mem_wdata[25]_i_10_n_2 ),
        .I4(\mem_wdata[26]_i_8_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[25]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[25]_i_6 
       (.I0(ex_linkaddr_i[25]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[25]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \mem_wdata[25]_i_7 
       (.I0(Q[31]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[27]),
        .I4(\mem_wdata[25]_i_11_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[25]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0C0C0CFCF)) 
    \mem_wdata[25]_i_8 
       (.I0(\mem_wdata[25]_i_12_n_2 ),
        .I1(\mem_wdata[29]_i_15_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[27]_i_11_n_2 ),
        .I4(\mem_wdata[31]_i_19_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [2]),
        .O(\mem_wdata[25]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF010101FF)) 
    \mem_wdata[25]_i_9 
       (.I0(\mem_wdata[0]_i_9_n_2 ),
        .I1(\mem_wdata[31]_i_13_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[29]_i_11_n_2 ),
        .I5(\mem_wdata[26]_i_6_n_2 ),
        .O(\mem_wdata[25]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \mem_wdata[26]_i_1 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[26]_i_2_n_2 ),
        .I2(\mem_wdata[26]_i_3_n_2 ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[26]_i_4_n_2 ),
        .I5(\mem_wdata[26]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [26]));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[26]_i_10 
       (.I0(ex_linkaddr_i[26]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[26]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \mem_wdata[26]_i_11 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[28]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .O(\mem_wdata[26]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hFFFAFFFBFFFFFFFB)) 
    \mem_wdata[26]_i_12 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(Q[26]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(Q[30]),
        .O(\mem_wdata[26]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \mem_wdata[26]_i_13 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(Q[29]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .O(\mem_wdata[26]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hFFFAFFFBFFFFFFFB)) 
    \mem_wdata[26]_i_14 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(Q[27]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(Q[31]),
        .O(\mem_wdata[26]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55575757)) 
    \mem_wdata[26]_i_15 
       (.I0(Q[31]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[26]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[26]_i_16 
       (.I0(Q[11]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[19]),
        .O(\mem_wdata[26]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h0FFF22330F002233)) 
    \mem_wdata[26]_i_2 
       (.I0(\mem_wdata[26]_i_6_n_2 ),
        .I1(\mem_wdata[26]_i_7_n_2 ),
        .I2(\mem_wdata[26]_i_8_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[27]_i_7_n_2 ),
        .O(\mem_wdata[26]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0047FFFF00470047)) 
    \mem_wdata[26]_i_3 
       (.I0(\mem_wdata[27]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[26]_i_9_n_2 ),
        .I3(\mem_wdata[31]_i_11_n_2 ),
        .I4(\ex_aluop_reg[3]_0 ),
        .I5(\mem_wdata_reg[27] [2]),
        .O(\mem_wdata[26]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[26]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[26]),
        .I3(\ex_reg1_reg[30]_0 [26]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[26]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[26]_i_5 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[26]_i_10_n_2 ),
        .I2(\reg1_o_reg[20]_i_8_n_2 ),
        .I3(mulres0[25]),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(mulres2__2[10]),
        .O(\mem_wdata[26]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0007000EFFFFFFFF)) 
    \mem_wdata[26]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(Q[31]),
        .O(\mem_wdata[26]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFB0BFBFBFFFFFFFF)) 
    \mem_wdata[26]_i_7 
       (.I0(\mem_wdata[26]_i_11_n_2 ),
        .I1(\mem_wdata[26]_i_12_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[26]_i_13_n_2 ),
        .I4(\mem_wdata[26]_i_14_n_2 ),
        .I5(\mem_wdata[26]_i_15_n_2 ),
        .O(\mem_wdata[26]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[26]_i_8 
       (.I0(\mem_wdata[26]_i_16_n_2 ),
        .I1(\mem_wdata[30]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[28]_i_15_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[31]_i_23_n_2 ),
        .O(\mem_wdata[26]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF053FF53)) 
    \mem_wdata[26]_i_9 
       (.I0(Q[30]),
        .I1(Q[26]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(Q[28]),
        .I5(\mem_wdata[0]_i_9_n_2 ),
        .O(\mem_wdata[26]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    \mem_wdata[27]_i_1 
       (.I0(\mem_wdata[27]_i_2_n_2 ),
        .I1(\mem_wdata[27]_i_3_n_2 ),
        .I2(\mem_wdata[29]_i_4_n_2 ),
        .I3(\mem_wdata[27]_i_4_n_2 ),
        .I4(\mem_wdata[27]_i_5_n_2 ),
        .I5(\mem_wdata[29]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF053FF53)) 
    \mem_wdata[27]_i_10 
       (.I0(Q[31]),
        .I1(Q[27]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [1]),
        .I4(Q[29]),
        .I5(\mem_wdata[0]_i_9_n_2 ),
        .O(\mem_wdata[27]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h3300B8B8)) 
    \mem_wdata[27]_i_11 
       (.I0(Q[12]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[20]),
        .I3(Q[4]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .O(\mem_wdata[27]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \mem_wdata[27]_i_12 
       (.I0(Q[31]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[27]),
        .O(\mem_wdata[27]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \mem_wdata[27]_i_13 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(Q[29]),
        .O(\mem_wdata[27]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[27]_i_2 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [27]),
        .I2(Q[27]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[27]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \mem_wdata[27]_i_3 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres0[26]),
        .I3(\mem_wdata[27]_i_6_n_2 ),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(mulres2__2[11]),
        .O(\mem_wdata[27]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h88CC0CCC88000C00)) 
    \mem_wdata[27]_i_4 
       (.I0(\mem_wdata[27]_i_7_n_2 ),
        .I1(\mem_wdata[27]_i_8_n_2 ),
        .I2(\mem_wdata[28]_i_7_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[27]_i_9_n_2 ),
        .O(\mem_wdata[27]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0047FFFF00470047)) 
    \mem_wdata[27]_i_5 
       (.I0(\mem_wdata[28]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[27]_i_10_n_2 ),
        .I3(\mem_wdata[31]_i_11_n_2 ),
        .I4(\ex_aluop_reg[3]_0 ),
        .I5(\mem_wdata_reg[27] [3]),
        .O(\mem_wdata[27]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[27]_i_6 
       (.I0(ex_linkaddr_i[27]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[27]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h505F505FCFCFC0C0)) 
    \mem_wdata[27]_i_7 
       (.I0(\mem_wdata[27]_i_11_n_2 ),
        .I1(\mem_wdata[31]_i_19_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[29]_i_15_n_2 ),
        .I4(\mem_wdata[31]_i_21_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [2]),
        .O(\mem_wdata[27]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF010101FF)) 
    \mem_wdata[27]_i_8 
       (.I0(\mem_wdata[0]_i_9_n_2 ),
        .I1(\mem_wdata[31]_i_13_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[29]_i_11_n_2 ),
        .I5(\mem_wdata[28]_i_16_n_2 ),
        .O(\mem_wdata[27]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hBBBBB8B8BB88B8B8)) 
    \mem_wdata[27]_i_9 
       (.I0(\mem_wdata[28]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[27]_i_12_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[27]_i_13_n_2 ),
        .O(\mem_wdata[27]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hAAAABBBBFFAFAAAA)) 
    \mem_wdata[28]_i_1 
       (.I0(\mem_wdata[28]_i_2_n_2 ),
        .I1(\mem_wdata[28]_i_3_n_2 ),
        .I2(\mem_wdata[28]_i_4_n_2 ),
        .I3(\mem_wdata[28]_i_5_n_2 ),
        .I4(ex_alusel_i[1]),
        .I5(ex_alusel_i[2]),
        .O(\ex_alusel_reg[1]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCDFD)) 
    \mem_wdata[28]_i_10 
       (.I0(Q[28]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(Q[30]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[28]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[28]_i_15 
       (.I0(Q[13]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[5]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[21]),
        .O(\mem_wdata[28]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h01010110FFFFFFFF)) 
    \mem_wdata[28]_i_16 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(Q[31]),
        .O(\mem_wdata[28]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[28]_i_2 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[28]),
        .I3(\ex_reg1_reg[30]_0 [28]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[28]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[28]_i_3 
       (.I0(mulres0[27]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres2__2[12]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[28]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[28]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h4F7F4070FFFFFFFF)) 
    \mem_wdata[28]_i_4 
       (.I0(\mem_wdata[28]_i_7_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\mem_wdata[29]_i_10_n_2 ),
        .I4(\mem_wdata[28]_i_8_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[28]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0047FFFF00470047)) 
    \mem_wdata[28]_i_5 
       (.I0(\mem_wdata[28]_i_9_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[28]_i_10_n_2 ),
        .I3(\mem_wdata[31]_i_11_n_2 ),
        .I4(\ex_aluop_reg[3]_0 ),
        .I5(\mem_wdata_reg[31] [0]),
        .O(\mem_wdata[28]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[28]_i_7 
       (.I0(\mem_wdata[28]_i_15_n_2 ),
        .I1(\mem_wdata[31]_i_23_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[30]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[31]_i_26_n_2 ),
        .O(\mem_wdata[28]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hD5800000D580D580)) 
    \mem_wdata[28]_i_8 
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .I1(\mem_wdata[28]_i_16_n_2 ),
        .I2(\mem_wdata[28]_i_9_n_2 ),
        .I3(\mem_wdata[28]_i_10_n_2 ),
        .I4(\mem_wdata[29]_i_14_n_2 ),
        .I5(\reg1_o_reg[22]_i_14_n_2 ),
        .O(\mem_wdata[28]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFDFD)) 
    \mem_wdata[28]_i_9 
       (.I0(Q[29]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(Q[31]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[28]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    \mem_wdata[29]_i_1 
       (.I0(\mem_wdata[29]_i_2_n_2 ),
        .I1(\mem_wdata[29]_i_3_n_2 ),
        .I2(\mem_wdata[29]_i_4_n_2 ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[29]_i_6_n_2 ),
        .I5(\mem_wdata[29]_i_7_n_2 ),
        .O(\ex_alusel_reg[1]_0 [29]));
  LUT6 #(
    .INIT(64'hAA33AA330F000FFF)) 
    \mem_wdata[29]_i_10 
       (.I0(\mem_wdata[29]_i_15_n_2 ),
        .I1(\mem_wdata[31]_i_21_n_2 ),
        .I2(\mem_wdata[31]_i_19_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\mem_wdata[31]_i_20_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[29]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFEF)) 
    \mem_wdata[29]_i_11 
       (.I0(\ex_aluop_reg[7]_0 [5]),
        .I1(\ex_aluop_reg[7]_0 [6]),
        .I2(\ex_aluop_reg[7]_0 [1]),
        .I3(\ex_aluop_reg[7]_0 [2]),
        .I4(\ex_aluop_reg[7]_0 [4]),
        .I5(\ex_aluop_reg[7]_0 [3]),
        .O(\mem_wdata[29]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wdata[29]_i_12 
       (.I0(ex_alusel_i[2]),
        .I1(ex_alusel_i[1]),
        .O(\mem_wdata[29]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[29]_i_13 
       (.I0(ex_linkaddr_i[29]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[29]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h00000006FFFFFFFF)) 
    \mem_wdata[29]_i_14 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(Q[31]),
        .O(\mem_wdata[29]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[29]_i_15 
       (.I0(Q[14]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[6]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[22]),
        .O(\mem_wdata[29]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \mem_wdata[29]_i_2 
       (.I0(\mem_wdata[29]_i_8_n_2 ),
        .I1(\mem_wdata[31]_i_11_n_2 ),
        .I2(\ex_aluop_reg[3]_0 ),
        .I3(\mem_wdata_reg[31] [1]),
        .O(\mem_wdata[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h000C00FC005C005C)) 
    \mem_wdata[29]_i_3 
       (.I0(\mem_wdata[30]_i_6_n_2 ),
        .I1(\mem_wdata[29]_i_8_n_2 ),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\mem_wdata[29]_i_9_n_2 ),
        .I4(\mem_wdata[29]_i_10_n_2 ),
        .I5(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[29]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0001000000000001)) 
    \mem_wdata[29]_i_4 
       (.I0(\mem_wdata[29]_i_11_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [7]),
        .I2(ex_alusel_i[0]),
        .I3(\mem_wdata_reg[0] ),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .I5(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wdata[29]_i_5 
       (.I0(ex_alusel_i[1]),
        .I1(ex_alusel_i[2]),
        .O(\mem_wdata[29]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[29]_i_6 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [29]),
        .I2(Q[29]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[29]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[29]_i_7 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[29]_i_13_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(mulres2__2[13]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[28]),
        .O(\mem_wdata[29]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \mem_wdata[29]_i_8 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[30]),
        .I3(\mem_wdata[0]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[28]_i_9_n_2 ),
        .O(\mem_wdata[29]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFE00)) 
    \mem_wdata[29]_i_9 
       (.I0(\mem_wdata[0]_i_9_n_2 ),
        .I1(\mem_wdata[31]_i_13_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[29]_i_11_n_2 ),
        .I5(\mem_wdata[29]_i_14_n_2 ),
        .O(\mem_wdata[29]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hAAAABBBBFFAFAAAA)) 
    \mem_wdata[2]_i_1 
       (.I0(\mem_wdata[2]_i_2_n_2 ),
        .I1(\mem_wdata[2]_i_3_n_2 ),
        .I2(\mem_wdata[2]_i_4_n_2 ),
        .I3(\mem_wdata[2]_i_5_n_2 ),
        .I4(ex_alusel_i[1]),
        .I5(ex_alusel_i[2]),
        .O(\ex_alusel_reg[1]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \mem_wdata[2]_i_10 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[1]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[2]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h77776667)) 
    \mem_wdata[2]_i_11 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[2]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[2]_i_2 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(Q[2]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[2]_i_3 
       (.I0(mulres0[1]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(P[2]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[2]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[2]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFF1D)) 
    \mem_wdata[2]_i_4 
       (.I0(\mem_wdata[2]_i_6_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[3]_i_8_n_2 ),
        .I3(\mem_wdata[23]_i_10_n_2 ),
        .O(\mem_wdata[2]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    \mem_wdata[2]_i_5 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(O[2]),
        .I2(\mem_wdata[3]_i_6_n_2 ),
        .I3(\mem_wdata[2]_i_7_n_2 ),
        .I4(\mem_wdata[2]_i_8_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[2]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[2]_i_6 
       (.I0(\mem_wdata[8]_i_11_n_2 ),
        .I1(\mem_wdata[4]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[6]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[2]_i_9_n_2 ),
        .O(\mem_wdata[2]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_wdata[2]_i_7 
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(\mem_wdata[29]_i_11_n_2 ),
        .O(\mem_wdata[2]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h000400040004FFF4)) 
    \mem_wdata[2]_i_8 
       (.I0(\mem_wdata[2]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[29]_i_11_n_2 ),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[2]_i_11_n_2 ),
        .I5(\mem_wdata[1]_i_9_n_2 ),
        .O(\mem_wdata[2]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \mem_wdata[2]_i_9 
       (.I0(Q[18]),
        .I1(Q[2]),
        .I2(Q[26]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[10]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[2]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hCFDCCCDCCFDCCFDC)) 
    \mem_wdata[30]_i_1 
       (.I0(\mem_wdata[30]_i_2_n_2 ),
        .I1(\mem_wdata[30]_i_3_n_2 ),
        .I2(ex_alusel_i[2]),
        .I3(ex_alusel_i[1]),
        .I4(\mem_wdata[30]_i_4_n_2 ),
        .I5(\mem_wdata[30]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [30]));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[30]_i_2 
       (.I0(mulres0[29]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres2__2[14]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[30]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[30]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[30]_i_3 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[30]),
        .I3(\ex_reg1_reg[30]_0 [30]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[30]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h88000A0088AA0AAA)) 
    \mem_wdata[30]_i_4 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[30]_i_6_n_2 ),
        .I2(\mem_wdata[31]_i_9_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[30]_i_7_n_2 ),
        .O(\mem_wdata[30]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \mem_wdata[30]_i_5 
       (.I0(\mem_wdata[30]_i_8_n_2 ),
        .I1(\mem_wdata[31]_i_11_n_2 ),
        .I2(\ex_aluop_reg[3]_0 ),
        .I3(\mem_wdata_reg[31] [2]),
        .O(\mem_wdata[30]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[30]_i_6 
       (.I0(\mem_wdata[30]_i_9_n_2 ),
        .I1(\mem_wdata[31]_i_26_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[31]_i_23_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[31]_i_24_n_2 ),
        .O(\mem_wdata[30]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000FFFE0001FFFF)) 
    \mem_wdata[30]_i_7 
       (.I0(\mem_wdata[0]_i_9_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(Q[31]),
        .I5(Q[30]),
        .O(\mem_wdata[30]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \mem_wdata[30]_i_8 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\ex_reg1_reg[30]_0 [0]),
        .O(\mem_wdata[30]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[30]_i_9 
       (.I0(Q[15]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[7]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[23]),
        .O(\mem_wdata[30]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCDDDDFFCFCCCC)) 
    \mem_wdata[31]_i_1 
       (.I0(\mem_wdata[31]_i_2_n_2 ),
        .I1(\mem_wdata[31]_i_3_n_2 ),
        .I2(\mem_wdata[31]_i_4_n_2 ),
        .I3(\mem_wdata[31]_i_5_n_2 ),
        .I4(ex_alusel_i[1]),
        .I5(ex_alusel_i[2]),
        .O(\ex_alusel_reg[1]_0 [31]));
  LUT6 #(
    .INIT(64'h503F50305F3F5F30)) 
    \mem_wdata[31]_i_10 
       (.I0(\mem_wdata[31]_i_23_n_2 ),
        .I1(\mem_wdata[31]_i_24_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\mem_wdata[31]_i_25_n_2 ),
        .I5(\mem_wdata[31]_i_26_n_2 ),
        .O(\mem_wdata[31]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mem_wdata[31]_i_11 
       (.I0(\mem_wdata[29]_i_11_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [7]),
        .I2(ex_alusel_i[0]),
        .I3(\mem_wdata_reg[0] ),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .I5(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[31]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \mem_wdata[31]_i_12 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [4]),
        .I2(Q[31]),
        .O(\mem_wdata[31]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_wdata[31]_i_13 
       (.I0(\ex_reg1_reg[30]_0 [2]),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[31]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEAFFFFFFFFFF)) 
    \mem_wdata[31]_i_14 
       (.I0(\ex_aluop_reg[7]_0 [3]),
        .I1(\ex_aluop_reg[7]_0 [1]),
        .I2(\ex_aluop_reg[7]_0 [0]),
        .I3(ex_alusel_i[0]),
        .I4(\mem_wdata_reg[0] ),
        .I5(\mem_wdata[0]_i_12_n_2 ),
        .O(\ex_aluop_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \mem_wdata[31]_i_18 
       (.I0(ex_alusel_i[0]),
        .I1(\mem_wdata_reg[0] ),
        .I2(ex_alusel_i[1]),
        .I3(\ex_aluop_reg[7]_0 [2]),
        .I4(\ex_aluop_reg[7]_0 [3]),
        .I5(ex_alusel_i[2]),
        .O(\mem_wdata[31]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \mem_wdata[31]_i_19 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(Q[24]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(Q[8]),
        .O(\mem_wdata[31]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[31]_i_2 
       (.I0(mulres0[30]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres2__2[15]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[31]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[31]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \mem_wdata[31]_i_20 
       (.I0(Q[20]),
        .I1(Q[4]),
        .I2(Q[12]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .I5(Q[28]),
        .O(\mem_wdata[31]_i_20_n_2 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \mem_wdata[31]_i_21 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(Q[26]),
        .I3(\ex_reg1_reg[30]_0 [3]),
        .I4(\ex_reg1_reg[30]_0 [4]),
        .I5(Q[10]),
        .O(\mem_wdata[31]_i_21_n_2 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \mem_wdata[31]_i_22 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(Q[14]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .I5(Q[30]),
        .O(\mem_wdata[31]_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000CCAACCAA)) 
    \mem_wdata[31]_i_23 
       (.I0(Q[25]),
        .I1(Q[9]),
        .I2(Q[1]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[17]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[31]_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000CCAACCAA)) 
    \mem_wdata[31]_i_24 
       (.I0(Q[29]),
        .I1(Q[13]),
        .I2(Q[5]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[21]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[31]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
    \mem_wdata[31]_i_25 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[31]),
        .I5(Q[15]),
        .O(\mem_wdata[31]_i_25_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000CCAACCAA)) 
    \mem_wdata[31]_i_26 
       (.I0(Q[27]),
        .I1(Q[11]),
        .I2(Q[3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[19]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[31]_i_26_n_2 ));
  LUT5 #(
    .INIT(32'h36600000)) 
    \mem_wdata[31]_i_3 
       (.I0(\ex_aluop_reg[7]_0 [0]),
        .I1(\ex_aluop_reg[7]_0 [1]),
        .I2(Q[31]),
        .I3(ex_reg1_i),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hCF55C055FFFFFFFF)) 
    \mem_wdata[31]_i_4 
       (.I0(Q[31]),
        .I1(\mem_wdata[31]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\mem_wdata[31]_i_10_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010001)) 
    \mem_wdata[31]_i_5 
       (.I0(\mem_wdata[31]_i_11_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[31]_i_12_n_2 ),
        .I3(\mem_wdata[31]_i_13_n_2 ),
        .I4(\ex_aluop_reg[3]_0 ),
        .I5(\mem_wdata_reg[31] [3]),
        .O(\mem_wdata[31]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \mem_wdata[31]_i_7 
       (.I0(ex_alusel_i[1]),
        .I1(ex_alusel_i[0]),
        .I2(ex_alusel_i[2]),
        .O(\mem_wdata[31]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \mem_wdata[31]_i_8 
       (.I0(\ex_aluop_reg[7]_0 [5]),
        .I1(\ex_aluop_reg[7]_0 [4]),
        .I2(\ex_aluop_reg[7]_0 [6]),
        .I3(\ex_aluop_reg[7]_0 [7]),
        .I4(\mem_wdata[31]_i_18_n_2 ),
        .O(\mem_wdata[31]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \mem_wdata[31]_i_9 
       (.I0(\mem_wdata[31]_i_19_n_2 ),
        .I1(\mem_wdata[31]_i_20_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\mem_wdata[31]_i_21_n_2 ),
        .I5(\mem_wdata[31]_i_22_n_2 ),
        .O(\mem_wdata[31]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D00FD0)) 
    \mem_wdata[3]_i_1 
       (.I0(\mem_wdata[3]_i_2_n_2 ),
        .I1(\mem_wdata[3]_i_3_n_2 ),
        .I2(ex_alusel_i[1]),
        .I3(ex_alusel_i[2]),
        .I4(\mem_wdata[3]_i_4_n_2 ),
        .I5(\mem_wdata[3]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \mem_wdata[3]_i_10 
       (.I0(Q[19]),
        .I1(Q[3]),
        .I2(Q[27]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[11]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[3]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hCFAF0000FFFFFFFF)) 
    \mem_wdata[3]_i_2 
       (.I0(\mem_wdata[4]_i_7_n_2 ),
        .I1(\mem_wdata[3]_i_6_n_2 ),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\mem_wdata[3]_i_7_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[3]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(O[3]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[4]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[3]_i_8_n_2 ),
        .O(\mem_wdata[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[3]_i_4 
       (.I0(P[3]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(mulres0[2]),
        .I3(\reg1_o_reg[20]_i_8_n_2 ),
        .I4(ex_linkaddr_i[3]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[3]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[3]_i_5 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[3]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[3]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFDFD)) 
    \mem_wdata[3]_i_6 
       (.I0(Q[2]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(Q[0]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[3]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF010101FF)) 
    \mem_wdata[3]_i_7 
       (.I0(\mem_wdata[0]_i_9_n_2 ),
        .I1(\mem_wdata[31]_i_13_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[29]_i_11_n_2 ),
        .I5(\mem_wdata[3]_i_9_n_2 ),
        .O(\mem_wdata[3]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[3]_i_8 
       (.I0(\mem_wdata[9]_i_10_n_2 ),
        .I1(\mem_wdata[5]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[7]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[3]_i_10_n_2 ),
        .O(\mem_wdata[3]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFEFFFF)) 
    \mem_wdata[3]_i_9 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(Q[31]),
        .I5(\ex_reg1_reg[30]_0 [4]),
        .O(\mem_wdata[3]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[4]_i_1 
       (.I0(\mem_wdata[4]_i_2_n_2 ),
        .I1(\mem_wdata[4]_i_3_n_2 ),
        .I2(\mem_wdata[4]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[4]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'h88A8000000000000)) 
    \mem_wdata[4]_i_10 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(Q[31]),
        .I5(\ex_reg1_reg[30]_0 [4]),
        .O(\mem_wdata[4]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \mem_wdata[4]_i_11 
       (.I0(Q[20]),
        .I1(Q[4]),
        .I2(Q[28]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[12]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[4]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h50445555FFFFFFFF)) 
    \mem_wdata[4]_i_2 
       (.I0(\mem_wdata[4]_i_6_n_2 ),
        .I1(\mem_wdata[5]_i_8_n_2 ),
        .I2(\mem_wdata[4]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \mem_wdata[4]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[6] [0]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[4]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[5]_i_7_n_2 ),
        .O(\mem_wdata[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0220A880)) 
    \mem_wdata[4]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(Q[4]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_aluop_reg[7]_0 [1]),
        .O(\mem_wdata[4]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[4]_i_5 
       (.I0(P[4]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(mulres0[3]),
        .I3(\reg1_o_reg[20]_i_8_n_2 ),
        .I4(ex_linkaddr_i[4]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAA82AA82AA820000)) 
    \mem_wdata[4]_i_6 
       (.I0(\mem_wdata[4]_i_10_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .I5(\mem_wdata[29]_i_11_n_2 ),
        .O(\mem_wdata[4]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFDFD)) 
    \mem_wdata[4]_i_7 
       (.I0(Q[3]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(Q[1]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[4]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[4]_i_8 
       (.I0(\mem_wdata[10]_i_9_n_2 ),
        .I1(\mem_wdata[6]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[8]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[4]_i_11_n_2 ),
        .O(\mem_wdata[4]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \mem_wdata[5]_i_1 
       (.I0(\mem_wdata[5]_i_2_n_2 ),
        .I1(\mem_wdata[5]_i_3_n_2 ),
        .I2(\mem_wdata_reg[5] ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[5]_i_5_n_2 ),
        .I5(\mem_wdata[5]_i_6_n_2 ),
        .O(\ex_alusel_reg[1]_0 [5]));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[5]_i_10 
       (.I0(ex_linkaddr_i[5]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[5]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \mem_wdata[5]_i_11 
       (.I0(Q[21]),
        .I1(Q[5]),
        .I2(Q[29]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[13]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[5]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hFF1D)) 
    \mem_wdata[5]_i_2 
       (.I0(\mem_wdata[5]_i_7_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[6]_i_8_n_2 ),
        .I3(\mem_wdata[23]_i_10_n_2 ),
        .O(\mem_wdata[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0A220000AAAAAAAA)) 
    \mem_wdata[5]_i_3 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[6]_i_7_n_2 ),
        .I2(\mem_wdata[5]_i_8_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[5]_i_9_n_2 ),
        .O(\mem_wdata[5]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \mem_wdata[5]_i_5 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(mulres0[4]),
        .I3(\mem_wdata[5]_i_10_n_2 ),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(P[5]),
        .O(\mem_wdata[5]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[5]_i_6 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [5]),
        .I2(Q[5]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[5]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[5]_i_7 
       (.I0(\mem_wdata[11]_i_11_n_2 ),
        .I1(\mem_wdata[7]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[9]_i_10_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[5]_i_11_n_2 ),
        .O(\mem_wdata[5]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \mem_wdata[5]_i_8 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[2]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[5]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFABFFFFFFABFFAB)) 
    \mem_wdata[5]_i_9 
       (.I0(\mem_wdata[1]_i_9_n_2 ),
        .I1(\mem_wdata[29]_i_11_n_2 ),
        .I2(\ex_aluop_reg[7]_0 [0]),
        .I3(\mem_wdata[14]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[1]_i_7_n_2 ),
        .O(\mem_wdata[5]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0FFFDF0)) 
    \mem_wdata[6]_i_1 
       (.I0(\mem_wdata[6]_i_2_n_2 ),
        .I1(\mem_wdata[6]_i_3_n_2 ),
        .I2(\mem_wdata[6]_i_4_n_2 ),
        .I3(ex_alusel_i[1]),
        .I4(ex_alusel_i[2]),
        .I5(\mem_wdata[6]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [6]));
  LUT6 #(
    .INIT(64'hEE44E4E4FFFFFFFF)) 
    \mem_wdata[6]_i_2 
       (.I0(\reg1_o_reg[22]_i_7_n_2 ),
        .I1(\mem_wdata[6]_i_6_n_2 ),
        .I2(\mem_wdata[7]_i_9_n_2 ),
        .I3(\mem_wdata[6]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[6]_i_2_n_2 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "416" *) 
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \mem_wdata[6]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[6] [1]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[6]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[7]_i_8_n_2 ),
        .O(\mem_wdata[6]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00A82880)) 
    \mem_wdata[6]_i_4 
       (.I0(\mem_wdata[31]_i_8_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [6]),
        .I2(Q[6]),
        .I3(\ex_aluop_reg[7]_0 [1]),
        .I4(\ex_aluop_reg[7]_0 [0]),
        .O(\mem_wdata[6]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[6]_i_5 
       (.I0(mulres0[5]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(P[6]),
        .I3(\reg1_o_reg[22]_i_9_n_2 ),
        .I4(ex_linkaddr_i[6]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[6]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \mem_wdata[6]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[31]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [2]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[6]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \mem_wdata[6]_i_7 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[3]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\ex_reg1_reg[30]_0 [1]),
        .O(\mem_wdata[6]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[6]_i_8 
       (.I0(\mem_wdata[12]_i_11_n_2 ),
        .I1(\mem_wdata[8]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[10]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[6]_i_9_n_2 ),
        .O(\mem_wdata[6]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \mem_wdata[6]_i_9 
       (.I0(Q[22]),
        .I1(Q[6]),
        .I2(Q[30]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[14]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[6]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEEEEE)) 
    \mem_wdata[7]_i_1 
       (.I0(\mem_wdata[7]_i_2_n_2 ),
        .I1(\mem_wdata[7]_i_3_n_2 ),
        .I2(\mem_wdata[7]_i_4_n_2 ),
        .I3(\mem_wdata[7]_i_5_n_2 ),
        .I4(\mem_wdata_reg[7] ),
        .I5(\mem_wdata[29]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF010101FF)) 
    \mem_wdata[7]_i_10 
       (.I0(\mem_wdata[0]_i_9_n_2 ),
        .I1(\mem_wdata[31]_i_13_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[29]_i_11_n_2 ),
        .I5(\mem_wdata[1]_i_9_n_2 ),
        .O(\mem_wdata[7]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \mem_wdata[7]_i_11 
       (.I0(Q[23]),
        .I1(Q[7]),
        .I2(Q[31]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[15]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \mem_wdata[7]_i_12 
       (.I0(Q[2]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[6]),
        .O(\mem_wdata[7]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[7]_i_2 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[7]_i_7_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(P[7]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[6]),
        .O(\mem_wdata[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[7]_i_3 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [7]),
        .I2(Q[7]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[7]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFF1D)) 
    \mem_wdata[7]_i_4 
       (.I0(\mem_wdata[7]_i_8_n_2 ),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\mem_wdata[8]_i_8_n_2 ),
        .I3(\mem_wdata[23]_i_10_n_2 ),
        .O(\mem_wdata[7]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0A220000AAAAAAAA)) 
    \mem_wdata[7]_i_5 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[8]_i_7_n_2 ),
        .I2(\mem_wdata[7]_i_9_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\reg1_o_reg[22]_i_7_n_2 ),
        .I5(\mem_wdata[7]_i_10_n_2 ),
        .O(\mem_wdata[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[7]_i_7 
       (.I0(ex_linkaddr_i[7]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[7]_i_8 
       (.I0(\mem_wdata[13]_i_11_n_2 ),
        .I1(\mem_wdata[9]_i_10_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[11]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[7]_i_11_n_2 ),
        .O(\mem_wdata[7]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_wdata[7]_i_9 
       (.I0(Q[0]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[4]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[7]_i_12_n_2 ),
        .O(\mem_wdata[7]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D00FD0)) 
    \mem_wdata[8]_i_1 
       (.I0(\mem_wdata[8]_i_2_n_2 ),
        .I1(\mem_wdata[8]_i_3_n_2 ),
        .I2(ex_alusel_i[1]),
        .I3(ex_alusel_i[2]),
        .I4(\mem_wdata[8]_i_4_n_2 ),
        .I5(\mem_wdata[8]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [8]));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \mem_wdata[8]_i_10 
       (.I0(Q[3]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[7]),
        .O(\mem_wdata[8]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[8]_i_11 
       (.I0(Q[16]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[24]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[8]),
        .O(\mem_wdata[8]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hEE44E4E4FFFFFFFF)) 
    \mem_wdata[8]_i_2 
       (.I0(\reg1_o_reg[22]_i_7_n_2 ),
        .I1(\mem_wdata[8]_i_6_n_2 ),
        .I2(\mem_wdata[9]_i_7_n_2 ),
        .I3(\mem_wdata[8]_i_7_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[29]_i_4_n_2 ),
        .O(\mem_wdata[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[8]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[11] [0]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[9]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[8]_i_8_n_2 ),
        .O(\mem_wdata[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mem_wdata[8]_i_4 
       (.I0(P[8]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(mulres0[7]),
        .I3(\reg1_o_reg[20]_i_8_n_2 ),
        .I4(ex_linkaddr_i[8]),
        .I5(\mem_wdata[31]_i_7_n_2 ),
        .O(\mem_wdata[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[8]_i_5 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [8]),
        .I2(Q[8]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[8]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mem_wdata[8]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(Q[31]),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[8]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_wdata[8]_i_7 
       (.I0(Q[1]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[5]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[8]_i_10_n_2 ),
        .O(\mem_wdata[8]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[8]_i_8 
       (.I0(\mem_wdata[14]_i_12_n_2 ),
        .I1(\mem_wdata[10]_i_9_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[12]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[8]_i_11_n_2 ),
        .O(\mem_wdata[8]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \mem_wdata[9]_i_1 
       (.I0(\mem_wdata[29]_i_4_n_2 ),
        .I1(\mem_wdata[9]_i_2_n_2 ),
        .I2(\mem_wdata[9]_i_3_n_2 ),
        .I3(\mem_wdata[29]_i_5_n_2 ),
        .I4(\mem_wdata[9]_i_4_n_2 ),
        .I5(\mem_wdata[9]_i_5_n_2 ),
        .O(\ex_alusel_reg[1]_0 [9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wdata[9]_i_10 
       (.I0(Q[17]),
        .I1(\ex_reg1_reg[30]_0 [3]),
        .I2(Q[25]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(Q[9]),
        .O(\mem_wdata[9]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hEEEE0EEEEE0E0E0E)) 
    \mem_wdata[9]_i_2 
       (.I0(\mem_wdata[9]_i_6_n_2 ),
        .I1(\mem_wdata[23]_i_8_n_2 ),
        .I2(\reg1_o_reg[22]_i_7_n_2 ),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(\mem_wdata[9]_i_7_n_2 ),
        .I5(\mem_wdata[10]_i_7_n_2 ),
        .O(\mem_wdata[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \mem_wdata[9]_i_3 
       (.I0(\ex_aluop_reg[3]_0 ),
        .I1(\mem_wdata_reg[11] [1]),
        .I2(\mem_wdata[23]_i_10_n_2 ),
        .I3(\mem_wdata[10]_i_8_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[9]_i_8_n_2 ),
        .O(\mem_wdata[9]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h54680000)) 
    \mem_wdata[9]_i_4 
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [9]),
        .I2(Q[9]),
        .I3(\ex_aluop_reg[7]_0 [0]),
        .I4(\mem_wdata[31]_i_8_n_2 ),
        .O(\mem_wdata[9]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \mem_wdata[9]_i_5 
       (.I0(\mem_wdata[29]_i_12_n_2 ),
        .I1(\mem_wdata[9]_i_9_n_2 ),
        .I2(\reg1_o_reg[22]_i_9_n_2 ),
        .I3(P[9]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[8]),
        .O(\mem_wdata[9]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0FFF0FFF7FFFFEFF)) 
    \mem_wdata[9]_i_6 
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex_reg1_reg[30]_0 [0]),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(Q[31]),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\ex_reg1_reg[30]_0 [3]),
        .O(\mem_wdata[9]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_wdata[9]_i_7 
       (.I0(Q[2]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\mem_wdata[0]_i_9_n_2 ),
        .I3(Q[6]),
        .I4(\ex_reg1_reg[30]_0 [1]),
        .I5(\mem_wdata[11]_i_10_n_2 ),
        .O(\mem_wdata[9]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wdata[9]_i_8 
       (.I0(\mem_wdata[15]_i_10_n_2 ),
        .I1(\mem_wdata[11]_i_11_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\mem_wdata[13]_i_11_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [2]),
        .I5(\mem_wdata[9]_i_10_n_2 ),
        .O(\mem_wdata[9]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h22A2)) 
    \mem_wdata[9]_i_9 
       (.I0(ex_linkaddr_i[9]),
        .I1(ex_alusel_i[2]),
        .I2(ex_alusel_i[0]),
        .I3(ex_alusel_i[1]),
        .O(\mem_wdata[9]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hAAAAABEA)) 
    mem_wreg_i_2
       (.I0(ex_wreg_i),
        .I1(\ex0/p_2_in2_in ),
        .I2(ex_reg1_i),
        .I3(\mem_wdata_reg[31] [3]),
        .I4(\reg2_o_reg[31]_i_7_n_2 ),
        .O(ex_wreg_o));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_1
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[16]),
        .I3(\ex0/reg2_i_neg0 [16]),
        .O(data2_mul[15]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_10
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [9]),
        .I3(\ex0/data1_mul0 [9]),
        .O(data1_mul[8]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_11
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [8]),
        .I3(\ex0/data1_mul0 [8]),
        .O(data1_mul[7]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_12
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [7]),
        .I3(\ex0/data1_mul0 [7]),
        .O(data1_mul[6]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_13
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [6]),
        .I3(\ex0/data1_mul0 [6]),
        .O(data1_mul[5]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_14
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [5]),
        .I3(\ex0/data1_mul0 [5]),
        .O(data1_mul[4]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_15
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [4]),
        .I3(\ex0/data1_mul0 [4]),
        .O(data1_mul[3]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_16
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [3]),
        .I3(\ex0/data1_mul0 [3]),
        .O(data1_mul[2]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_17
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex0/data1_mul0 [2]),
        .O(data1_mul[1]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_18
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex0/data1_mul0 [1]),
        .O(data1_mul[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__0_i_19
       (.CI(mulres2__0_i_20_n_2),
        .CO({mulres2__0_i_19_n_2,NLW_mulres2__0_i_19_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/data1_mul0 [16:13]),
        .S({mulres2__0_i_23_n_2,mulres2__0_i_24_n_2,mulres2__0_i_25_n_2,mulres2__0_i_26_n_2}));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_2
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[15]),
        .I3(\ex0/reg2_i_neg0 [15]),
        .O(data2_mul[14]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__0_i_20
       (.CI(mulres2__0_i_21_n_2),
        .CO({mulres2__0_i_20_n_2,NLW_mulres2__0_i_20_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/data1_mul0 [12:9]),
        .S({mulres2__0_i_27_n_2,mulres2__0_i_28_n_2,mulres2__0_i_29_n_2,mulres2__0_i_30_n_2}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__0_i_21
       (.CI(mulres2__0_i_22_n_2),
        .CO({mulres2__0_i_21_n_2,NLW_mulres2__0_i_21_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/data1_mul0 [8:5]),
        .S({mulres2__0_i_31_n_2,mulres2__0_i_32_n_2,mulres2__0_i_33_n_2,mulres2__0_i_34_n_2}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__0_i_22
       (.CI(1'b0),
        .CO({mulres2__0_i_22_n_2,NLW_mulres2__0_i_22_CO_UNCONNECTED[2:0]}),
        .CYINIT(mulres2__0_i_35_n_2),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/data1_mul0 [4:1]),
        .S({mulres2__0_i_36_n_2,mulres2__0_i_37_n_2,mulres2__0_i_38_n_2,mulres2__0_i_39_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_23
       (.I0(\ex_reg1_reg[30]_0 [16]),
        .O(mulres2__0_i_23_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_24
       (.I0(\ex_reg1_reg[30]_0 [15]),
        .O(mulres2__0_i_24_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_25
       (.I0(\ex_reg1_reg[30]_0 [14]),
        .O(mulres2__0_i_25_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_26
       (.I0(\ex_reg1_reg[30]_0 [13]),
        .O(mulres2__0_i_26_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_27
       (.I0(\ex_reg1_reg[30]_0 [12]),
        .O(mulres2__0_i_27_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_28
       (.I0(\ex_reg1_reg[30]_0 [11]),
        .O(mulres2__0_i_28_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_29
       (.I0(\ex_reg1_reg[30]_0 [10]),
        .O(mulres2__0_i_29_n_2));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_3
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [16]),
        .I3(\ex0/data1_mul0 [16]),
        .O(data1_mul[15]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_30
       (.I0(\ex_reg1_reg[30]_0 [9]),
        .O(mulres2__0_i_30_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_31
       (.I0(\ex_reg1_reg[30]_0 [8]),
        .O(mulres2__0_i_31_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_32
       (.I0(\ex_reg1_reg[30]_0 [7]),
        .O(mulres2__0_i_32_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_33
       (.I0(\ex_reg1_reg[30]_0 [6]),
        .O(mulres2__0_i_33_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_34
       (.I0(\ex_reg1_reg[30]_0 [5]),
        .O(mulres2__0_i_34_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_35
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .O(mulres2__0_i_35_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_36
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .O(mulres2__0_i_36_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_37
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .O(mulres2__0_i_37_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_38
       (.I0(\ex_reg1_reg[30]_0 [2]),
        .O(mulres2__0_i_38_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__0_i_39
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .O(mulres2__0_i_39_n_2));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_4
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [15]),
        .I3(\ex0/data1_mul0 [15]),
        .O(data1_mul[14]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_5
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [14]),
        .I3(\ex0/data1_mul0 [14]),
        .O(data1_mul[13]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_6
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [13]),
        .I3(\ex0/data1_mul0 [13]),
        .O(data1_mul[12]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_7
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [12]),
        .I3(\ex0/data1_mul0 [12]),
        .O(data1_mul[11]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_8
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [11]),
        .I3(\ex0/data1_mul0 [11]),
        .O(data1_mul[10]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__0_i_9
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [10]),
        .I3(\ex0/data1_mul0 [10]),
        .O(data1_mul[9]));
  LUT3 #(
    .INIT(8'hA8)) 
    mulres2__1_i_1
       (.I0(Q[31]),
        .I1(mulres2_i_30_n_2),
        .I2(\ex0/reg2_i_neg0 [31]),
        .O(data2_mul[30]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_10
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[22]),
        .I3(\ex0/reg2_i_neg0 [22]),
        .O(data2_mul[21]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_11
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[21]),
        .I3(\ex0/reg2_i_neg0 [21]),
        .O(data2_mul[20]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_12
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[20]),
        .I3(\ex0/reg2_i_neg0 [20]),
        .O(data2_mul[19]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_13
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[19]),
        .I3(\ex0/reg2_i_neg0 [19]),
        .O(data2_mul[18]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_14
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[18]),
        .I3(\ex0/reg2_i_neg0 [18]),
        .O(data2_mul[17]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_15
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[17]),
        .I3(\ex0/reg2_i_neg0 [17]),
        .O(data2_mul[16]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__1_i_16
       (.CI(mulres2__1_i_17_n_2),
        .CO(NLW_mulres2__1_i_16_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mulres2__1_i_16_O_UNCONNECTED[3],\ex0/reg2_i_neg0 [31:29]}),
        .S({1'b0,\ex0/p_0_in [31:29]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__1_i_17
       (.CI(mulres2__1_i_18_n_2),
        .CO({mulres2__1_i_17_n_2,NLW_mulres2__1_i_17_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/reg2_i_neg0 [28:25]),
        .S(\ex0/p_0_in [28:25]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__1_i_18
       (.CI(mulres2__1_i_19_n_2),
        .CO({mulres2__1_i_18_n_2,NLW_mulres2__1_i_18_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/reg2_i_neg0 [24:21]),
        .S(\ex0/p_0_in [24:21]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2__1_i_19
       (.CI(mulres2_i_31_n_2),
        .CO({mulres2__1_i_19_n_2,NLW_mulres2__1_i_19_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/reg2_i_neg0 [20:17]),
        .S(\ex0/p_0_in [20:17]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_2
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(\ex0/reg2_i_neg0 [30]),
        .O(data2_mul[29]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_20
       (.I0(Q[31]),
        .O(\ex0/p_0_in [31]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_21
       (.I0(Q[30]),
        .O(\ex0/p_0_in [30]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_22
       (.I0(Q[29]),
        .O(\ex0/p_0_in [29]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_23
       (.I0(Q[28]),
        .O(\ex0/p_0_in [28]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_24
       (.I0(Q[27]),
        .O(\ex0/p_0_in [27]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_25
       (.I0(Q[26]),
        .O(\ex0/p_0_in [26]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_26
       (.I0(Q[25]),
        .O(\ex0/p_0_in [25]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_27
       (.I0(Q[24]),
        .O(\ex0/p_0_in [24]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_28
       (.I0(Q[23]),
        .O(\ex0/p_0_in [23]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_29
       (.I0(Q[22]),
        .O(\ex0/p_0_in [22]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_3
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[29]),
        .I3(\ex0/reg2_i_neg0 [29]),
        .O(data2_mul[28]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_30
       (.I0(Q[21]),
        .O(\ex0/p_0_in [21]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_31
       (.I0(Q[20]),
        .O(\ex0/p_0_in [20]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_32
       (.I0(Q[19]),
        .O(\ex0/p_0_in [19]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_33
       (.I0(Q[18]),
        .O(\ex0/p_0_in [18]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2__1_i_34
       (.I0(Q[17]),
        .O(\ex0/p_0_in [17]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_4
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(\ex0/reg2_i_neg0 [28]),
        .O(data2_mul[27]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_5
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[27]),
        .I3(\ex0/reg2_i_neg0 [27]),
        .O(data2_mul[26]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_6
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[26]),
        .I3(\ex0/reg2_i_neg0 [26]),
        .O(data2_mul[25]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_7
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[25]),
        .I3(\ex0/reg2_i_neg0 [25]),
        .O(data2_mul[24]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_8
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[24]),
        .I3(\ex0/reg2_i_neg0 [24]),
        .O(data2_mul[23]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2__1_i_9
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[23]),
        .I3(\ex0/reg2_i_neg0 [23]),
        .O(data2_mul[22]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_1
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[14]),
        .I3(\ex0/reg2_i_neg0 [14]),
        .O(data2_mul[13]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_10
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[5]),
        .I3(\ex0/reg2_i_neg0 [5]),
        .O(data2_mul[4]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_11
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[4]),
        .I3(\ex0/reg2_i_neg0 [4]),
        .O(data2_mul[3]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_12
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[3]),
        .I3(\ex0/reg2_i_neg0 [3]),
        .O(data2_mul[2]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_13
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[2]),
        .I3(\ex0/reg2_i_neg0 [2]),
        .O(data2_mul[1]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_14
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[1]),
        .I3(\ex0/reg2_i_neg0 [1]),
        .O(data2_mul[0]));
  LUT3 #(
    .INIT(8'hA8)) 
    mulres2_i_15
       (.I0(ex_reg1_i),
        .I1(mulres2_i_30_n_2),
        .I2(\ex0/data1_mul0 [31]),
        .O(data1_mul[30]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_16
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [30]),
        .I3(\ex0/data1_mul0 [30]),
        .O(data1_mul[29]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_17
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [29]),
        .I3(\ex0/data1_mul0 [29]),
        .O(data1_mul[28]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_18
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [28]),
        .I3(\ex0/data1_mul0 [28]),
        .O(data1_mul[27]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_19
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [27]),
        .I3(\ex0/data1_mul0 [27]),
        .O(data1_mul[26]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_2
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[13]),
        .I3(\ex0/reg2_i_neg0 [13]),
        .O(data2_mul[12]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_20
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [26]),
        .I3(\ex0/data1_mul0 [26]),
        .O(data1_mul[25]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_21
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [25]),
        .I3(\ex0/data1_mul0 [25]),
        .O(data1_mul[24]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_22
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [24]),
        .I3(\ex0/data1_mul0 [24]),
        .O(data1_mul[23]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_23
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [23]),
        .I3(\ex0/data1_mul0 [23]),
        .O(data1_mul[22]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_24
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [22]),
        .I3(\ex0/data1_mul0 [22]),
        .O(data1_mul[21]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_25
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [21]),
        .I3(\ex0/data1_mul0 [21]),
        .O(data1_mul[20]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_26
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [20]),
        .I3(\ex0/data1_mul0 [20]),
        .O(data1_mul[19]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_27
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [19]),
        .I3(\ex0/data1_mul0 [19]),
        .O(data1_mul[18]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_28
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [18]),
        .I3(\ex0/data1_mul0 [18]),
        .O(data1_mul[17]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_29
       (.I0(mulres2_i_30_n_2),
        .I1(ex_reg1_i),
        .I2(\ex_reg1_reg[30]_0 [17]),
        .I3(\ex0/data1_mul0 [17]),
        .O(data1_mul[16]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_3
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[12]),
        .I3(\ex0/reg2_i_neg0 [12]),
        .O(data2_mul[11]));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    mulres2_i_30
       (.I0(\ex_aluop_reg[7]_0 [6]),
        .I1(\ex_aluop_reg[7]_0 [4]),
        .I2(\ex_aluop_reg[7]_0 [5]),
        .I3(mulres2_i_39_n_2),
        .I4(\ex_aluop_reg[7]_0 [2]),
        .I5(\ex_aluop_reg[7]_0 [3]),
        .O(mulres2_i_30_n_2));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_31
       (.CI(mulres2_i_32_n_2),
        .CO({mulres2_i_31_n_2,NLW_mulres2_i_31_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/reg2_i_neg0 [16:13]),
        .S(\ex0/p_0_in [16:13]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_32
       (.CI(mulres2_i_33_n_2),
        .CO({mulres2_i_32_n_2,NLW_mulres2_i_32_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/reg2_i_neg0 [12:9]),
        .S(\ex0/p_0_in [12:9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_33
       (.CI(mulres2_i_34_n_2),
        .CO({mulres2_i_33_n_2,NLW_mulres2_i_33_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/reg2_i_neg0 [8:5]),
        .S(\ex0/p_0_in [8:5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_34
       (.CI(1'b0),
        .CO({mulres2_i_34_n_2,NLW_mulres2_i_34_CO_UNCONNECTED[2:0]}),
        .CYINIT(\ex0/p_0_in [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/reg2_i_neg0 [4:1]),
        .S(\ex0/p_0_in [4:1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_35
       (.CI(mulres2_i_36_n_2),
        .CO(NLW_mulres2_i_35_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mulres2_i_35_O_UNCONNECTED[3],\ex0/data1_mul0 [31:29]}),
        .S({1'b0,mulres2_i_57_n_2,mulres2_i_58_n_2,mulres2_i_59_n_2}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_36
       (.CI(mulres2_i_37_n_2),
        .CO({mulres2_i_36_n_2,NLW_mulres2_i_36_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/data1_mul0 [28:25]),
        .S({mulres2_i_60_n_2,mulres2_i_61_n_2,mulres2_i_62_n_2,mulres2_i_63_n_2}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_37
       (.CI(mulres2_i_38_n_2),
        .CO({mulres2_i_37_n_2,NLW_mulres2_i_37_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/data1_mul0 [24:21]),
        .S({mulres2_i_64_n_2,mulres2_i_65_n_2,mulres2_i_66_n_2,mulres2_i_67_n_2}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mulres2_i_38
       (.CI(mulres2__0_i_19_n_2),
        .CO({mulres2_i_38_n_2,NLW_mulres2_i_38_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\ex0/data1_mul0 [20:17]),
        .S({mulres2_i_68_n_2,mulres2_i_69_n_2,mulres2_i_70_n_2,mulres2_i_71_n_2}));
  LUT3 #(
    .INIT(8'hDF)) 
    mulres2_i_39
       (.I0(\ex_aluop_reg[7]_0 [0]),
        .I1(\ex_aluop_reg[7]_0 [1]),
        .I2(\ex_aluop_reg[7]_0 [7]),
        .O(mulres2_i_39_n_2));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_4
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[11]),
        .I3(\ex0/reg2_i_neg0 [11]),
        .O(data2_mul[10]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_40
       (.I0(Q[16]),
        .O(\ex0/p_0_in [16]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_41
       (.I0(Q[15]),
        .O(\ex0/p_0_in [15]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_42
       (.I0(Q[14]),
        .O(\ex0/p_0_in [14]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_43
       (.I0(Q[13]),
        .O(\ex0/p_0_in [13]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_44
       (.I0(Q[12]),
        .O(\ex0/p_0_in [12]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_45
       (.I0(Q[11]),
        .O(\ex0/p_0_in [11]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_46
       (.I0(Q[10]),
        .O(\ex0/p_0_in [10]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_47
       (.I0(Q[9]),
        .O(\ex0/p_0_in [9]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_48
       (.I0(Q[8]),
        .O(\ex0/p_0_in [8]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_49
       (.I0(Q[7]),
        .O(\ex0/p_0_in [7]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_5
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[10]),
        .I3(\ex0/reg2_i_neg0 [10]),
        .O(data2_mul[9]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_50
       (.I0(Q[6]),
        .O(\ex0/p_0_in [6]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_51
       (.I0(Q[5]),
        .O(\ex0/p_0_in [5]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_52
       (.I0(Q[0]),
        .O(\ex0/p_0_in [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_53
       (.I0(Q[4]),
        .O(\ex0/p_0_in [4]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_54
       (.I0(Q[3]),
        .O(\ex0/p_0_in [3]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_55
       (.I0(Q[2]),
        .O(\ex0/p_0_in [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_56
       (.I0(Q[1]),
        .O(\ex0/p_0_in [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_57
       (.I0(ex_reg1_i),
        .O(mulres2_i_57_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_58
       (.I0(\ex_reg1_reg[30]_0 [30]),
        .O(mulres2_i_58_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_59
       (.I0(\ex_reg1_reg[30]_0 [29]),
        .O(mulres2_i_59_n_2));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_6
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[9]),
        .I3(\ex0/reg2_i_neg0 [9]),
        .O(data2_mul[8]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_60
       (.I0(\ex_reg1_reg[30]_0 [28]),
        .O(mulres2_i_60_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_61
       (.I0(\ex_reg1_reg[30]_0 [27]),
        .O(mulres2_i_61_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_62
       (.I0(\ex_reg1_reg[30]_0 [26]),
        .O(mulres2_i_62_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_63
       (.I0(\ex_reg1_reg[30]_0 [25]),
        .O(mulres2_i_63_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_64
       (.I0(\ex_reg1_reg[30]_0 [24]),
        .O(mulres2_i_64_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_65
       (.I0(\ex_reg1_reg[30]_0 [23]),
        .O(mulres2_i_65_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_66
       (.I0(\ex_reg1_reg[30]_0 [22]),
        .O(mulres2_i_66_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_67
       (.I0(\ex_reg1_reg[30]_0 [21]),
        .O(mulres2_i_67_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_68
       (.I0(\ex_reg1_reg[30]_0 [20]),
        .O(mulres2_i_68_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_69
       (.I0(\ex_reg1_reg[30]_0 [19]),
        .O(mulres2_i_69_n_2));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_7
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[8]),
        .I3(\ex0/reg2_i_neg0 [8]),
        .O(data2_mul[7]));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_70
       (.I0(\ex_reg1_reg[30]_0 [18]),
        .O(mulres2_i_70_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    mulres2_i_71
       (.I0(\ex_reg1_reg[30]_0 [17]),
        .O(mulres2_i_71_n_2));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_8
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[7]),
        .I3(\ex0/reg2_i_neg0 [7]),
        .O(data2_mul[6]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    mulres2_i_9
       (.I0(mulres2_i_30_n_2),
        .I1(Q[31]),
        .I2(Q[6]),
        .I3(\ex0/reg2_i_neg0 [6]),
        .O(data2_mul[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[0]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [0]),
        .I2(\ex_reg2_reg[0]_1 ),
        .I3(\reg1_o_reg[31]_i_5_n_2 ),
        .I4(\reg1_o_reg[31]_i_3_n_2 ),
        .I5(\ex_reg1_reg[0]_0 ),
        .O(ex_wreg_reg_0[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[10]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [10]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[10]_0 ),
        .I4(mem_wdata_o[3]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[11]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [11]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[11]_2 ),
        .I4(mem_wdata_o[4]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[11]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[12]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [12]),
        .I2(mem_wdata_o[5]),
        .I3(\reg1_o_reg[31]_i_5_n_2 ),
        .I4(\reg1_o_reg[31]_i_3_n_2 ),
        .I5(\ex_reg1_reg[12]_0 ),
        .O(ex_wreg_reg_0[12]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[13]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [13]),
        .I2(mem_wdata_o[6]),
        .I3(\reg1_o_reg[31]_i_5_n_2 ),
        .I4(\reg1_o_reg[31]_i_3_n_2 ),
        .I5(\ex_reg1_reg[13]_0 ),
        .O(ex_wreg_reg_0[13]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[14]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [14]),
        .I2(mem_wdata_o[7]),
        .I3(\reg1_o_reg[31]_i_5_n_2 ),
        .I4(\reg1_o_reg[31]_i_3_n_2 ),
        .I5(\ex_reg1_reg[14]_0 ),
        .O(ex_wreg_reg_0[14]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[15]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [15]),
        .I2(mem_wdata_o[8]),
        .I3(\reg1_o_reg[31]_i_5_n_2 ),
        .I4(\reg1_o_reg[31]_i_3_n_2 ),
        .I5(\ex_reg1_reg[15]_1 ),
        .O(ex_wreg_reg_0[15]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg1_o_reg[16]_i_1 
       (.I0(\reg1_o_reg[16]_i_2_n_2 ),
        .I1(\reg1_o_reg[16]_i_3_n_2 ),
        .I2(\ex_reg1_reg[16]_0 ),
        .I3(\ex_reg1_reg[4]_0 ),
        .I4(\ex_reg1_reg[16]_1 ),
        .I5(mem_wdata_o[9]),
        .O(ex_wreg_reg_0[16]));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \reg1_o_reg[16]_i_2 
       (.I0(\mem_wdata[29]_i_5_n_2 ),
        .I1(\mem_wdata[29]_i_4_n_2 ),
        .I2(\reg1_o_reg[16]_i_5_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\reg1_o_reg[16]_i_6_n_2 ),
        .I5(\mem_wdata[16]_i_2_n_2 ),
        .O(\reg1_o_reg[16]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F200)) 
    \reg1_o_reg[16]_i_3 
       (.I0(mulres0[15]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(\reg1_o_reg[16]_i_8_n_2 ),
        .I3(ex_alusel_i[2]),
        .I4(ex_alusel_i[1]),
        .I5(\mem_wdata[16]_i_4_n_2 ),
        .O(\reg1_o_reg[16]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h3A00)) 
    \reg1_o_reg[16]_i_5 
       (.I0(\mem_wdata[17]_i_9_n_2 ),
        .I1(\mem_wdata[16]_i_7_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .O(\reg1_o_reg[16]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000D0000D0DDD0D)) 
    \reg1_o_reg[16]_i_6 
       (.I0(\reg1_o_reg[22]_i_14_n_2 ),
        .I1(\mem_wdata[17]_i_8_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\reg1_o_reg[16]_i_9_n_2 ),
        .I4(\mem_wdata[17]_i_7_n_2 ),
        .I5(\mem_wdata[16]_i_6_n_2 ),
        .O(\reg1_o_reg[16]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h4F00FFFF4F004F00)) 
    \reg1_o_reg[16]_i_8 
       (.I0(ex_alusel_i[1]),
        .I1(ex_alusel_i[0]),
        .I2(ex_alusel_i[2]),
        .I3(ex_linkaddr_i[16]),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(mulres2__2[0]),
        .O(\reg1_o_reg[16]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFEFFFF)) 
    \reg1_o_reg[16]_i_9 
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex_reg1_reg[30]_0 [2]),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\ex_reg1_reg[30]_0 [0]),
        .I4(Q[31]),
        .I5(\ex_reg1_reg[30]_0 [4]),
        .O(\reg1_o_reg[16]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[17]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [17]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[17]_0 ),
        .I4(mem_wdata_o[10]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[17]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg1_o_reg[18]_i_1 
       (.I0(\reg1_o_reg[18]_i_2_n_2 ),
        .I1(\reg1_o_reg[18]_i_3_n_2 ),
        .I2(\ex_reg1_reg[16]_0 ),
        .I3(\ex_reg1_reg[4]_0 ),
        .I4(\ex_reg1_reg[18]_1 ),
        .I5(mem_wdata_o[11]),
        .O(ex_wreg_reg_0[18]));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \reg1_o_reg[18]_i_2 
       (.I0(\mem_wdata[29]_i_5_n_2 ),
        .I1(\mem_wdata[29]_i_4_n_2 ),
        .I2(\reg1_o_reg[18]_i_5_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\reg1_o_reg[18]_i_6_n_2 ),
        .I5(\mem_wdata[18]_i_2_n_2 ),
        .O(\reg1_o_reg[18]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F200)) 
    \reg1_o_reg[18]_i_3 
       (.I0(mulres2__2[2]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(\reg1_o_reg[18]_i_7_n_2 ),
        .I3(ex_alusel_i[2]),
        .I4(ex_alusel_i[1]),
        .I5(\mem_wdata[18]_i_4_n_2 ),
        .O(\reg1_o_reg[18]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \reg1_o_reg[18]_i_5 
       (.I0(\mem_wdata[19]_i_8_n_2 ),
        .I1(\reg1_o_reg[22]_i_7_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[18]_i_7_n_2 ),
        .O(\reg1_o_reg[18]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h00A2000000A2F3F3)) 
    \reg1_o_reg[18]_i_6 
       (.I0(\mem_wdata[17]_i_8_n_2 ),
        .I1(\reg1_o_reg[22]_i_14_n_2 ),
        .I2(\mem_wdata[19]_i_7_n_2 ),
        .I3(\mem_wdata[19]_i_9_n_2 ),
        .I4(\ex_reg1_reg[30]_0 [0]),
        .I5(\mem_wdata[18]_i_6_n_2 ),
        .O(\reg1_o_reg[18]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h4F00FFFF4F004F00)) 
    \reg1_o_reg[18]_i_7 
       (.I0(ex_alusel_i[1]),
        .I1(ex_alusel_i[0]),
        .I2(ex_alusel_i[2]),
        .I3(ex_linkaddr_i[18]),
        .I4(\reg1_o_reg[20]_i_8_n_2 ),
        .I5(mulres0[17]),
        .O(\reg1_o_reg[18]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[19]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [19]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[19]_1 ),
        .I4(mem_wdata_o[12]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[19]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[1]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [1]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[1]_0 ),
        .I4(\ex_reg2_reg[1]_1 ),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[1]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg1_o_reg[20]_i_1 
       (.I0(\reg1_o_reg[20]_i_2_n_2 ),
        .I1(\reg1_o_reg[20]_i_3_n_2 ),
        .I2(\ex_reg1_reg[16]_0 ),
        .I3(\ex_reg1_reg[4]_0 ),
        .I4(\ex_reg1_reg[20]_0 ),
        .I5(mem_wdata_o[13]),
        .O(ex_wreg_reg_0[20]));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \reg1_o_reg[20]_i_2 
       (.I0(\mem_wdata[29]_i_5_n_2 ),
        .I1(\mem_wdata[29]_i_4_n_2 ),
        .I2(\reg1_o_reg[20]_i_5_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\reg1_o_reg[20]_i_6_n_2 ),
        .I5(\mem_wdata[20]_i_2_n_2 ),
        .O(\reg1_o_reg[20]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F200)) 
    \reg1_o_reg[20]_i_3 
       (.I0(mulres0[19]),
        .I1(\reg1_o_reg[20]_i_8_n_2 ),
        .I2(\reg1_o_reg[20]_i_9_n_2 ),
        .I3(ex_alusel_i[2]),
        .I4(ex_alusel_i[1]),
        .I5(\mem_wdata[20]_i_4_n_2 ),
        .O(\reg1_o_reg[20]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \reg1_o_reg[20]_i_5 
       (.I0(\mem_wdata[21]_i_7_n_2 ),
        .I1(\reg1_o_reg[22]_i_7_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[20]_i_7_n_2 ),
        .O(\reg1_o_reg[20]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000D0000D0DDD0D)) 
    \reg1_o_reg[20]_i_6 
       (.I0(\reg1_o_reg[22]_i_14_n_2 ),
        .I1(\mem_wdata[21]_i_6_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[19]_i_7_n_2 ),
        .I4(\mem_wdata[21]_i_9_n_2 ),
        .I5(\mem_wdata[20]_i_6_n_2 ),
        .O(\reg1_o_reg[20]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFF9)) 
    \reg1_o_reg[20]_i_8 
       (.I0(ex_reg1_i),
        .I1(Q[31]),
        .I2(mulres2_i_39_n_2),
        .I3(\mem_wdata[31]_i_7_n_2 ),
        .I4(\reg1_o_reg[22]_i_15_n_2 ),
        .O(\reg1_o_reg[20]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h4F00FFFF4F004F00)) 
    \reg1_o_reg[20]_i_9 
       (.I0(ex_alusel_i[1]),
        .I1(ex_alusel_i[0]),
        .I2(ex_alusel_i[2]),
        .I3(ex_linkaddr_i[20]),
        .I4(\reg1_o_reg[22]_i_9_n_2 ),
        .I5(mulres2__2[4]),
        .O(\reg1_o_reg[20]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[21]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [21]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[21]_0 ),
        .I4(mem_wdata_o[14]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[21]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg1_o_reg[22]_i_1 
       (.I0(\reg1_o_reg[22]_i_2_n_2 ),
        .I1(\reg1_o_reg[22]_i_3_n_2 ),
        .I2(\ex_reg1_reg[16]_0 ),
        .I3(\ex_reg1_reg[4]_0 ),
        .I4(\ex_reg1_reg[22]_1 ),
        .I5(mem_wdata_o[15]),
        .O(ex_wreg_reg_0[22]));
  LUT6 #(
    .INIT(64'h4F44FFFF44444444)) 
    \reg1_o_reg[22]_i_10 
       (.I0(\reg1_o_reg[20]_i_8_n_2 ),
        .I1(mulres0[21]),
        .I2(ex_alusel_i[1]),
        .I3(ex_alusel_i[0]),
        .I4(ex_alusel_i[2]),
        .I5(ex_linkaddr_i[22]),
        .O(\reg1_o_reg[22]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \reg1_o_reg[22]_i_14 
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .I1(\ex_reg1_reg[30]_0 [1]),
        .I2(\ex_reg1_reg[30]_0 [2]),
        .I3(\ex_reg1_reg[30]_0 [4]),
        .I4(\ex_reg1_reg[30]_0 [3]),
        .O(\reg1_o_reg[22]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \reg1_o_reg[22]_i_15 
       (.I0(\ex_aluop_reg[7]_0 [6]),
        .I1(\ex_aluop_reg[7]_0 [3]),
        .I2(\ex_aluop_reg[7]_0 [2]),
        .I3(\ex_aluop_reg[7]_0 [4]),
        .I4(\mem_wdata_reg[0] ),
        .I5(\ex_aluop_reg[7]_0 [5]),
        .O(\reg1_o_reg[22]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \reg1_o_reg[22]_i_2 
       (.I0(\mem_wdata[29]_i_5_n_2 ),
        .I1(\mem_wdata[29]_i_4_n_2 ),
        .I2(\reg1_o_reg[22]_i_6_n_2 ),
        .I3(\reg1_o_reg[22]_i_7_n_2 ),
        .I4(\reg1_o_reg[22]_i_8_n_2 ),
        .I5(\mem_wdata[22]_i_2_n_2 ),
        .O(\reg1_o_reg[22]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F200)) 
    \reg1_o_reg[22]_i_3 
       (.I0(mulres2__2[6]),
        .I1(\reg1_o_reg[22]_i_9_n_2 ),
        .I2(\reg1_o_reg[22]_i_10_n_2 ),
        .I3(ex_alusel_i[2]),
        .I4(ex_alusel_i[1]),
        .I5(\mem_wdata[22]_i_4_n_2 ),
        .O(\reg1_o_reg[22]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \reg1_o_reg[22]_i_6 
       (.I0(\mem_wdata[23]_i_9_n_2 ),
        .I1(\reg1_o_reg[22]_i_7_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [0]),
        .I3(\mem_wdata[22]_i_7_n_2 ),
        .O(\reg1_o_reg[22]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \reg1_o_reg[22]_i_7 
       (.I0(\ex_aluop_reg[7]_0 [0]),
        .I1(\mem_wdata[29]_i_11_n_2 ),
        .O(\reg1_o_reg[22]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FDFD005D)) 
    \reg1_o_reg[22]_i_8 
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .I1(\mem_wdata[19]_i_7_n_2 ),
        .I2(\ex_reg1_reg[30]_0 [1]),
        .I3(\reg1_o_reg[22]_i_14_n_2 ),
        .I4(\mem_wdata[23]_i_7_n_2 ),
        .I5(\mem_wdata[22]_i_6_n_2 ),
        .O(\reg1_o_reg[22]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \reg1_o_reg[22]_i_9 
       (.I0(mulres2_i_39_n_2),
        .I1(\mem_wdata[31]_i_7_n_2 ),
        .I2(\reg1_o_reg[22]_i_15_n_2 ),
        .I3(ex_reg1_i),
        .I4(Q[31]),
        .O(\reg1_o_reg[22]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[23]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [23]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[23]_1 ),
        .I4(mem_wdata_o[16]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[23]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[24]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [24]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[24]_0 ),
        .I4(mem_wdata_o[17]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[24]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[25]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [25]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[25]_0 ),
        .I4(mem_wdata_o[18]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[25]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[26]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [26]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[26]_1 ),
        .I4(mem_wdata_o[19]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[26]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[27]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [27]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[27]_1 ),
        .I4(mem_wdata_o[20]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[27]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[28]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [28]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[28]_0 ),
        .I4(mem_wdata_o[21]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[28]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[29]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [29]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[29]_0 ),
        .I4(mem_wdata_o[22]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[29]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[2]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [2]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[2]_0 ),
        .I4(\ex_reg2_reg[2]_1 ),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[30]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [30]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[30]_2 ),
        .I4(mem_wdata_o[23]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[30]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[31]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [31]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[31]_3 ),
        .I4(mem_wdata_o[24]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[31]));
  LUT5 #(
    .INIT(32'hFE00FFFF)) 
    \reg1_o_reg[31]_i_3 
       (.I0(ex_wreg_i),
        .I1(\ex_reg1_reg[31]_1 ),
        .I2(\reg1_o_reg[4]_i_1_0 ),
        .I3(\reg1_o_reg[4]_i_1_1 ),
        .I4(\reg1_o_reg[4]_i_1_2 ),
        .O(\reg1_o_reg[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \reg1_o_reg[31]_i_5 
       (.I0(ex_wreg_i),
        .I1(\ex_reg1_reg[31]_1 ),
        .I2(\reg1_o_reg[4]_i_1_0 ),
        .I3(\reg1_o_reg[4]_i_1_1 ),
        .I4(\reg1_o_reg[4]_i_1_2 ),
        .O(\reg1_o_reg[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h1010100404041004)) 
    \reg1_o_reg[31]_i_8 
       (.I0(\reg2_o_reg[31]_i_7_n_2 ),
        .I1(\mem_wdata_reg[31] [3]),
        .I2(ex_reg1_i),
        .I3(\ex0/reg2_i_neg0 [31]),
        .I4(sum_res_carry_i_5_n_2),
        .I5(Q[31]),
        .O(\ex_reg1_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[3]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [3]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[3]_1 ),
        .I4(\ex_reg2_reg[3]_1 ),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[4]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [4]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[4]_1 ),
        .I4(\ex_reg2_reg[4]_1 ),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[5]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [5]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[5]_0 ),
        .I4(\ex_reg2_reg[5]_1 ),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[6]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [6]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[6]_0 ),
        .I4(\ex_reg2_reg[6]_1 ),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[7]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [7]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[7]_2 ),
        .I4(mem_wdata_o[0]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[8]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [8]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[8]_0 ),
        .I4(mem_wdata_o[1]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg1_o_reg[9]_i_1 
       (.I0(\ex_reg1_reg[4]_0 ),
        .I1(\ex_alusel_reg[1]_0 [9]),
        .I2(\reg1_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg1_reg[9]_0 ),
        .I4(mem_wdata_o[2]),
        .I5(\reg1_o_reg[31]_i_5_n_2 ),
        .O(ex_wreg_reg_0[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[0]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [0]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[0]_0 ),
        .I4(\ex_reg2_reg[0]_1 ),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[10]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [10]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[10]_0 ),
        .I4(mem_wdata_o[3]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[11]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [11]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[11]_0 ),
        .I4(mem_wdata_o[4]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[12]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [12]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[12]_0 ),
        .I4(mem_wdata_o[5]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[13]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [13]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[13]_0 ),
        .I4(mem_wdata_o[6]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[14]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [14]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[14]_0 ),
        .I4(mem_wdata_o[7]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[15]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [15]),
        .I2(mem_wdata_o[8]),
        .I3(\reg2_o_reg[31]_i_5_n_2 ),
        .I4(\reg2_o_reg[31]_i_3_n_2 ),
        .I5(\ex_reg2_reg[15]_0 ),
        .O(\ex_reg1_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg2_o_reg[16]_i_1 
       (.I0(\reg1_o_reg[16]_i_2_n_2 ),
        .I1(\reg1_o_reg[16]_i_3_n_2 ),
        .I2(\ex_reg2_reg[16]_0 ),
        .I3(\reg2_o_reg[31]_i_2_n_2 ),
        .I4(\ex_reg2_reg[16]_1 ),
        .I5(mem_wdata_o[9]),
        .O(\ex_reg1_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[17]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [17]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[17]_0 ),
        .I4(mem_wdata_o[10]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg2_o_reg[18]_i_1 
       (.I0(\reg1_o_reg[18]_i_2_n_2 ),
        .I1(\reg1_o_reg[18]_i_3_n_2 ),
        .I2(\ex_reg2_reg[16]_0 ),
        .I3(\reg2_o_reg[31]_i_2_n_2 ),
        .I4(\ex_reg2_reg[18]_0 ),
        .I5(mem_wdata_o[11]),
        .O(\ex_reg1_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[19]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [19]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[19]_0 ),
        .I4(mem_wdata_o[12]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[1]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [1]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[1]_0 ),
        .I4(\ex_reg2_reg[1]_1 ),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg2_o_reg[20]_i_1 
       (.I0(\reg1_o_reg[20]_i_2_n_2 ),
        .I1(\reg1_o_reg[20]_i_3_n_2 ),
        .I2(\ex_reg2_reg[16]_0 ),
        .I3(\reg2_o_reg[31]_i_2_n_2 ),
        .I4(\ex_reg2_reg[20]_0 ),
        .I5(mem_wdata_o[13]),
        .O(\ex_reg1_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[21]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [21]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[21]_0 ),
        .I4(mem_wdata_o[14]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hF0EEFFEE00EE0FEE)) 
    \reg2_o_reg[22]_i_1 
       (.I0(\reg1_o_reg[22]_i_2_n_2 ),
        .I1(\reg1_o_reg[22]_i_3_n_2 ),
        .I2(\ex_reg2_reg[16]_0 ),
        .I3(\reg2_o_reg[31]_i_2_n_2 ),
        .I4(\ex_reg2_reg[22]_0 ),
        .I5(mem_wdata_o[15]),
        .O(\ex_reg1_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[23]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [23]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[23]_0 ),
        .I4(mem_wdata_o[16]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[24]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [24]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[24]_0 ),
        .I4(mem_wdata_o[17]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[25]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [25]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[25]_0 ),
        .I4(mem_wdata_o[18]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[26]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [26]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[26]_0 ),
        .I4(mem_wdata_o[19]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[27]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [27]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[27]_0 ),
        .I4(mem_wdata_o[20]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[28]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [28]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[28]_0 ),
        .I4(mem_wdata_o[21]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[29]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [29]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[29]_0 ),
        .I4(mem_wdata_o[22]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[2]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [2]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[2]_0 ),
        .I4(\ex_reg2_reg[2]_1 ),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[30]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [30]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[30]_0 ),
        .I4(mem_wdata_o[23]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[31]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [31]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[31]_0 ),
        .I4(mem_wdata_o[24]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAABA)) 
    \reg2_o_reg[31]_i_2 
       (.I0(\reg2_o_reg[0]_i_1_3 ),
        .I1(\reg2_o_reg[31]_i_7_n_2 ),
        .I2(\mem_wdata_reg[31] [3]),
        .I3(ex_reg1_i),
        .I4(\ex0/p_2_in2_in ),
        .I5(ex_wreg_i),
        .O(\reg2_o_reg[31]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    \reg2_o_reg[31]_i_3 
       (.I0(ex_wreg_i),
        .I1(\ex_reg1_reg[31]_1 ),
        .I2(\reg2_o_reg[0]_i_1_0 ),
        .I3(\reg2_o_reg[0]_i_1_1 ),
        .I4(\reg2_o_reg[0]_i_1_2 ),
        .O(\reg2_o_reg[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFF10FFFF)) 
    \reg2_o_reg[31]_i_5 
       (.I0(ex_wreg_i),
        .I1(\ex_reg1_reg[31]_1 ),
        .I2(\reg2_o_reg[0]_i_1_0 ),
        .I3(\reg2_o_reg[0]_i_1_1 ),
        .I4(\reg2_o_reg[0]_i_1_2 ),
        .O(\reg2_o_reg[31]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \reg2_o_reg[31]_i_7 
       (.I0(\mem_wdata[0]_i_12_n_2 ),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(\ex_aluop_reg[7]_0 [3]),
        .O(\reg2_o_reg[31]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg2_o_reg[31]_i_8 
       (.I0(Q[31]),
        .I1(sum_res_carry_i_5_n_2),
        .I2(\ex0/reg2_i_neg0 [31]),
        .O(\ex0/p_2_in2_in ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[3]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [3]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[3]_0 ),
        .I4(\ex_reg2_reg[3]_1 ),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[4]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [4]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[4]_0 ),
        .I4(\ex_reg2_reg[4]_1 ),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[5]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [5]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[5]_0 ),
        .I4(\ex_reg2_reg[5]_1 ),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[6]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [6]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[6]_0 ),
        .I4(\ex_reg2_reg[6]_1 ),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[7]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [7]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[7]_0 ),
        .I4(mem_wdata_o[0]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[8]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [8]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[8]_0 ),
        .I4(mem_wdata_o[1]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \reg2_o_reg[9]_i_1 
       (.I0(\reg2_o_reg[31]_i_2_n_2 ),
        .I1(\ex_alusel_reg[1]_0 [9]),
        .I2(\reg2_o_reg[31]_i_3_n_2 ),
        .I3(\ex_reg2_reg[9]_0 ),
        .I4(mem_wdata_o[2]),
        .I5(\reg2_o_reg[31]_i_5_n_2 ),
        .O(\ex_reg1_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__0_i_1
       (.I0(\ex_reg1_reg[30]_0 [7]),
        .I1(\ex0/reg2_i_neg0 [7]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[7]),
        .O(\ex_reg1_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__0_i_2
       (.I0(\ex_reg1_reg[30]_0 [6]),
        .I1(\ex0/reg2_i_neg0 [6]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[6]),
        .O(\ex_reg1_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__0_i_3
       (.I0(\ex_reg1_reg[30]_0 [5]),
        .I1(\ex0/reg2_i_neg0 [5]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[5]),
        .O(\ex_reg1_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__0_i_4
       (.I0(\ex_reg1_reg[30]_0 [4]),
        .I1(\ex0/reg2_i_neg0 [4]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[4]),
        .O(\ex_reg1_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__1_i_1
       (.I0(\ex_reg1_reg[30]_0 [11]),
        .I1(\ex0/reg2_i_neg0 [11]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[11]),
        .O(\ex_reg1_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__1_i_2
       (.I0(\ex_reg1_reg[30]_0 [10]),
        .I1(\ex0/reg2_i_neg0 [10]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[10]),
        .O(\ex_reg1_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__1_i_3
       (.I0(\ex_reg1_reg[30]_0 [9]),
        .I1(\ex0/reg2_i_neg0 [9]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[9]),
        .O(\ex_reg1_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__1_i_4
       (.I0(\ex_reg1_reg[30]_0 [8]),
        .I1(\ex0/reg2_i_neg0 [8]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[8]),
        .O(\ex_reg1_reg[11]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__2_i_1
       (.I0(\ex_reg1_reg[30]_0 [15]),
        .I1(\ex0/reg2_i_neg0 [15]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[15]),
        .O(\ex_reg1_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__2_i_2
       (.I0(\ex_reg1_reg[30]_0 [14]),
        .I1(\ex0/reg2_i_neg0 [14]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[14]),
        .O(\ex_reg1_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__2_i_3
       (.I0(\ex_reg1_reg[30]_0 [13]),
        .I1(\ex0/reg2_i_neg0 [13]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[13]),
        .O(\ex_reg1_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__2_i_4
       (.I0(\ex_reg1_reg[30]_0 [12]),
        .I1(\ex0/reg2_i_neg0 [12]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[12]),
        .O(\ex_reg1_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__3_i_1
       (.I0(\ex_reg1_reg[30]_0 [19]),
        .I1(\ex0/reg2_i_neg0 [19]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[19]),
        .O(\ex_reg1_reg[19]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__3_i_2
       (.I0(\ex_reg1_reg[30]_0 [18]),
        .I1(\ex0/reg2_i_neg0 [18]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[18]),
        .O(\ex_reg1_reg[19]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__3_i_3
       (.I0(\ex_reg1_reg[30]_0 [17]),
        .I1(\ex0/reg2_i_neg0 [17]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[17]),
        .O(\ex_reg1_reg[19]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__3_i_4
       (.I0(\ex_reg1_reg[30]_0 [16]),
        .I1(\ex0/reg2_i_neg0 [16]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[16]),
        .O(\ex_reg1_reg[19]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__4_i_1
       (.I0(\ex_reg1_reg[30]_0 [23]),
        .I1(\ex0/reg2_i_neg0 [23]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[23]),
        .O(\ex_reg1_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__4_i_2
       (.I0(\ex_reg1_reg[30]_0 [22]),
        .I1(\ex0/reg2_i_neg0 [22]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[22]),
        .O(\ex_reg1_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__4_i_3
       (.I0(\ex_reg1_reg[30]_0 [21]),
        .I1(\ex0/reg2_i_neg0 [21]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[21]),
        .O(\ex_reg1_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__4_i_4
       (.I0(\ex_reg1_reg[30]_0 [20]),
        .I1(\ex0/reg2_i_neg0 [20]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[20]),
        .O(\ex_reg1_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__5_i_1
       (.I0(\ex_reg1_reg[30]_0 [27]),
        .I1(\ex0/reg2_i_neg0 [27]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[27]),
        .O(\ex_reg1_reg[27]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__5_i_2
       (.I0(\ex_reg1_reg[30]_0 [26]),
        .I1(\ex0/reg2_i_neg0 [26]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[26]),
        .O(\ex_reg1_reg[27]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__5_i_3
       (.I0(\ex_reg1_reg[30]_0 [25]),
        .I1(\ex0/reg2_i_neg0 [25]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[25]),
        .O(\ex_reg1_reg[27]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__5_i_4
       (.I0(\ex_reg1_reg[30]_0 [24]),
        .I1(\ex0/reg2_i_neg0 [24]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[24]),
        .O(\ex_reg1_reg[27]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__6_i_1
       (.I0(ex_reg1_i),
        .I1(\ex0/reg2_i_neg0 [31]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[31]),
        .O(\ex_reg1_reg[31]_2 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__6_i_2
       (.I0(\ex_reg1_reg[30]_0 [30]),
        .I1(\ex0/reg2_i_neg0 [30]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[30]),
        .O(\ex_reg1_reg[31]_2 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__6_i_3
       (.I0(\ex_reg1_reg[30]_0 [29]),
        .I1(\ex0/reg2_i_neg0 [29]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[29]),
        .O(\ex_reg1_reg[31]_2 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry__6_i_4
       (.I0(\ex_reg1_reg[30]_0 [28]),
        .I1(\ex0/reg2_i_neg0 [28]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[28]),
        .O(\ex_reg1_reg[31]_2 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry_i_1
       (.I0(\ex_reg1_reg[30]_0 [3]),
        .I1(\ex0/reg2_i_neg0 [3]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[3]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry_i_2
       (.I0(\ex_reg1_reg[30]_0 [2]),
        .I1(\ex0/reg2_i_neg0 [2]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    sum_res_carry_i_3
       (.I0(\ex_reg1_reg[30]_0 [1]),
        .I1(\ex0/reg2_i_neg0 [1]),
        .I2(sum_res_carry_i_5_n_2),
        .I3(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    sum_res_carry_i_4
       (.I0(\ex_reg1_reg[30]_0 [0]),
        .I1(Q[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hDF)) 
    sum_res_carry_i_5
       (.I0(\ex_aluop_reg[7]_0 [1]),
        .I1(\ex_aluop_reg[7]_0 [0]),
        .I2(\mem_wdata[0]_i_12_n_2 ),
        .O(sum_res_carry_i_5_n_2));
endmodule

module if_id
   (Q,
    \id_inst_reg[28]_0 ,
    \id_inst_reg[29]_0 ,
    \id_inst_reg[15]_0 ,
    \id_inst_reg[26]_0 ,
    \id_inst_reg[15]_1 ,
    ex_wreg_reg,
    sel,
    SR,
    n_1_36_BUFG_inst_n_2,
    \id_inst_reg[30]_0 ,
    reg2_addr,
    n_0_172_BUFG_inst_n_1,
    \ex_wd_reg[1] ,
    \id_inst_reg[27]_0 ,
    \wb_wdata_reg[0] ,
    \wb_wdata_reg[1] ,
    \wb_wdata_reg[2] ,
    \wb_wdata_reg[3] ,
    \wb_wdata_reg[4] ,
    \wb_wdata_reg[5] ,
    \wb_wdata_reg[6] ,
    \wb_wdata_reg[7] ,
    \wb_wdata_reg[8] ,
    \id_inst_reg[9]_0 ,
    \wb_wdata_reg[10] ,
    \id_inst_reg[11]_0 ,
    \wb_wdata_reg[12] ,
    \id_inst_reg[13]_0 ,
    \wb_wdata_reg[14] ,
    \wb_wdata_reg[15] ,
    \wb_wdata_reg[16] ,
    \wb_wdata_reg[17] ,
    \wb_wdata_reg[18] ,
    \wb_wdata_reg[19] ,
    \wb_wdata_reg[20] ,
    \wb_wdata_reg[21] ,
    \wb_wdata_reg[22] ,
    \wb_wdata_reg[23] ,
    \wb_wdata_reg[24] ,
    \wb_wdata_reg[25] ,
    \wb_wdata_reg[26] ,
    \wb_wdata_reg[27] ,
    \wb_wdata_reg[28] ,
    \wb_wdata_reg[29] ,
    \wb_wdata_reg[30] ,
    \wb_wdata_reg[31] ,
    \wb_wdata_reg[4]_0 ,
    \wb_wdata_reg[3]_0 ,
    \wb_wdata_reg[2]_0 ,
    \wb_wdata_reg[1]_0 ,
    \wb_wdata_reg[0]_0 ,
    \wb_wdata_reg[5]_0 ,
    \wb_wdata_reg[6]_0 ,
    \wb_wdata_reg[7]_0 ,
    \wb_wdata_reg[8]_0 ,
    \wb_wdata_reg[9] ,
    \wb_wdata_reg[10]_0 ,
    \wb_wdata_reg[11] ,
    \wb_wdata_reg[12]_0 ,
    \wb_wdata_reg[13] ,
    \wb_wdata_reg[14]_0 ,
    \wb_wdata_reg[15]_0 ,
    \wb_wdata_reg[16]_0 ,
    \wb_wdata_reg[17]_0 ,
    \wb_wdata_reg[18]_0 ,
    \wb_wdata_reg[19]_0 ,
    \wb_wdata_reg[20]_0 ,
    \wb_wdata_reg[21]_0 ,
    \wb_wdata_reg[22]_0 ,
    \wb_wdata_reg[23]_0 ,
    \wb_wdata_reg[24]_0 ,
    \wb_wdata_reg[25]_0 ,
    \wb_wdata_reg[26]_0 ,
    \wb_wdata_reg[27]_0 ,
    \wb_wdata_reg[28]_0 ,
    \wb_wdata_reg[29]_0 ,
    \wb_wdata_reg[30]_0 ,
    \wb_wdata_reg[31]_0 ,
    ex_wreg_reg_0,
    \id_inst_reg[28]_1 ,
    \ex_wd_reg[4] ,
    \id_inst_reg[28]_2 ,
    \id_pc_reg[31]_0 ,
    \id_pc_reg[31]_1 ,
    \id_inst_reg[28]_3 ,
    \id_pc_reg[0]_0 ,
    \id_inst_reg[26]_1 ,
    ADDRA,
    \id_inst_reg[28]_4 ,
    S,
    DI,
    \id_pc_reg[3]_0 ,
    \pc_reg[2] ,
    \pc_reg[8] ,
    \pc_reg[12] ,
    \pc_reg[16] ,
    \pc_reg[20] ,
    \pc_reg[24] ,
    \pc_reg[28] ,
    \pc_reg[31] ,
    wb_wreg_i,
    \id_pc_reg[0]_1 ,
    wb_wd_i,
    D,
    \pc_reg[4] ,
    \pc_reg[0] ,
    \pc[29]_i_2_0 ,
    ex_wreg_i,
    n_0_172_BUFG_inst_i_1_0,
    \ex_link_addr_reg[0] ,
    inst_sel1,
    \id_inst_reg[0]_0 ,
    wb_wdata_i,
    rdata20,
    rdata10,
    \reg1_o_reg[31]_i_1 ,
    \ex_link_addr_reg[31] ,
    \pc_reg[28]_0 ,
    \pc_reg[28]_1 ,
    \id_pc_reg[31]_2 ,
    \pc_reg[24]_0 ,
    \pc_reg[20]_0 ,
    \pc_reg[16]_0 ,
    \pc_reg[12]_0 ,
    \pc_reg[12]_1 ,
    \pc_reg[31]_0 ,
    O,
    \pc[0]_i_5_0 ,
    \pc_reg[4]_0 ,
    \pc_reg[8]_0 ,
    \pc_reg[8]_1 ,
    \pc_reg[8]_2 ,
    \pc_reg[8]_3 ,
    \pc_reg[12]_2 ,
    \pc_reg[12]_3 ,
    \pc_reg[16]_1 ,
    \pc_reg[16]_2 ,
    \pc_reg[16]_3 ,
    \pc_reg[20]_1 ,
    \pc_reg[20]_2 ,
    \pc_reg[20]_3 ,
    \pc_reg[24]_1 ,
    \pc_reg[24]_2 ,
    \pc_reg[24]_3 ,
    \pc_reg[28]_2 ,
    \pc_reg[28]_3 ,
    \pc_reg[28]_4 ,
    \pc_reg[31]_1 ,
    \pc_reg[31]_2 ,
    \pc_reg[0]_0 ,
    CO,
    \pc[29]_i_9 ,
    \pc[25]_i_3_0 ,
    \pc[21]_i_2_0 ,
    \pc[13]_i_2_0 ,
    \pc[9]_i_2_0 ,
    \pc[5]_i_2_0 ,
    \pc[29]_i_2_1 ,
    \pc[17]_i_2_0 ,
    clk_50M,
    \id_inst_reg[31]_0 );
  output [27:0]Q;
  output \id_inst_reg[28]_0 ;
  output \id_inst_reg[29]_0 ;
  output [1:0]\id_inst_reg[15]_0 ;
  output [7:0]\id_inst_reg[26]_0 ;
  output [4:0]\id_inst_reg[15]_1 ;
  output ex_wreg_reg;
  output sel;
  output [0:0]SR;
  output n_1_36_BUFG_inst_n_2;
  output \id_inst_reg[30]_0 ;
  output [4:0]reg2_addr;
  output n_0_172_BUFG_inst_n_1;
  output \ex_wd_reg[1] ;
  output \id_inst_reg[27]_0 ;
  output \wb_wdata_reg[0] ;
  output \wb_wdata_reg[1] ;
  output \wb_wdata_reg[2] ;
  output \wb_wdata_reg[3] ;
  output \wb_wdata_reg[4] ;
  output \wb_wdata_reg[5] ;
  output \wb_wdata_reg[6] ;
  output \wb_wdata_reg[7] ;
  output \wb_wdata_reg[8] ;
  output \id_inst_reg[9]_0 ;
  output \wb_wdata_reg[10] ;
  output \id_inst_reg[11]_0 ;
  output \wb_wdata_reg[12] ;
  output \id_inst_reg[13]_0 ;
  output \wb_wdata_reg[14] ;
  output \wb_wdata_reg[15] ;
  output \wb_wdata_reg[16] ;
  output \wb_wdata_reg[17] ;
  output \wb_wdata_reg[18] ;
  output \wb_wdata_reg[19] ;
  output \wb_wdata_reg[20] ;
  output \wb_wdata_reg[21] ;
  output \wb_wdata_reg[22] ;
  output \wb_wdata_reg[23] ;
  output \wb_wdata_reg[24] ;
  output \wb_wdata_reg[25] ;
  output \wb_wdata_reg[26] ;
  output \wb_wdata_reg[27] ;
  output \wb_wdata_reg[28] ;
  output \wb_wdata_reg[29] ;
  output \wb_wdata_reg[30] ;
  output \wb_wdata_reg[31] ;
  output \wb_wdata_reg[4]_0 ;
  output \wb_wdata_reg[3]_0 ;
  output \wb_wdata_reg[2]_0 ;
  output \wb_wdata_reg[1]_0 ;
  output \wb_wdata_reg[0]_0 ;
  output \wb_wdata_reg[5]_0 ;
  output \wb_wdata_reg[6]_0 ;
  output \wb_wdata_reg[7]_0 ;
  output \wb_wdata_reg[8]_0 ;
  output \wb_wdata_reg[9] ;
  output \wb_wdata_reg[10]_0 ;
  output \wb_wdata_reg[11] ;
  output \wb_wdata_reg[12]_0 ;
  output \wb_wdata_reg[13] ;
  output \wb_wdata_reg[14]_0 ;
  output \wb_wdata_reg[15]_0 ;
  output \wb_wdata_reg[16]_0 ;
  output \wb_wdata_reg[17]_0 ;
  output \wb_wdata_reg[18]_0 ;
  output \wb_wdata_reg[19]_0 ;
  output \wb_wdata_reg[20]_0 ;
  output \wb_wdata_reg[21]_0 ;
  output \wb_wdata_reg[22]_0 ;
  output \wb_wdata_reg[23]_0 ;
  output \wb_wdata_reg[24]_0 ;
  output \wb_wdata_reg[25]_0 ;
  output \wb_wdata_reg[26]_0 ;
  output \wb_wdata_reg[27]_0 ;
  output \wb_wdata_reg[28]_0 ;
  output \wb_wdata_reg[29]_0 ;
  output \wb_wdata_reg[30]_0 ;
  output \wb_wdata_reg[31]_0 ;
  output ex_wreg_reg_0;
  output \id_inst_reg[28]_1 ;
  output \ex_wd_reg[4] ;
  output [2:0]\id_inst_reg[28]_2 ;
  output [3:0]\id_pc_reg[31]_0 ;
  output [30:0]\id_pc_reg[31]_1 ;
  output \id_inst_reg[28]_3 ;
  output \id_pc_reg[0]_0 ;
  output \id_inst_reg[26]_1 ;
  output [4:0]ADDRA;
  output \id_inst_reg[28]_4 ;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]\id_pc_reg[3]_0 ;
  output [3:0]\pc_reg[2] ;
  output [3:0]\pc_reg[8] ;
  output [3:0]\pc_reg[12] ;
  output [3:0]\pc_reg[16] ;
  output [3:0]\pc_reg[20] ;
  output [3:0]\pc_reg[24] ;
  output [3:0]\pc_reg[28] ;
  output [2:0]\pc_reg[31] ;
  input wb_wreg_i;
  input \id_pc_reg[0]_1 ;
  input [4:0]wb_wd_i;
  input [19:0]D;
  input \pc_reg[4] ;
  input \pc_reg[0] ;
  input [4:0]\pc[29]_i_2_0 ;
  input ex_wreg_i;
  input [4:0]n_0_172_BUFG_inst_i_1_0;
  input \ex_link_addr_reg[0] ;
  input inst_sel1;
  input [0:0]\id_inst_reg[0]_0 ;
  input [31:0]wb_wdata_i;
  input [31:0]rdata20;
  input [31:0]rdata10;
  input \reg1_o_reg[31]_i_1 ;
  input [1:0]\ex_link_addr_reg[31] ;
  input \pc_reg[28]_0 ;
  input \pc_reg[28]_1 ;
  input [11:0]\id_pc_reg[31]_2 ;
  input \pc_reg[24]_0 ;
  input \pc_reg[20]_0 ;
  input \pc_reg[16]_0 ;
  input \pc_reg[12]_0 ;
  input \pc_reg[12]_1 ;
  input \pc_reg[31]_0 ;
  input [3:0]O;
  input [3:0]\pc[0]_i_5_0 ;
  input \pc_reg[4]_0 ;
  input \pc_reg[8]_0 ;
  input \pc_reg[8]_1 ;
  input \pc_reg[8]_2 ;
  input \pc_reg[8]_3 ;
  input \pc_reg[12]_2 ;
  input \pc_reg[12]_3 ;
  input \pc_reg[16]_1 ;
  input \pc_reg[16]_2 ;
  input \pc_reg[16]_3 ;
  input \pc_reg[20]_1 ;
  input \pc_reg[20]_2 ;
  input \pc_reg[20]_3 ;
  input \pc_reg[24]_1 ;
  input \pc_reg[24]_2 ;
  input \pc_reg[24]_3 ;
  input \pc_reg[28]_2 ;
  input \pc_reg[28]_3 ;
  input \pc_reg[28]_4 ;
  input \pc_reg[31]_1 ;
  input \pc_reg[31]_2 ;
  input \pc_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]\pc[29]_i_9 ;
  input [2:0]\pc[25]_i_3_0 ;
  input [3:0]\pc[21]_i_2_0 ;
  input [3:0]\pc[13]_i_2_0 ;
  input [3:0]\pc[9]_i_2_0 ;
  input [3:0]\pc[5]_i_2_0 ;
  input [2:0]\pc[29]_i_2_1 ;
  input [3:0]\pc[17]_i_2_0 ;
  input clk_50M;
  input [31:0]\id_inst_reg[31]_0 ;

  wire [4:0]ADDRA;
  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [27:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire clk_50M;
  wire \ex_aluop[0]_i_2_n_2 ;
  wire \ex_aluop[0]_i_3_n_2 ;
  wire \ex_aluop[0]_i_4_n_2 ;
  wire \ex_aluop[1]_i_2_n_2 ;
  wire \ex_aluop[1]_i_3_n_2 ;
  wire \ex_aluop[1]_i_4_n_2 ;
  wire \ex_aluop[1]_i_5_n_2 ;
  wire \ex_aluop[2]_i_2_n_2 ;
  wire \ex_aluop[2]_i_3_n_2 ;
  wire \ex_aluop[2]_i_4_n_2 ;
  wire \ex_aluop[3]_i_2_n_2 ;
  wire \ex_aluop[3]_i_3_n_2 ;
  wire \ex_aluop[4]_i_2_n_2 ;
  wire \ex_aluop[5]_i_2_n_2 ;
  wire \ex_aluop[5]_i_3_n_2 ;
  wire \ex_aluop[5]_i_4_n_2 ;
  wire \ex_aluop[5]_i_5_n_2 ;
  wire \ex_aluop[6]_i_2_n_2 ;
  wire \ex_aluop[7]_i_3_n_2 ;
  wire \ex_aluop[7]_i_4_n_2 ;
  wire \ex_alusel[0]_i_2_n_2 ;
  wire \ex_alusel[0]_i_3_n_2 ;
  wire \ex_alusel[0]_i_4_n_2 ;
  wire \ex_alusel[0]_i_5_n_2 ;
  wire \ex_alusel[0]_i_6_n_2 ;
  wire \ex_alusel[0]_i_7_n_2 ;
  wire \ex_alusel[1]_i_2_n_2 ;
  wire \ex_alusel[1]_i_3_n_2 ;
  wire \ex_alusel[1]_i_4_n_2 ;
  wire \ex_alusel[1]_i_5_n_2 ;
  wire \ex_alusel[1]_i_6_n_2 ;
  wire \ex_alusel[2]_i_2_n_2 ;
  wire \ex_alusel[2]_i_3_n_2 ;
  wire \ex_link_addr[31]_i_3_n_2 ;
  wire \ex_link_addr_reg[0] ;
  wire [1:0]\ex_link_addr_reg[31] ;
  wire \ex_wd[0]_i_2_n_2 ;
  wire \ex_wd[1]_i_2_n_2 ;
  wire \ex_wd[2]_i_2_n_2 ;
  wire \ex_wd[3]_i_2_n_2 ;
  wire \ex_wd[4]_i_2_n_2 ;
  wire \ex_wd[4]_i_3_n_2 ;
  wire \ex_wd_reg[1] ;
  wire \ex_wd_reg[4] ;
  wire ex_wreg_i;
  wire ex_wreg_i_3_n_2;
  wire ex_wreg_i_4_n_2;
  wire ex_wreg_reg;
  wire ex_wreg_reg_0;
  wire [31:26]id_inst_i;
  wire [0:0]\id_inst_reg[0]_0 ;
  wire \id_inst_reg[11]_0 ;
  wire \id_inst_reg[13]_0 ;
  wire [1:0]\id_inst_reg[15]_0 ;
  wire [4:0]\id_inst_reg[15]_1 ;
  wire [7:0]\id_inst_reg[26]_0 ;
  wire \id_inst_reg[26]_1 ;
  wire \id_inst_reg[27]_0 ;
  wire \id_inst_reg[28]_0 ;
  wire \id_inst_reg[28]_1 ;
  wire [2:0]\id_inst_reg[28]_2 ;
  wire \id_inst_reg[28]_3 ;
  wire \id_inst_reg[28]_4 ;
  wire \id_inst_reg[29]_0 ;
  wire \id_inst_reg[30]_0 ;
  wire [31:0]\id_inst_reg[31]_0 ;
  wire \id_inst_reg[9]_0 ;
  wire \id_pc[31]_i_10_n_2 ;
  wire \id_pc[31]_i_6_n_2 ;
  wire \id_pc[31]_i_7_n_2 ;
  wire \id_pc[31]_i_8_n_2 ;
  wire \id_pc[31]_i_9_n_2 ;
  wire [0:0]id_pc_i;
  wire \id_pc_reg[0]_0 ;
  wire \id_pc_reg[0]_1 ;
  wire [3:0]\id_pc_reg[31]_0 ;
  wire [30:0]\id_pc_reg[31]_1 ;
  wire [11:0]\id_pc_reg[31]_2 ;
  wire [0:0]\id_pc_reg[3]_0 ;
  wire id_wreg_o;
  wire inst_sel1;
  wire n_0_172_BUFG_inst_i_10_n_2;
  wire [4:0]n_0_172_BUFG_inst_i_1_0;
  wire n_0_172_BUFG_inst_i_2_n_2;
  wire n_0_172_BUFG_inst_i_3_n_2;
  wire n_0_172_BUFG_inst_i_4_n_2;
  wire n_0_172_BUFG_inst_i_5_n_2;
  wire n_0_172_BUFG_inst_i_6_n_2;
  wire n_0_172_BUFG_inst_i_7_n_2;
  wire n_0_172_BUFG_inst_i_8_n_2;
  wire n_0_172_BUFG_inst_i_9_n_2;
  wire n_0_172_BUFG_inst_n_1;
  wire n_1_36_BUFG_inst_i_2_n_2;
  wire n_1_36_BUFG_inst_i_3_n_2;
  wire n_1_36_BUFG_inst_n_2;
  wire \pc[0]_i_12_n_2 ;
  wire \pc[0]_i_18_n_2 ;
  wire \pc[0]_i_2_n_2 ;
  wire \pc[0]_i_3_n_2 ;
  wire \pc[0]_i_4_n_2 ;
  wire [3:0]\pc[0]_i_5_0 ;
  wire \pc[0]_i_8_n_2 ;
  wire \pc[13]_i_11_n_2 ;
  wire \pc[13]_i_13_n_2 ;
  wire [3:0]\pc[13]_i_2_0 ;
  wire \pc[13]_i_2_n_2 ;
  wire \pc[13]_i_3_n_2 ;
  wire \pc[13]_i_4_n_2 ;
  wire \pc[13]_i_5_n_2 ;
  wire \pc[13]_i_7_n_2 ;
  wire \pc[13]_i_9_n_2 ;
  wire \pc[17]_i_11_n_2 ;
  wire \pc[17]_i_13_n_2 ;
  wire [3:0]\pc[17]_i_2_0 ;
  wire \pc[17]_i_2_n_2 ;
  wire \pc[17]_i_3_n_2 ;
  wire \pc[17]_i_4_n_2 ;
  wire \pc[17]_i_5_n_2 ;
  wire \pc[17]_i_7_n_2 ;
  wire \pc[17]_i_9_n_2 ;
  wire \pc[1]_i_10_n_2 ;
  wire \pc[1]_i_11_n_2 ;
  wire \pc[1]_i_13_n_2 ;
  wire \pc[1]_i_2_n_2 ;
  wire \pc[1]_i_3_n_2 ;
  wire \pc[1]_i_4_n_2 ;
  wire \pc[1]_i_5_n_2 ;
  wire \pc[1]_i_6_n_2 ;
  wire \pc[1]_i_8_n_2 ;
  wire \pc[1]_i_9_n_2 ;
  wire \pc[21]_i_11_n_2 ;
  wire \pc[21]_i_13_n_2 ;
  wire [3:0]\pc[21]_i_2_0 ;
  wire \pc[21]_i_2_n_2 ;
  wire \pc[21]_i_3_n_2 ;
  wire \pc[21]_i_4_n_2 ;
  wire \pc[21]_i_5_n_2 ;
  wire \pc[21]_i_7_n_2 ;
  wire \pc[21]_i_9_n_2 ;
  wire \pc[25]_i_11_n_2 ;
  wire \pc[25]_i_13_n_2 ;
  wire \pc[25]_i_2_n_2 ;
  wire [2:0]\pc[25]_i_3_0 ;
  wire \pc[25]_i_3_n_2 ;
  wire \pc[25]_i_4_n_2 ;
  wire \pc[25]_i_5_n_2 ;
  wire \pc[25]_i_9_n_2 ;
  wire \pc[29]_i_10_n_2 ;
  wire [4:0]\pc[29]_i_2_0 ;
  wire [2:0]\pc[29]_i_2_1 ;
  wire \pc[29]_i_2_n_2 ;
  wire \pc[29]_i_3_n_2 ;
  wire \pc[29]_i_4_n_2 ;
  wire \pc[29]_i_6_n_2 ;
  wire \pc[29]_i_8_n_2 ;
  wire [0:0]\pc[29]_i_9 ;
  wire \pc[5]_i_11_n_2 ;
  wire \pc[5]_i_13_n_2 ;
  wire [3:0]\pc[5]_i_2_0 ;
  wire \pc[5]_i_2_n_2 ;
  wire \pc[5]_i_3_n_2 ;
  wire \pc[5]_i_4_n_2 ;
  wire \pc[5]_i_5_n_2 ;
  wire \pc[5]_i_7_n_2 ;
  wire \pc[5]_i_9_n_2 ;
  wire \pc[9]_i_11_n_2 ;
  wire \pc[9]_i_13_n_2 ;
  wire [3:0]\pc[9]_i_2_0 ;
  wire \pc[9]_i_2_n_2 ;
  wire \pc[9]_i_3_n_2 ;
  wire \pc[9]_i_4_n_2 ;
  wire \pc[9]_i_5_n_2 ;
  wire \pc[9]_i_7_n_2 ;
  wire \pc[9]_i_9_n_2 ;
  wire \pc_reg[0] ;
  wire \pc_reg[0]_0 ;
  wire [3:0]\pc_reg[12] ;
  wire \pc_reg[12]_0 ;
  wire \pc_reg[12]_1 ;
  wire \pc_reg[12]_2 ;
  wire \pc_reg[12]_3 ;
  wire \pc_reg[13]_i_1_n_2 ;
  wire [3:0]\pc_reg[16] ;
  wire \pc_reg[16]_0 ;
  wire \pc_reg[16]_1 ;
  wire \pc_reg[16]_2 ;
  wire \pc_reg[16]_3 ;
  wire \pc_reg[17]_i_1_n_2 ;
  wire \pc_reg[1]_i_1_n_2 ;
  wire [3:0]\pc_reg[20] ;
  wire \pc_reg[20]_0 ;
  wire \pc_reg[20]_1 ;
  wire \pc_reg[20]_2 ;
  wire \pc_reg[20]_3 ;
  wire \pc_reg[21]_i_1_n_2 ;
  wire [3:0]\pc_reg[24] ;
  wire \pc_reg[24]_0 ;
  wire \pc_reg[24]_1 ;
  wire \pc_reg[24]_2 ;
  wire \pc_reg[24]_3 ;
  wire \pc_reg[25]_i_1_n_2 ;
  wire [3:0]\pc_reg[28] ;
  wire \pc_reg[28]_0 ;
  wire \pc_reg[28]_1 ;
  wire \pc_reg[28]_2 ;
  wire \pc_reg[28]_3 ;
  wire \pc_reg[28]_4 ;
  wire [3:0]\pc_reg[2] ;
  wire [2:0]\pc_reg[31] ;
  wire \pc_reg[31]_0 ;
  wire \pc_reg[31]_1 ;
  wire \pc_reg[31]_2 ;
  wire \pc_reg[4] ;
  wire \pc_reg[4]_0 ;
  wire \pc_reg[5]_i_1_n_2 ;
  wire [3:0]\pc_reg[8] ;
  wire \pc_reg[8]_0 ;
  wire \pc_reg[8]_1 ;
  wire \pc_reg[8]_2 ;
  wire \pc_reg[8]_3 ;
  wire \pc_reg[9]_i_1_n_2 ;
  wire [31:0]rdata10;
  wire [31:0]rdata20;
  wire \reg1_o_reg[0]_i_3_n_2 ;
  wire \reg1_o_reg[1]_i_3_n_2 ;
  wire \reg1_o_reg[2]_i_3_n_2 ;
  wire \reg1_o_reg[31]_i_1 ;
  wire \reg1_o_reg[31]_i_10_n_2 ;
  wire \reg1_o_reg[31]_i_11_n_2 ;
  wire \reg1_o_reg[31]_i_12_n_2 ;
  wire \reg1_o_reg[31]_i_13_n_2 ;
  wire \reg1_o_reg[31]_i_14_n_2 ;
  wire \reg1_o_reg[31]_i_15_n_2 ;
  wire \reg1_o_reg[31]_i_16_n_2 ;
  wire \reg1_o_reg[31]_i_17_n_2 ;
  wire \reg1_o_reg[31]_i_18_n_2 ;
  wire \reg1_o_reg[31]_i_19_n_2 ;
  wire \reg1_o_reg[3]_i_3_n_2 ;
  wire \reg1_o_reg[4]_i_3_n_2 ;
  wire \reg1_o_reg[4]_i_4_n_2 ;
  wire \reg1_o_reg[4]_i_5_n_2 ;
  wire \reg1_o_reg[4]_i_6_n_2 ;
  wire \reg1_o_reg[4]_i_7_n_2 ;
  wire \reg1_o_reg[4]_i_8_n_2 ;
  wire [4:0]reg2_addr;
  wire \reg2_o_reg[15]_i_3_n_2 ;
  wire \reg2_o_reg[16]_i_3_n_2 ;
  wire \reg2_o_reg[17]_i_3_n_2 ;
  wire \reg2_o_reg[18]_i_3_n_2 ;
  wire \reg2_o_reg[19]_i_3_n_2 ;
  wire \reg2_o_reg[20]_i_3_n_2 ;
  wire \reg2_o_reg[21]_i_3_n_2 ;
  wire \reg2_o_reg[22]_i_6_n_2 ;
  wire \reg2_o_reg[23]_i_3_n_2 ;
  wire \reg2_o_reg[24]_i_3_n_2 ;
  wire \reg2_o_reg[25]_i_3_n_2 ;
  wire \reg2_o_reg[26]_i_3_n_2 ;
  wire \reg2_o_reg[27]_i_3_n_2 ;
  wire \reg2_o_reg[28]_i_3_n_2 ;
  wire \reg2_o_reg[29]_i_3_n_2 ;
  wire \reg2_o_reg[30]_i_3_n_2 ;
  wire \reg2_o_reg[30]_i_4_n_2 ;
  wire \reg2_o_reg[30]_i_5_n_2 ;
  wire \reg2_o_reg[31]_i_10_n_2 ;
  wire \reg2_o_reg[31]_i_11_n_2 ;
  wire \reg2_o_reg[31]_i_12_n_2 ;
  wire \reg2_o_reg[31]_i_13_n_2 ;
  wire \reg2_o_reg[31]_i_14_n_2 ;
  wire \reg2_o_reg[31]_i_15_n_2 ;
  wire \reg2_o_reg[31]_i_16_n_2 ;
  wire \reg2_o_reg[31]_i_17_n_2 ;
  wire \reg2_o_reg[31]_i_18_n_2 ;
  wire \reg2_o_reg[31]_i_19_n_2 ;
  wire \reg2_o_reg[4]_i_3_n_2 ;
  wire sel;
  wire [4:0]wb_wd_i;
  wire [31:0]wb_wdata_i;
  wire \wb_wdata_reg[0] ;
  wire \wb_wdata_reg[0]_0 ;
  wire \wb_wdata_reg[10] ;
  wire \wb_wdata_reg[10]_0 ;
  wire \wb_wdata_reg[11] ;
  wire \wb_wdata_reg[12] ;
  wire \wb_wdata_reg[12]_0 ;
  wire \wb_wdata_reg[13] ;
  wire \wb_wdata_reg[14] ;
  wire \wb_wdata_reg[14]_0 ;
  wire \wb_wdata_reg[15] ;
  wire \wb_wdata_reg[15]_0 ;
  wire \wb_wdata_reg[16] ;
  wire \wb_wdata_reg[16]_0 ;
  wire \wb_wdata_reg[17] ;
  wire \wb_wdata_reg[17]_0 ;
  wire \wb_wdata_reg[18] ;
  wire \wb_wdata_reg[18]_0 ;
  wire \wb_wdata_reg[19] ;
  wire \wb_wdata_reg[19]_0 ;
  wire \wb_wdata_reg[1] ;
  wire \wb_wdata_reg[1]_0 ;
  wire \wb_wdata_reg[20] ;
  wire \wb_wdata_reg[20]_0 ;
  wire \wb_wdata_reg[21] ;
  wire \wb_wdata_reg[21]_0 ;
  wire \wb_wdata_reg[22] ;
  wire \wb_wdata_reg[22]_0 ;
  wire \wb_wdata_reg[23] ;
  wire \wb_wdata_reg[23]_0 ;
  wire \wb_wdata_reg[24] ;
  wire \wb_wdata_reg[24]_0 ;
  wire \wb_wdata_reg[25] ;
  wire \wb_wdata_reg[25]_0 ;
  wire \wb_wdata_reg[26] ;
  wire \wb_wdata_reg[26]_0 ;
  wire \wb_wdata_reg[27] ;
  wire \wb_wdata_reg[27]_0 ;
  wire \wb_wdata_reg[28] ;
  wire \wb_wdata_reg[28]_0 ;
  wire \wb_wdata_reg[29] ;
  wire \wb_wdata_reg[29]_0 ;
  wire \wb_wdata_reg[2] ;
  wire \wb_wdata_reg[2]_0 ;
  wire \wb_wdata_reg[30] ;
  wire \wb_wdata_reg[30]_0 ;
  wire \wb_wdata_reg[31] ;
  wire \wb_wdata_reg[31]_0 ;
  wire \wb_wdata_reg[3] ;
  wire \wb_wdata_reg[3]_0 ;
  wire \wb_wdata_reg[4] ;
  wire \wb_wdata_reg[4]_0 ;
  wire \wb_wdata_reg[5] ;
  wire \wb_wdata_reg[5]_0 ;
  wire \wb_wdata_reg[6] ;
  wire \wb_wdata_reg[6]_0 ;
  wire \wb_wdata_reg[7] ;
  wire \wb_wdata_reg[7]_0 ;
  wire \wb_wdata_reg[8] ;
  wire \wb_wdata_reg[8]_0 ;
  wire \wb_wdata_reg[9] ;
  wire wb_wreg_i;
  wire [2:0]\NLW_pc_reg[13]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[17]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[1]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[21]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_pc_reg[29]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[5]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pc_reg[9]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    br_addr_o0_carry__3_i_1
       (.I0(Q[15]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__3_i_4
       (.I0(Q[15]),
        .I1(\pc[29]_i_2_0 [1]),
        .O(\id_inst_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    br_addr_o0_carry__3_i_5
       (.I0(Q[15]),
        .I1(\pc[29]_i_2_0 [0]),
        .O(\id_inst_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAAEAFF)) 
    \ex_aluop[0]_i_1 
       (.I0(\ex_aluop[0]_i_2_n_2 ),
        .I1(\ex_aluop[5]_i_3_n_2 ),
        .I2(id_inst_i[30]),
        .I3(\ex_aluop[0]_i_3_n_2 ),
        .I4(\ex_aluop[0]_i_4_n_2 ),
        .O(\id_inst_reg[26]_0 [0]));
  LUT6 #(
    .INIT(64'h0400500004000400)) 
    \ex_aluop[0]_i_2 
       (.I0(id_inst_i[30]),
        .I1(Q[27]),
        .I2(id_inst_i[31]),
        .I3(id_inst_i[26]),
        .I4(Q[26]),
        .I5(id_inst_i[27]),
        .O(\ex_aluop[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF9F)) 
    \ex_aluop[0]_i_3 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(id_inst_i[30]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\ex_aluop[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FE)) 
    \ex_aluop[0]_i_4 
       (.I0(Q[26]),
        .I1(id_inst_i[30]),
        .I2(id_inst_i[26]),
        .I3(Q[27]),
        .I4(id_inst_i[27]),
        .I5(id_inst_i[31]),
        .O(\ex_aluop[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hBBBA)) 
    \ex_aluop[1]_i_1 
       (.I0(\ex_aluop[1]_i_2_n_2 ),
        .I1(\ex_aluop[1]_i_3_n_2 ),
        .I2(\ex_aluop[1]_i_4_n_2 ),
        .I3(\ex_aluop[1]_i_5_n_2 ),
        .O(\id_inst_reg[26]_0 [1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ex_aluop[1]_i_2 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[31]),
        .I2(id_inst_i[27]),
        .I3(Q[26]),
        .I4(id_inst_i[30]),
        .O(\ex_aluop[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFE)) 
    \ex_aluop[1]_i_3 
       (.I0(id_inst_i[26]),
        .I1(Q[26]),
        .I2(id_inst_i[27]),
        .I3(Q[27]),
        .I4(id_inst_i[30]),
        .I5(id_inst_i[31]),
        .O(\ex_aluop[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000040004000400)) 
    \ex_aluop[1]_i_4 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\ex_aluop[1]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \ex_aluop[1]_i_5 
       (.I0(Q[27]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[1]),
        .O(\ex_aluop[1]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hE000E00E)) 
    \ex_aluop[2]_i_1 
       (.I0(\ex_aluop[2]_i_2_n_2 ),
        .I1(\ex_aluop[5]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(id_inst_i[26]),
        .O(\id_inst_reg[26]_0 [2]));
  LUT6 #(
    .INIT(64'h000008000800080C)) 
    \ex_aluop[2]_i_2 
       (.I0(Q[2]),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\ex_aluop[2]_i_4_n_2 ),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ex_aluop[2]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ex_aluop[2]_i_3 
       (.I0(id_inst_i[31]),
        .I1(id_inst_i[27]),
        .O(\ex_aluop[2]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ex_aluop[2]_i_4 
       (.I0(id_inst_i[30]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\ex_aluop[2]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0585000005850585)) 
    \ex_aluop[3]_i_1 
       (.I0(id_inst_i[26]),
        .I1(Q[27]),
        .I2(id_inst_i[27]),
        .I3(Q[26]),
        .I4(\ex_aluop[7]_i_3_n_2 ),
        .I5(\ex_aluop[3]_i_2_n_2 ),
        .O(\id_inst_reg[26]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFFFFFE)) 
    \ex_aluop[3]_i_2 
       (.I0(\ex_aluop[3]_i_3_n_2 ),
        .I1(Q[26]),
        .I2(\id_pc_reg[0]_1 ),
        .I3(id_inst_i[30]),
        .I4(Q[27]),
        .I5(id_inst_i[31]),
        .O(\ex_aluop[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFA)) 
    \ex_aluop[3]_i_3 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\ex_aluop[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ex_aluop[4]_i_1 
       (.I0(\ex_aluop[6]_i_2_n_2 ),
        .I1(id_inst_i[26]),
        .I2(\ex_aluop[4]_i_2_n_2 ),
        .I3(id_inst_i[31]),
        .I4(id_inst_i[30]),
        .O(\id_inst_reg[26]_0 [4]));
  LUT2 #(
    .INIT(4'hE)) 
    \ex_aluop[4]_i_2 
       (.I0(Q[26]),
        .I1(id_inst_i[27]),
        .O(\ex_aluop[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hBEFE8202)) 
    \ex_aluop[5]_i_1 
       (.I0(\ex_aluop[5]_i_2_n_2 ),
        .I1(Q[26]),
        .I2(id_inst_i[30]),
        .I3(\ex_aluop[5]_i_3_n_2 ),
        .I4(\ex_aluop[5]_i_4_n_2 ),
        .O(\id_inst_reg[26]_0 [5]));
  LUT6 #(
    .INIT(64'h0000C0C003003F32)) 
    \ex_aluop[5]_i_2 
       (.I0(\ex_aluop[5]_i_5_n_2 ),
        .I1(id_inst_i[26]),
        .I2(id_inst_i[31]),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(id_inst_i[27]),
        .O(\ex_aluop[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ex_aluop[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\ex_aluop[5]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ex_aluop[5]_i_4 
       (.I0(id_inst_i[30]),
        .I1(Q[27]),
        .I2(id_inst_i[31]),
        .O(\ex_aluop[5]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h00000000002B202B)) 
    \ex_aluop[5]_i_5 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\ex_aluop[5]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h1001100100010000)) 
    \ex_aluop[6]_i_1 
       (.I0(Q[26]),
        .I1(\ex_aluop[7]_i_4_n_2 ),
        .I2(id_inst_i[26]),
        .I3(id_inst_i[27]),
        .I4(\ex_aluop[6]_i_2_n_2 ),
        .I5(id_inst_i[31]),
        .O(\id_inst_reg[26]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ex_aluop[6]_i_2 
       (.I0(Q[27]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\ex_aluop[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBFBBB)) 
    \ex_aluop[7]_i_1 
       (.I0(\id_pc_reg[0]_1 ),
        .I1(n_0_172_BUFG_inst_n_1),
        .I2(\id_inst_reg[30]_0 ),
        .I3(\ex_wd_reg[1] ),
        .I4(\ex_link_addr_reg[0] ),
        .I5(inst_sel1),
        .O(SR));
  LUT6 #(
    .INIT(64'h1010909910109090)) 
    \ex_aluop[7]_i_2 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[27]),
        .I2(\ex_aluop[7]_i_3_n_2 ),
        .I3(\ex_aluop[7]_i_4_n_2 ),
        .I4(Q[26]),
        .I5(id_inst_i[31]),
        .O(\id_inst_reg[26]_0 [7]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ex_aluop[7]_i_3 
       (.I0(id_inst_i[30]),
        .I1(\ex_aluop[5]_i_3_n_2 ),
        .I2(id_inst_i[31]),
        .I3(Q[27]),
        .I4(\id_pc_reg[0]_1 ),
        .I5(Q[26]),
        .O(\ex_aluop[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ex_aluop[7]_i_4 
       (.I0(id_inst_i[30]),
        .I1(\id_pc_reg[0]_1 ),
        .O(\ex_aluop[7]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h000000FF00570057)) 
    \ex_alusel[0]_i_1 
       (.I0(\ex_alusel[0]_i_2_n_2 ),
        .I1(id_inst_i[26]),
        .I2(\ex_alusel[0]_i_3_n_2 ),
        .I3(\ex_alusel[0]_i_4_n_2 ),
        .I4(\ex_alusel[0]_i_5_n_2 ),
        .I5(Q[27]),
        .O(\id_inst_reg[28]_2 [0]));
  LUT4 #(
    .INIT(16'h0004)) 
    \ex_alusel[0]_i_2 
       (.I0(\ex_alusel[0]_i_6_n_2 ),
        .I1(\ex_alusel[0]_i_7_n_2 ),
        .I2(Q[26]),
        .I3(id_inst_i[27]),
        .O(\ex_alusel[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8FCFCF)) 
    \ex_alusel[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\ex_alusel[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ex_alusel[0]_i_4 
       (.I0(\id_pc_reg[0]_1 ),
        .I1(id_inst_i[31]),
        .I2(id_inst_i[30]),
        .O(\ex_alusel[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ex_alusel[0]_i_5 
       (.I0(id_inst_i[27]),
        .I1(Q[26]),
        .O(\ex_alusel[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ex_alusel[0]_i_6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(id_inst_i[26]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\ex_alusel[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ex_alusel[0]_i_7 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(id_inst_i[26]),
        .O(\ex_alusel[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h00000000880020AA)) 
    \ex_alusel[1]_i_1 
       (.I0(\ex_alusel[1]_i_2_n_2 ),
        .I1(id_inst_i[31]),
        .I2(Q[27]),
        .I3(id_inst_i[26]),
        .I4(id_inst_i[27]),
        .I5(\ex_alusel[1]_i_3_n_2 ),
        .O(\id_inst_reg[28]_2 [1]));
  LUT6 #(
    .INIT(64'h00FF20FF00FFFFFF)) 
    \ex_alusel[1]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(\ex_alusel[1]_i_4_n_2 ),
        .I3(\ex_alusel[1]_i_5_n_2 ),
        .I4(Q[4]),
        .I5(\ex_alusel[1]_i_6_n_2 ),
        .O(\ex_alusel[1]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ex_alusel[1]_i_3 
       (.I0(Q[26]),
        .I1(\id_pc_reg[0]_1 ),
        .I2(id_inst_i[30]),
        .O(\ex_alusel[1]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h47)) 
    \ex_alusel[1]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\ex_alusel[1]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ex_alusel[1]_i_5 
       (.I0(Q[27]),
        .I1(id_inst_i[31]),
        .O(\ex_alusel[1]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \ex_alusel[1]_i_6 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\ex_alusel[1]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hC0550055)) 
    \ex_alusel[2]_i_1 
       (.I0(\ex_alusel[2]_i_2_n_2 ),
        .I1(Q[26]),
        .I2(\ex_aluop[5]_i_3_n_2 ),
        .I3(id_inst_i[30]),
        .I4(\ex_alusel[2]_i_3_n_2 ),
        .O(\id_inst_reg[28]_2 [2]));
  LUT6 #(
    .INIT(64'hBEBEBEBEFFFFFF00)) 
    \ex_alusel[2]_i_2 
       (.I0(Q[26]),
        .I1(id_inst_i[26]),
        .I2(id_inst_i[27]),
        .I3(\ex_alusel[0]_i_2_n_2 ),
        .I4(Q[27]),
        .I5(id_inst_i[31]),
        .O(\ex_alusel[2]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \ex_alusel[2]_i_3 
       (.I0(id_inst_i[27]),
        .I1(id_inst_i[31]),
        .I2(Q[27]),
        .I3(id_inst_i[26]),
        .O(\ex_alusel[2]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[0]_i_1 
       (.I0(id_pc_i),
        .I1(\id_inst_reg[28]_3 ),
        .O(\id_pc_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[1]_i_1 
       (.I0(\id_pc_reg[31]_1 [0]),
        .I1(\id_inst_reg[28]_3 ),
        .O(\id_pc_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[30]_i_1 
       (.I0(\ex_link_addr_reg[31] [0]),
        .I1(\id_inst_reg[28]_3 ),
        .O(\id_pc_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_link_addr[31]_i_1 
       (.I0(\ex_link_addr_reg[31] [1]),
        .I1(\id_inst_reg[28]_3 ),
        .O(\id_pc_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCFFFFFFFFFFFDF)) 
    \ex_link_addr[31]_i_2 
       (.I0(\ex_link_addr[31]_i_3_n_2 ),
        .I1(Q[26]),
        .I2(\ex_alusel[1]_i_5_n_2 ),
        .I3(\ex_aluop[7]_i_4_n_2 ),
        .I4(id_inst_i[26]),
        .I5(id_inst_i[27]),
        .O(\id_inst_reg[28]_3 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \ex_link_addr[31]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ex_link_addr[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h2320EFEC)) 
    \ex_wd[0]_i_1 
       (.I0(Q[16]),
        .I1(\ex_wd[4]_i_2_n_2 ),
        .I2(\ex_aluop[5]_i_4_n_2 ),
        .I3(Q[11]),
        .I4(\ex_wd[0]_i_2_n_2 ),
        .O(\id_inst_reg[15]_1 [0]));
  LUT6 #(
    .INIT(64'h000FFF0F080F5D0F)) 
    \ex_wd[0]_i_2 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[31]),
        .I2(Q[16]),
        .I3(id_inst_i[27]),
        .I4(Q[11]),
        .I5(Q[27]),
        .O(\ex_wd[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h2320EFEC)) 
    \ex_wd[1]_i_1 
       (.I0(Q[17]),
        .I1(\ex_wd[4]_i_2_n_2 ),
        .I2(\ex_aluop[5]_i_4_n_2 ),
        .I3(Q[12]),
        .I4(\ex_wd[1]_i_2_n_2 ),
        .O(\id_inst_reg[15]_1 [1]));
  LUT6 #(
    .INIT(64'h0F0005000FFF8DFF)) 
    \ex_wd[1]_i_2 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[31]),
        .I2(Q[12]),
        .I3(id_inst_i[27]),
        .I4(Q[27]),
        .I5(Q[17]),
        .O(\ex_wd[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h2320EFEC)) 
    \ex_wd[2]_i_1 
       (.I0(Q[18]),
        .I1(\ex_wd[4]_i_2_n_2 ),
        .I2(\ex_aluop[5]_i_4_n_2 ),
        .I3(Q[13]),
        .I4(\ex_wd[2]_i_2_n_2 ),
        .O(\id_inst_reg[15]_1 [2]));
  LUT6 #(
    .INIT(64'h0F0005000FFF8DFF)) 
    \ex_wd[2]_i_2 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[31]),
        .I2(Q[13]),
        .I3(id_inst_i[27]),
        .I4(Q[27]),
        .I5(Q[18]),
        .O(\ex_wd[2]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h2320EFEC)) 
    \ex_wd[3]_i_1 
       (.I0(Q[19]),
        .I1(\ex_wd[4]_i_2_n_2 ),
        .I2(\ex_aluop[5]_i_4_n_2 ),
        .I3(Q[14]),
        .I4(\ex_wd[3]_i_2_n_2 ),
        .O(\id_inst_reg[15]_1 [3]));
  LUT6 #(
    .INIT(64'h0F0005000FFF8DFF)) 
    \ex_wd[3]_i_2 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[31]),
        .I2(Q[14]),
        .I3(id_inst_i[27]),
        .I4(Q[27]),
        .I5(Q[19]),
        .O(\ex_wd[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h3202FECE)) 
    \ex_wd[4]_i_1 
       (.I0(Q[15]),
        .I1(\ex_wd[4]_i_2_n_2 ),
        .I2(\ex_aluop[5]_i_4_n_2 ),
        .I3(Q[20]),
        .I4(\ex_wd[4]_i_3_n_2 ),
        .O(\id_inst_reg[15]_1 [4]));
  LUT6 #(
    .INIT(64'h0003000003030100)) 
    \ex_wd[4]_i_2 
       (.I0(id_inst_i[26]),
        .I1(Q[26]),
        .I2(id_inst_i[30]),
        .I3(id_inst_i[31]),
        .I4(id_inst_i[27]),
        .I5(Q[27]),
        .O(\ex_wd[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h000FFF0F080F5D0F)) 
    \ex_wd[4]_i_3 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[31]),
        .I2(Q[20]),
        .I3(id_inst_i[27]),
        .I4(Q[15]),
        .I5(Q[27]),
        .O(\ex_wd[4]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFE2)) 
    ex_wreg_i_1
       (.I0(ex_wreg_i),
        .I1(sel),
        .I2(id_wreg_o),
        .I3(SR),
        .O(ex_wreg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFAAEFA)) 
    ex_wreg_i_2
       (.I0(ex_wreg_i_3_n_2),
        .I1(id_inst_i[27]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(id_inst_i[31]),
        .I5(n_0_172_BUFG_inst_i_4_n_2),
        .O(id_wreg_o));
  LUT5 #(
    .INIT(32'h11114445)) 
    ex_wreg_i_3
       (.I0(Q[27]),
        .I1(id_inst_i[27]),
        .I2(id_inst_i[31]),
        .I3(ex_wreg_i_4_n_2),
        .I4(id_inst_i[26]),
        .O(ex_wreg_i_3_n_2));
  LUT6 #(
    .INIT(64'h0010010003333033)) 
    ex_wreg_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ex_wreg_i_4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2147" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[10] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2263" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[11] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2348" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[12] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2203" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[13] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2203" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[14] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[15] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2310" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[16] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[17] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[18] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[19] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[20] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[21] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[22] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2330" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[23] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[24] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2330" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[25] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[26] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [26]),
        .Q(id_inst_i[26]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[27] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [27]),
        .Q(id_inst_i[27]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2330" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[28] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [28]),
        .Q(Q[26]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2204" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[29] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [29]),
        .Q(Q[27]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2147" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[30] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [30]),
        .Q(id_inst_i[30]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[31] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [31]),
        .Q(id_inst_i[31]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2147" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2147" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2348" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[8] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_inst_reg[9] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_inst_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(\id_pc_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h8AAA0000)) 
    \id_pc[31]_i_1 
       (.I0(\id_inst_reg[0]_0 ),
        .I1(\ex_link_addr_reg[0] ),
        .I2(\ex_wd_reg[1] ),
        .I3(\id_inst_reg[30]_0 ),
        .I4(n_0_172_BUFG_inst_n_1),
        .O(sel));
  LUT6 #(
    .INIT(64'hF2FFF7F5FFFFF2F0)) 
    \id_pc[31]_i_10 
       (.I0(Q[26]),
        .I1(id_inst_i[30]),
        .I2(\id_pc_reg[0]_1 ),
        .I3(Q[27]),
        .I4(id_inst_i[27]),
        .I5(id_inst_i[26]),
        .O(\id_pc[31]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    \id_pc[31]_i_3 
       (.I0(n_0_172_BUFG_inst_i_1_0[1]),
        .I1(\id_pc_reg[0]_1 ),
        .I2(Q[17]),
        .I3(n_0_172_BUFG_inst_i_1_0[0]),
        .I4(Q[16]),
        .I5(\id_pc[31]_i_6_n_2 ),
        .O(\ex_wd_reg[1] ));
  (* \PinAttr:I5:HOLD_DETOUR  = "188" *) 
  LUT6 #(
    .INIT(64'h00000000FFFFFF45)) 
    \id_pc[31]_i_4 
       (.I0(id_inst_i[30]),
        .I1(\id_pc[31]_i_7_n_2 ),
        .I2(\id_pc[31]_i_8_n_2 ),
        .I3(Q[26]),
        .I4(id_inst_i[27]),
        .I5(\id_pc[31]_i_9_n_2 ),
        .O(\id_inst_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \id_pc[31]_i_6 
       (.I0(reg2_addr[2]),
        .I1(n_0_172_BUFG_inst_i_1_0[2]),
        .I2(n_0_172_BUFG_inst_i_1_0[4]),
        .I3(reg2_addr[4]),
        .I4(n_0_172_BUFG_inst_i_1_0[3]),
        .I5(reg2_addr[3]),
        .O(\id_pc[31]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAABAAAFAAAFAAAB)) 
    \id_pc[31]_i_7 
       (.I0(Q[27]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\id_pc[31]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \id_pc[31]_i_8 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\id_pc[31]_i_8_n_2 ));
  (* \PinAttr:I5:HOLD_DETOUR  = "188" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFF33F7CC)) 
    \id_pc[31]_i_9 
       (.I0(\ex_aluop[5]_i_3_n_2 ),
        .I1(Q[27]),
        .I2(id_inst_i[26]),
        .I3(id_inst_i[30]),
        .I4(id_inst_i[31]),
        .I5(\id_pc[31]_i_10_n_2 ),
        .O(\id_pc[31]_i_9_n_2 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2313" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [0]),
        .Q(id_pc_i),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2264" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[10] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[8]),
        .Q(\id_pc_reg[31]_1 [9]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2264" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[11] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[9]),
        .Q(\id_pc_reg[31]_1 [10]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2264" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[12] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[10]),
        .Q(\id_pc_reg[31]_1 [11]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2099" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[13] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[11]),
        .Q(\id_pc_reg[31]_1 [12]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2099" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[14] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[12]),
        .Q(\id_pc_reg[31]_1 [13]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2099" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[15] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[13]),
        .Q(\id_pc_reg[31]_1 [14]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2099" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[16] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[14]),
        .Q(\id_pc_reg[31]_1 [15]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2251" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[17] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[15]),
        .Q(\id_pc_reg[31]_1 [16]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2251" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[18] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[16]),
        .Q(\id_pc_reg[31]_1 [17]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[19] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[17]),
        .Q(\id_pc_reg[31]_1 [18]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2313" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [1]),
        .Q(\id_pc_reg[31]_1 [0]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[20] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[18]),
        .Q(\id_pc_reg[31]_1 [19]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[21] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[19]),
        .Q(\id_pc_reg[31]_1 [20]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[22] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [2]),
        .Q(\id_pc_reg[31]_1 [21]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[23] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [3]),
        .Q(\id_pc_reg[31]_1 [22]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[24] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [4]),
        .Q(\id_pc_reg[31]_1 [23]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[25] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [5]),
        .Q(\id_pc_reg[31]_1 [24]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[26] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [6]),
        .Q(\id_pc_reg[31]_1 [25]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[27] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [7]),
        .Q(\id_pc_reg[31]_1 [26]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[28] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [8]),
        .Q(\id_pc_reg[31]_1 [27]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[29] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [9]),
        .Q(\id_pc_reg[31]_1 [28]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2262" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[0]),
        .Q(\id_pc_reg[31]_1 [1]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[30] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [10]),
        .Q(\id_pc_reg[31]_1 [29]),
        .R(\id_pc_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[31] 
       (.C(clk_50M),
        .CE(sel),
        .D(\id_pc_reg[31]_2 [11]),
        .Q(\id_pc_reg[31]_1 [30]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2262" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[1]),
        .Q(\id_pc_reg[31]_1 [2]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2262" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[2]),
        .Q(\id_pc_reg[31]_1 [3]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2313" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[3]),
        .Q(\id_pc_reg[31]_1 [4]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2298" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[4]),
        .Q(\id_pc_reg[31]_1 [5]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2262" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[5]),
        .Q(\id_pc_reg[31]_1 [6]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2313" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[8] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[6]),
        .Q(\id_pc_reg[31]_1 [7]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:R:HOLD_DETOUR  = "2264" *) 
  FDRE #(
    .INIT(1'b0)) 
    \id_pc_reg[9] 
       (.C(clk_50M),
        .CE(sel),
        .D(D[7]),
        .Q(\id_pc_reg[31]_1 [8]),
        .R(\id_pc_reg[0]_1 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "365" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "128" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "252" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    n_0_172_BUFG_inst_i_1
       (.I0(n_0_172_BUFG_inst_i_2_n_2),
        .I1(n_0_172_BUFG_inst_i_3_n_2),
        .I2(n_0_172_BUFG_inst_i_4_n_2),
        .I3(n_0_172_BUFG_inst_i_5_n_2),
        .I4(n_0_172_BUFG_inst_i_6_n_2),
        .I5(\ex_link_addr_reg[0] ),
        .O(n_0_172_BUFG_inst_n_1));
  LUT4 #(
    .INIT(16'h4033)) 
    n_0_172_BUFG_inst_i_10
       (.I0(Q[26]),
        .I1(id_inst_i[27]),
        .I2(Q[27]),
        .I3(id_inst_i[26]),
        .O(n_0_172_BUFG_inst_i_10_n_2));
  LUT5 #(
    .INIT(32'hFFFF0075)) 
    n_0_172_BUFG_inst_i_2
       (.I0(\ex_alusel[0]_i_7_n_2 ),
        .I1(n_0_172_BUFG_inst_i_7_n_2),
        .I2(n_0_172_BUFG_inst_i_8_n_2),
        .I3(Q[26]),
        .I4(n_0_172_BUFG_inst_i_9_n_2),
        .O(n_0_172_BUFG_inst_i_2_n_2));
  LUT4 #(
    .INIT(16'hB5E0)) 
    n_0_172_BUFG_inst_i_3
       (.I0(Q[26]),
        .I1(id_inst_i[26]),
        .I2(id_inst_i[31]),
        .I3(id_inst_i[27]),
        .O(n_0_172_BUFG_inst_i_3_n_2));
  LUT5 #(
    .INIT(32'hF2FAFAFA)) 
    n_0_172_BUFG_inst_i_4
       (.I0(id_inst_i[30]),
        .I1(Q[26]),
        .I2(\id_pc_reg[0]_1 ),
        .I3(n_0_172_BUFG_inst_i_10_n_2),
        .I4(\ex_aluop[5]_i_3_n_2 ),
        .O(n_0_172_BUFG_inst_i_4_n_2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    n_0_172_BUFG_inst_i_5
       (.I0(Q[24]),
        .I1(n_0_172_BUFG_inst_i_1_0[3]),
        .I2(Q[25]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(n_0_172_BUFG_inst_i_1_0[4]),
        .O(n_0_172_BUFG_inst_i_5_n_2));
  (* \PinAttr:I0:HOLD_DETOUR  = "230" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "233" *) 
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    n_0_172_BUFG_inst_i_6
       (.I0(ADDRA[0]),
        .I1(n_0_172_BUFG_inst_i_1_0[0]),
        .I2(n_0_172_BUFG_inst_i_1_0[1]),
        .I3(ADDRA[1]),
        .I4(n_0_172_BUFG_inst_i_1_0[2]),
        .I5(ADDRA[2]),
        .O(n_0_172_BUFG_inst_i_6_n_2));
  LUT6 #(
    .INIT(64'hFABAFBEFFABAFAEF)) 
    n_0_172_BUFG_inst_i_7
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(n_0_172_BUFG_inst_i_7_n_2));
  LUT5 #(
    .INIT(32'h15155515)) 
    n_0_172_BUFG_inst_i_8
       (.I0(id_inst_i[26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(n_0_172_BUFG_inst_i_8_n_2));
  LUT4 #(
    .INIT(16'hF5F4)) 
    n_0_172_BUFG_inst_i_9
       (.I0(id_inst_i[30]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(id_inst_i[31]),
        .O(n_0_172_BUFG_inst_i_9_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7D)) 
    n_1_36_BUFG_inst_i_1
       (.I0(\id_inst_reg[30]_0 ),
        .I1(reg2_addr[2]),
        .I2(n_0_172_BUFG_inst_i_1_0[2]),
        .I3(n_1_36_BUFG_inst_i_2_n_2),
        .I4(n_1_36_BUFG_inst_i_3_n_2),
        .I5(\ex_link_addr_reg[0] ),
        .O(n_1_36_BUFG_inst_n_2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    n_1_36_BUFG_inst_i_2
       (.I0(Q[19]),
        .I1(n_0_172_BUFG_inst_i_1_0[3]),
        .I2(Q[20]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(n_0_172_BUFG_inst_i_1_0[4]),
        .O(n_1_36_BUFG_inst_i_2_n_2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    n_1_36_BUFG_inst_i_3
       (.I0(Q[16]),
        .I1(n_0_172_BUFG_inst_i_1_0[0]),
        .I2(Q[17]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(n_0_172_BUFG_inst_i_1_0[1]),
        .O(n_1_36_BUFG_inst_i_3_n_2));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \pc[0]_i_1 
       (.I0(\pc[0]_i_2_n_2 ),
        .I1(id_pc_i),
        .I2(\pc[0]_i_3_n_2 ),
        .I3(\pc[0]_i_5_0 [0]),
        .I4(\pc[0]_i_4_n_2 ),
        .I5(\id_pc_reg[31]_2 [0]),
        .O(\id_pc_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \pc[0]_i_12 
       (.I0(\ex_alusel[0]_i_7_n_2 ),
        .I1(\pc[0]_i_5_0 [3]),
        .I2(Q[16]),
        .O(\pc[0]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'h15)) 
    \pc[0]_i_13 
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(id_inst_i[26]),
        .O(\id_inst_reg[29]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pc[0]_i_17 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\id_inst_reg[28]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pc[0]_i_18 
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\pc[0]_i_18_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF0EE)) 
    \pc[0]_i_2 
       (.I0(Q[27]),
        .I1(\id_inst_reg[26]_1 ),
        .I2(\pc_reg[0]_0 ),
        .I3(id_inst_i[27]),
        .I4(id_inst_i[31]),
        .O(\pc[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[0]_i_3 
       (.I0(\id_inst_reg[28]_0 ),
        .I1(Q[27]),
        .I2(id_inst_i[31]),
        .I3(id_inst_i[27]),
        .O(\pc[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h1010101013131013)) 
    \pc[0]_i_4 
       (.I0(\id_inst_reg[26]_1 ),
        .I1(\pc[0]_i_8_n_2 ),
        .I2(\ex_aluop[2]_i_3_n_2 ),
        .I3(Q[26]),
        .I4(\pc_reg[0] ),
        .I5(Q[27]),
        .O(\pc[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h35FF3500)) 
    \pc[0]_i_5 
       (.I0(CO),
        .I1(\pc[29]_i_9 ),
        .I2(id_inst_i[26]),
        .I3(Q[26]),
        .I4(\pc[0]_i_12_n_2 ),
        .O(\id_inst_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \pc[0]_i_7 
       (.I0(Q[26]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(id_inst_i[26]),
        .I4(Q[5]),
        .I5(\pc[0]_i_18_n_2 ),
        .O(\id_inst_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \pc[0]_i_8 
       (.I0(id_inst_i[27]),
        .I1(Q[27]),
        .I2(id_inst_i[30]),
        .I3(id_inst_i[31]),
        .I4(\id_pc_reg[0]_1 ),
        .O(\pc[0]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[13]_i_11 
       (.I0(\pc[13]_i_2_0 [1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[12]),
        .O(\pc[13]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[13]_i_13 
       (.I0(\pc[13]_i_2_0 [0]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[11]),
        .O(\pc[13]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[13]_i_2 
       (.I0(\pc_reg[16]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[13]_i_7_n_2 ),
        .I4(D[14]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[13]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[13]_i_3 
       (.I0(\pc_reg[16]_1 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[13]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[13]_i_9_n_2 ),
        .O(\pc[13]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[13]_i_4 
       (.I0(\pc_reg[16]_2 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[13]_i_11_n_2 ),
        .I4(D[12]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[13]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[13]_i_5 
       (.I0(\pc_reg[16]_3 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[11]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[13]_i_13_n_2 ),
        .O(\pc[13]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[13]_i_7 
       (.I0(\pc[13]_i_2_0 [3]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[14]),
        .O(\pc[13]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[13]_i_9 
       (.I0(\pc[13]_i_2_0 [2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[13]),
        .O(\pc[13]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[17]_i_11 
       (.I0(\pc[17]_i_2_0 [1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[16]),
        .O(\pc[17]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[17]_i_13 
       (.I0(\pc[17]_i_2_0 [0]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[15]),
        .O(\pc[17]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[17]_i_2 
       (.I0(\pc_reg[20]_1 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[17]_i_7_n_2 ),
        .I4(D[18]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[17]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[17]_i_3 
       (.I0(\pc_reg[20]_2 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[17]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[17]_i_9_n_2 ),
        .O(\pc[17]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[17]_i_4 
       (.I0(\pc_reg[20]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[16]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[17]_i_11_n_2 ),
        .O(\pc[17]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[17]_i_5 
       (.I0(\pc_reg[20]_3 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[17]_i_13_n_2 ),
        .I4(D[15]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[17]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[17]_i_7 
       (.I0(\pc[17]_i_2_0 [3]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[18]),
        .O(\pc[17]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[17]_i_9 
       (.I0(\pc[17]_i_2_0 [2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[17]),
        .O(\pc[17]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[1]_i_10 
       (.I0(\id_inst_reg[28]_0 ),
        .I1(\pc[0]_i_5_0 [2]),
        .I2(\id_inst_reg[26]_1 ),
        .I3(O[3]),
        .O(\pc[1]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \pc[1]_i_11 
       (.I0(\pc_reg[0]_0 ),
        .I1(O[3]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[2]),
        .O(\pc[1]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[1]_i_13 
       (.I0(O[2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[1]),
        .O(\pc[1]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[1]_i_2 
       (.I0(\pc_reg[4] ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[1]_i_9_n_2 ),
        .I4(D[0]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF000)) 
    \pc[1]_i_3 
       (.I0(\ex_aluop[2]_i_3_n_2 ),
        .I1(\pc[1]_i_10_n_2 ),
        .I2(\pc[1]_i_11_n_2 ),
        .I3(\pc[1]_i_8_n_2 ),
        .I4(D[2]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[1]_i_4 
       (.I0(\pc_reg[4]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[1]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[1]_i_13_n_2 ),
        .O(\pc[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h3030FF3045454545)) 
    \pc[1]_i_5 
       (.I0(D[0]),
        .I1(\pc[1]_i_9_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\ex_aluop[2]_i_3_n_2 ),
        .I4(\pc_reg[4] ),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \pc[1]_i_6 
       (.I0(\pc[0]_i_2_n_2 ),
        .I1(O[0]),
        .I2(\pc[0]_i_3_n_2 ),
        .I3(\pc[0]_i_5_0 [1]),
        .I4(\pc[0]_i_4_n_2 ),
        .I5(\id_pc_reg[31]_2 [1]),
        .O(\pc[1]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0302030200000302)) 
    \pc[1]_i_8 
       (.I0(id_inst_i[27]),
        .I1(Q[27]),
        .I2(\ex_alusel[0]_i_4_n_2 ),
        .I3(id_inst_i[31]),
        .I4(Q[26]),
        .I5(\pc_reg[0] ),
        .O(\pc[1]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[1]_i_9 
       (.I0(O[1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[0]),
        .O(\pc[1]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[21]_i_11 
       (.I0(\pc[21]_i_2_0 [1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[20]),
        .O(\pc[21]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[21]_i_13 
       (.I0(\pc[21]_i_2_0 [0]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[19]),
        .O(\pc[21]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[21]_i_2 
       (.I0(\pc_reg[24]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\id_pc_reg[31]_2 [4]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[21]_i_7_n_2 ),
        .O(\pc[21]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[21]_i_3 
       (.I0(\pc_reg[24]_1 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[21]_i_9_n_2 ),
        .I4(\id_pc_reg[31]_2 [3]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[21]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[21]_i_4 
       (.I0(\pc_reg[24]_2 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\id_pc_reg[31]_2 [2]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[21]_i_11_n_2 ),
        .O(\pc[21]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[21]_i_5 
       (.I0(\pc_reg[24]_3 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[21]_i_13_n_2 ),
        .I4(D[19]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[21]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[21]_i_7 
       (.I0(\pc[21]_i_2_0 [3]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[22]),
        .O(\pc[21]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[21]_i_9 
       (.I0(\pc[21]_i_2_0 [2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[21]),
        .O(\pc[21]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[25]_i_11 
       (.I0(\pc[25]_i_3_0 [1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[24]),
        .O(\pc[25]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[25]_i_13 
       (.I0(\pc[25]_i_3_0 [0]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[23]),
        .O(\pc[25]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[25]_i_2 
       (.I0(\pc_reg[28]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc_reg[28]_1 ),
        .I4(\id_pc_reg[31]_2 [8]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[25]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[25]_i_3 
       (.I0(\pc_reg[28]_2 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\id_pc_reg[31]_2 [7]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[25]_i_9_n_2 ),
        .O(\pc[25]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[25]_i_4 
       (.I0(\pc_reg[28]_3 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[25]_i_11_n_2 ),
        .I4(\id_pc_reg[31]_2 [6]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[25]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[25]_i_5 
       (.I0(\pc_reg[28]_4 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[25]_i_13_n_2 ),
        .I4(\id_pc_reg[31]_2 [5]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[25]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[25]_i_9 
       (.I0(\pc[25]_i_3_0 [2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[25]),
        .O(\pc[25]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[29]_i_10 
       (.I0(\pc[29]_i_2_1 [0]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(\pc[29]_i_2_0 [2]),
        .O(\pc[29]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[29]_i_2 
       (.I0(\pc_reg[31]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[29]_i_6_n_2 ),
        .I4(\id_pc_reg[31]_2 [11]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[29]_i_3 
       (.I0(\pc_reg[31]_1 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[29]_i_8_n_2 ),
        .I4(\id_pc_reg[31]_2 [10]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[29]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[29]_i_4 
       (.I0(\pc_reg[31]_2 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\id_pc_reg[31]_2 [9]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[29]_i_10_n_2 ),
        .O(\pc[29]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[29]_i_6 
       (.I0(\pc[29]_i_2_1 [2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(\pc[29]_i_2_0 [4]),
        .O(\pc[29]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[29]_i_8 
       (.I0(\pc[29]_i_2_1 [1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(\pc[29]_i_2_0 [3]),
        .O(\pc[29]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[5]_i_11 
       (.I0(\pc[5]_i_2_0 [1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[4]),
        .O(\pc[5]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[5]_i_13 
       (.I0(\pc[5]_i_2_0 [0]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[3]),
        .O(\pc[5]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[5]_i_2 
       (.I0(\pc_reg[8]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[6]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[5]_i_7_n_2 ),
        .O(\pc[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[5]_i_3 
       (.I0(\pc_reg[8]_1 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[5]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[5]_i_9_n_2 ),
        .O(\pc[5]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[5]_i_4 
       (.I0(\pc_reg[8]_2 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[5]_i_11_n_2 ),
        .I4(D[4]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[5]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[5]_i_5 
       (.I0(\pc_reg[8]_3 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[5]_i_13_n_2 ),
        .I4(D[3]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[5]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[5]_i_7 
       (.I0(\pc[5]_i_2_0 [3]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[6]),
        .O(\pc[5]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[5]_i_9 
       (.I0(\pc[5]_i_2_0 [2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[5]),
        .O(\pc[5]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[9]_i_11 
       (.I0(\pc[9]_i_2_0 [1]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[8]),
        .O(\pc[9]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[9]_i_13 
       (.I0(\pc[9]_i_2_0 [0]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[7]),
        .O(\pc[9]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[9]_i_2 
       (.I0(\pc_reg[12]_1 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[10]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[9]_i_7_n_2 ),
        .O(\pc[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF00F0)) 
    \pc[9]_i_3 
       (.I0(\pc_reg[12]_2 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(\pc[1]_i_8_n_2 ),
        .I3(\pc[9]_i_9_n_2 ),
        .I4(D[9]),
        .I5(\pc[0]_i_4_n_2 ),
        .O(\pc[9]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[9]_i_4 
       (.I0(\pc_reg[12]_3 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[8]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[9]_i_11_n_2 ),
        .O(\pc[9]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF44F0)) 
    \pc[9]_i_5 
       (.I0(\pc_reg[12]_0 ),
        .I1(\ex_aluop[2]_i_3_n_2 ),
        .I2(D[7]),
        .I3(\pc[0]_i_4_n_2 ),
        .I4(\pc[1]_i_8_n_2 ),
        .I5(\pc[9]_i_13_n_2 ),
        .O(\pc[9]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[9]_i_7 
       (.I0(\pc[9]_i_2_0 [3]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[10]),
        .O(\pc[9]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \pc[9]_i_9 
       (.I0(\pc[9]_i_2_0 [2]),
        .I1(\pc_reg[0]_0 ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[9]),
        .O(\pc[9]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    pc_plus_4_carry_i_1
       (.I0(\id_pc_reg[31]_1 [1]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    pc_plus_8_carry_i_1
       (.I0(\id_pc_reg[31]_1 [2]),
        .O(\id_pc_reg[3]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[13]_i_1 
       (.CI(\pc_reg[9]_i_1_n_2 ),
        .CO({\pc_reg[13]_i_1_n_2 ,\NLW_pc_reg[13]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[16] ),
        .S({\pc[13]_i_2_n_2 ,\pc[13]_i_3_n_2 ,\pc[13]_i_4_n_2 ,\pc[13]_i_5_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[17]_i_1 
       (.CI(\pc_reg[13]_i_1_n_2 ),
        .CO({\pc_reg[17]_i_1_n_2 ,\NLW_pc_reg[17]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[20] ),
        .S({\pc[17]_i_2_n_2 ,\pc[17]_i_3_n_2 ,\pc[17]_i_4_n_2 ,\pc[17]_i_5_n_2 }));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \pc_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\pc_reg[1]_i_1_n_2 ,\NLW_pc_reg[1]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\pc[1]_i_2_n_2 ,1'b0}),
        .O(\pc_reg[2] ),
        .S({\pc[1]_i_3_n_2 ,\pc[1]_i_4_n_2 ,\pc[1]_i_5_n_2 ,\pc[1]_i_6_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[21]_i_1 
       (.CI(\pc_reg[17]_i_1_n_2 ),
        .CO({\pc_reg[21]_i_1_n_2 ,\NLW_pc_reg[21]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[24] ),
        .S({\pc[21]_i_2_n_2 ,\pc[21]_i_3_n_2 ,\pc[21]_i_4_n_2 ,\pc[21]_i_5_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[25]_i_1 
       (.CI(\pc_reg[21]_i_1_n_2 ),
        .CO({\pc_reg[25]_i_1_n_2 ,\NLW_pc_reg[25]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[28] ),
        .S({\pc[25]_i_2_n_2 ,\pc[25]_i_3_n_2 ,\pc[25]_i_4_n_2 ,\pc[25]_i_5_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  (* \PinAttr:CI:HOLD_DETOUR  = "2" *) 
  CARRY4 \pc_reg[29]_i_1 
       (.CI(\pc_reg[25]_i_1_n_2 ),
        .CO(\NLW_pc_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pc_reg[29]_i_1_O_UNCONNECTED [3],\pc_reg[31] }),
        .S({1'b0,\pc[29]_i_2_n_2 ,\pc[29]_i_3_n_2 ,\pc[29]_i_4_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[5]_i_1 
       (.CI(\pc_reg[1]_i_1_n_2 ),
        .CO({\pc_reg[5]_i_1_n_2 ,\NLW_pc_reg[5]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[8] ),
        .S({\pc[5]_i_2_n_2 ,\pc[5]_i_3_n_2 ,\pc[5]_i_4_n_2 ,\pc[5]_i_5_n_2 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_reg[9]_i_1 
       (.CI(\pc_reg[5]_i_1_n_2 ),
        .CO({\pc_reg[9]_i_1_n_2 ,\NLW_pc_reg[9]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[12] ),
        .S({\pc[9]_i_2_n_2 ,\pc[9]_i_3_n_2 ,\pc[9]_i_4_n_2 ,\pc[9]_i_5_n_2 }));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg1_o_reg[0]_i_2 
       (.I0(wb_wdata_i[0]),
        .I1(\reg1_o_reg[31]_i_11_n_2 ),
        .I2(rdata10[0]),
        .I3(\reg1_o_reg[31]_i_10_n_2 ),
        .I4(\reg1_o_reg[4]_i_4_n_2 ),
        .I5(\reg1_o_reg[0]_i_3_n_2 ),
        .O(\wb_wdata_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0BBB)) 
    \reg1_o_reg[0]_i_3 
       (.I0(\reg1_o_reg[4]_i_5_n_2 ),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(\reg1_o_reg[4]_i_6_n_2 ),
        .O(\reg1_o_reg[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[10]_i_2 
       (.I0(rdata10[10]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[10]),
        .O(\wb_wdata_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[11]_i_2 
       (.I0(rdata10[11]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[11]),
        .O(\wb_wdata_reg[11] ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[12]_i_2 
       (.I0(rdata10[12]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[12]),
        .O(\wb_wdata_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[13]_i_2 
       (.I0(rdata10[13]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[13]),
        .O(\wb_wdata_reg[13] ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[14]_i_2 
       (.I0(rdata10[14]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[14]),
        .O(\wb_wdata_reg[14]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[15]_i_2 
       (.I0(rdata10[15]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[15]),
        .O(\wb_wdata_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[16]_i_4 
       (.I0(rdata10[16]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[16]),
        .O(\wb_wdata_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[17]_i_2 
       (.I0(rdata10[17]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[17]),
        .O(\wb_wdata_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[18]_i_4 
       (.I0(rdata10[18]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[18]),
        .O(\wb_wdata_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[19]_i_2 
       (.I0(rdata10[19]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[19]),
        .O(\wb_wdata_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg1_o_reg[1]_i_2 
       (.I0(rdata10[1]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(wb_wdata_i[1]),
        .I3(\reg1_o_reg[31]_i_11_n_2 ),
        .I4(\reg1_o_reg[4]_i_4_n_2 ),
        .I5(\reg1_o_reg[1]_i_3_n_2 ),
        .O(\wb_wdata_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0BBB)) 
    \reg1_o_reg[1]_i_3 
       (.I0(\reg1_o_reg[4]_i_5_n_2 ),
        .I1(Q[7]),
        .I2(\reg1_o_reg[4]_i_6_n_2 ),
        .I3(Q[1]),
        .O(\reg1_o_reg[1]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[20]_i_4 
       (.I0(rdata10[20]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[20]),
        .O(\wb_wdata_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[21]_i_2 
       (.I0(rdata10[21]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[21]),
        .O(\wb_wdata_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[22]_i_5 
       (.I0(rdata10[22]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[22]),
        .O(\wb_wdata_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[23]_i_2 
       (.I0(rdata10[23]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[23]),
        .O(\wb_wdata_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[24]_i_2 
       (.I0(rdata10[24]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[24]),
        .O(\wb_wdata_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[25]_i_2 
       (.I0(rdata10[25]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[25]),
        .O(\wb_wdata_reg[25]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[26]_i_2 
       (.I0(rdata10[26]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[26]),
        .O(\wb_wdata_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[27]_i_2 
       (.I0(rdata10[27]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[27]),
        .O(\wb_wdata_reg[27]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[28]_i_2 
       (.I0(rdata10[28]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[28]),
        .O(\wb_wdata_reg[28]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[29]_i_2 
       (.I0(rdata10[29]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[29]),
        .O(\wb_wdata_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg1_o_reg[2]_i_2 
       (.I0(rdata10[2]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[4]_i_4_n_2 ),
        .I3(\reg1_o_reg[2]_i_3_n_2 ),
        .I4(wb_wdata_i[2]),
        .I5(\reg1_o_reg[31]_i_11_n_2 ),
        .O(\wb_wdata_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0BBB)) 
    \reg1_o_reg[2]_i_3 
       (.I0(\reg1_o_reg[4]_i_5_n_2 ),
        .I1(Q[8]),
        .I2(\reg1_o_reg[4]_i_6_n_2 ),
        .I3(Q[2]),
        .O(\reg1_o_reg[2]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[30]_i_2 
       (.I0(rdata10[30]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[30]),
        .O(\wb_wdata_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \reg1_o_reg[31]_i_10 
       (.I0(n_0_172_BUFG_inst_i_9_n_2),
        .I1(\reg1_o_reg[31]_i_13_n_2 ),
        .I2(n_0_172_BUFG_inst_i_3_n_2),
        .I3(n_0_172_BUFG_inst_i_4_n_2),
        .I4(\reg1_o_reg[31]_i_14_n_2 ),
        .I5(\reg1_o_reg[31]_i_15_n_2 ),
        .O(\reg1_o_reg[31]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFF)) 
    \reg1_o_reg[31]_i_11 
       (.I0(n_0_172_BUFG_inst_i_9_n_2),
        .I1(\reg1_o_reg[31]_i_13_n_2 ),
        .I2(n_0_172_BUFG_inst_i_3_n_2),
        .I3(n_0_172_BUFG_inst_i_4_n_2),
        .I4(\reg1_o_reg[31]_i_14_n_2 ),
        .I5(\reg1_o_reg[31]_i_15_n_2 ),
        .O(\reg1_o_reg[31]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000004FFF)) 
    \reg1_o_reg[31]_i_12 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(id_inst_i[26]),
        .I5(n_0_172_BUFG_inst_i_7_n_2),
        .O(\reg1_o_reg[31]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h0000005455555555)) 
    \reg1_o_reg[31]_i_13 
       (.I0(Q[26]),
        .I1(\reg1_o_reg[31]_i_16_n_2 ),
        .I2(\reg1_o_reg[31]_i_17_n_2 ),
        .I3(id_inst_i[26]),
        .I4(n_0_172_BUFG_inst_i_7_n_2),
        .I5(\ex_alusel[0]_i_7_n_2 ),
        .O(\reg1_o_reg[31]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FF01)) 
    \reg1_o_reg[31]_i_14 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(Q[22]),
        .I5(Q[21]),
        .O(\reg1_o_reg[31]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000451)) 
    \reg1_o_reg[31]_i_15 
       (.I0(wb_wreg_i),
        .I1(Q[23]),
        .I2(\id_pc_reg[0]_1 ),
        .I3(wb_wd_i[2]),
        .I4(\reg1_o_reg[31]_i_18_n_2 ),
        .I5(\reg1_o_reg[31]_i_19_n_2 ),
        .O(\reg1_o_reg[31]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg1_o_reg[31]_i_16 
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(\reg1_o_reg[31]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \reg1_o_reg[31]_i_17 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\reg1_o_reg[31]_i_17_n_2 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \reg1_o_reg[31]_i_18 
       (.I0(Q[24]),
        .I1(wb_wd_i[3]),
        .I2(Q[25]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(wb_wd_i[4]),
        .O(\reg1_o_reg[31]_i_18_n_2 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \reg1_o_reg[31]_i_19 
       (.I0(Q[22]),
        .I1(wb_wd_i[1]),
        .I2(Q[21]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(wb_wd_i[0]),
        .O(\reg1_o_reg[31]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \reg1_o_reg[31]_i_2 
       (.I0(\id_inst_reg[28]_1 ),
        .I1(\ex_wd_reg[4] ),
        .I2(\reg1_o_reg[31]_i_1 ),
        .I3(ex_wreg_i),
        .O(ex_wreg_reg_0));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[31]_i_4 
       (.I0(rdata10[31]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[31]),
        .O(\wb_wdata_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h000000000000BABB)) 
    \reg1_o_reg[31]_i_6 
       (.I0(n_0_172_BUFG_inst_i_9_n_2),
        .I1(Q[26]),
        .I2(\reg1_o_reg[31]_i_12_n_2 ),
        .I3(\ex_alusel[0]_i_7_n_2 ),
        .I4(n_0_172_BUFG_inst_i_3_n_2),
        .I5(n_0_172_BUFG_inst_i_4_n_2),
        .O(\id_inst_reg[28]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \reg1_o_reg[31]_i_7 
       (.I0(n_0_172_BUFG_inst_i_1_0[4]),
        .I1(\id_pc_reg[0]_1 ),
        .I2(Q[25]),
        .I3(n_0_172_BUFG_inst_i_1_0[3]),
        .I4(Q[24]),
        .I5(n_0_172_BUFG_inst_i_6_n_2),
        .O(\ex_wd_reg[4] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg1_o_reg[3]_i_2 
       (.I0(wb_wdata_i[3]),
        .I1(\reg1_o_reg[31]_i_11_n_2 ),
        .I2(rdata10[3]),
        .I3(\reg1_o_reg[31]_i_10_n_2 ),
        .I4(\reg1_o_reg[4]_i_4_n_2 ),
        .I5(\reg1_o_reg[3]_i_3_n_2 ),
        .O(\wb_wdata_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0BBB)) 
    \reg1_o_reg[3]_i_3 
       (.I0(\reg1_o_reg[4]_i_5_n_2 ),
        .I1(Q[9]),
        .I2(\reg1_o_reg[4]_i_6_n_2 ),
        .I3(Q[3]),
        .O(\reg1_o_reg[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \reg1_o_reg[4]_i_2 
       (.I0(rdata10[4]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[4]_i_3_n_2 ),
        .I3(\reg1_o_reg[4]_i_4_n_2 ),
        .I4(wb_wdata_i[4]),
        .I5(\reg1_o_reg[31]_i_11_n_2 ),
        .O(\wb_wdata_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \reg1_o_reg[4]_i_3 
       (.I0(\reg1_o_reg[4]_i_5_n_2 ),
        .I1(Q[10]),
        .I2(\reg1_o_reg[4]_i_6_n_2 ),
        .I3(Q[4]),
        .O(\reg1_o_reg[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h5454545455555554)) 
    \reg1_o_reg[4]_i_4 
       (.I0(\id_pc_reg[0]_1 ),
        .I1(n_0_172_BUFG_inst_i_4_n_2),
        .I2(n_0_172_BUFG_inst_i_3_n_2),
        .I3(\reg1_o_reg[4]_i_7_n_2 ),
        .I4(Q[26]),
        .I5(n_0_172_BUFG_inst_i_9_n_2),
        .O(\reg1_o_reg[4]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg1_o_reg[4]_i_5 
       (.I0(id_inst_i[31]),
        .I1(id_inst_i[27]),
        .I2(\reg1_o_reg[4]_i_8_n_2 ),
        .I3(\ex_alusel[1]_i_6_n_2 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\reg1_o_reg[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000101010001010)) 
    \reg1_o_reg[4]_i_6 
       (.I0(id_inst_i[31]),
        .I1(id_inst_i[30]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(id_inst_i[27]),
        .I5(id_inst_i[26]),
        .O(\reg1_o_reg[4]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8A8A8AA)) 
    \reg1_o_reg[4]_i_7 
       (.I0(\ex_alusel[0]_i_7_n_2 ),
        .I1(n_0_172_BUFG_inst_i_7_n_2),
        .I2(id_inst_i[26]),
        .I3(\reg1_o_reg[31]_i_17_n_2 ),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\reg1_o_reg[4]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg1_o_reg[4]_i_8 
       (.I0(id_inst_i[30]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(id_inst_i[26]),
        .O(\reg1_o_reg[4]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[5]_i_2 
       (.I0(rdata10[5]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[5]),
        .O(\wb_wdata_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[6]_i_2 
       (.I0(rdata10[6]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[6]),
        .O(\wb_wdata_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[7]_i_2 
       (.I0(rdata10[7]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[7]),
        .O(\wb_wdata_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[8]_i_2 
       (.I0(rdata10[8]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[8]),
        .O(\wb_wdata_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \reg1_o_reg[9]_i_2 
       (.I0(rdata10[9]),
        .I1(\reg1_o_reg[31]_i_10_n_2 ),
        .I2(\reg1_o_reg[31]_i_11_n_2 ),
        .I3(wb_wdata_i[9]),
        .O(\wb_wdata_reg[9] ));
  LUT6 #(
    .INIT(64'hDD0DDD0DDD0D0000)) 
    \reg2_o_reg[0]_i_2 
       (.I0(wb_wdata_i[0]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[0]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg1_o_reg[0]_i_3_n_2 ),
        .I5(\reg2_o_reg[4]_i_3_n_2 ),
        .O(\wb_wdata_reg[0] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[10]_i_2 
       (.I0(wb_wdata_i[10]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[10]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(Q[10]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[10] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[11]_i_2 
       (.I0(rdata20[11]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(Q[11]),
        .I3(\reg2_o_reg[15]_i_3_n_2 ),
        .I4(wb_wdata_i[11]),
        .I5(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\id_inst_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[12]_i_2 
       (.I0(rdata20[12]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(wb_wdata_i[12]),
        .I3(\reg2_o_reg[31]_i_10_n_2 ),
        .I4(Q[12]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[12] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[13]_i_2 
       (.I0(rdata20[13]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(Q[13]),
        .I3(\reg2_o_reg[15]_i_3_n_2 ),
        .I4(wb_wdata_i[13]),
        .I5(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\id_inst_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[14]_i_2 
       (.I0(rdata20[14]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(wb_wdata_i[14]),
        .I3(\reg2_o_reg[31]_i_10_n_2 ),
        .I4(Q[14]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[14] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[15]_i_2 
       (.I0(rdata20[15]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(wb_wdata_i[15]),
        .I3(\reg2_o_reg[31]_i_10_n_2 ),
        .I4(Q[15]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    \reg2_o_reg[15]_i_3 
       (.I0(\id_pc_reg[0]_1 ),
        .I1(\reg1_o_reg[4]_i_6_n_2 ),
        .O(\reg2_o_reg[15]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[16]_i_2 
       (.I0(wb_wdata_i[16]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[16]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[16]_i_3_n_2 ),
        .O(\wb_wdata_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[16]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[0]),
        .O(\reg2_o_reg[16]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[17]_i_2 
       (.I0(wb_wdata_i[17]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[17]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[17]_i_3_n_2 ),
        .O(\wb_wdata_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[17]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[1]),
        .O(\reg2_o_reg[17]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[18]_i_2 
       (.I0(rdata20[18]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(wb_wdata_i[18]),
        .I3(\reg2_o_reg[31]_i_10_n_2 ),
        .I4(\reg2_o_reg[18]_i_3_n_2 ),
        .O(\wb_wdata_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[18]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[2]),
        .O(\reg2_o_reg[18]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[19]_i_2 
       (.I0(wb_wdata_i[19]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[19]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[19]_i_3_n_2 ),
        .O(\wb_wdata_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[19]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[3]),
        .O(\reg2_o_reg[19]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hDD0DDD0DDD0D0000)) 
    \reg2_o_reg[1]_i_2 
       (.I0(wb_wdata_i[1]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[1]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg1_o_reg[1]_i_3_n_2 ),
        .I5(\reg2_o_reg[4]_i_3_n_2 ),
        .O(\wb_wdata_reg[1] ));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \reg2_o_reg[20]_i_2 
       (.I0(rdata20[20]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(\reg2_o_reg[20]_i_3_n_2 ),
        .I3(wb_wdata_i[20]),
        .I4(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\wb_wdata_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[20]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[4]),
        .O(\reg2_o_reg[20]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[21]_i_2 
       (.I0(wb_wdata_i[21]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[21]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[21]_i_3_n_2 ),
        .O(\wb_wdata_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[21]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[5]),
        .O(\reg2_o_reg[21]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[22]_i_3 
       (.I0(rdata20[22]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(wb_wdata_i[22]),
        .I3(\reg2_o_reg[31]_i_10_n_2 ),
        .I4(\reg2_o_reg[22]_i_6_n_2 ),
        .O(\wb_wdata_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[22]_i_6 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[6]),
        .O(\reg2_o_reg[22]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \reg2_o_reg[23]_i_2 
       (.I0(rdata20[23]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(\reg2_o_reg[23]_i_3_n_2 ),
        .I3(wb_wdata_i[23]),
        .I4(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\wb_wdata_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[23]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[7]),
        .O(\reg2_o_reg[23]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[24]_i_2 
       (.I0(rdata20[24]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(wb_wdata_i[24]),
        .I3(\reg2_o_reg[31]_i_10_n_2 ),
        .I4(\reg2_o_reg[24]_i_3_n_2 ),
        .O(\wb_wdata_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[24]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[8]),
        .O(\reg2_o_reg[24]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[25]_i_2 
       (.I0(wb_wdata_i[25]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[25]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[25]_i_3_n_2 ),
        .O(\wb_wdata_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[25]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[9]),
        .O(\reg2_o_reg[25]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[26]_i_2 
       (.I0(wb_wdata_i[26]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[26]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[26]_i_3_n_2 ),
        .O(\wb_wdata_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[26]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[10]),
        .O(\reg2_o_reg[26]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \reg2_o_reg[27]_i_2 
       (.I0(rdata20[27]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(\reg2_o_reg[27]_i_3_n_2 ),
        .I3(wb_wdata_i[27]),
        .I4(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\wb_wdata_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[27]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[11]),
        .O(\reg2_o_reg[27]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[28]_i_2 
       (.I0(wb_wdata_i[28]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[28]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[28]_i_3_n_2 ),
        .O(\wb_wdata_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[28]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[12]),
        .O(\reg2_o_reg[28]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \reg2_o_reg[29]_i_2 
       (.I0(rdata20[29]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(\reg2_o_reg[29]_i_3_n_2 ),
        .I3(wb_wdata_i[29]),
        .I4(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\wb_wdata_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[29]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[13]),
        .O(\reg2_o_reg[29]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    \reg2_o_reg[2]_i_2 
       (.I0(rdata20[2]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(\reg1_o_reg[2]_i_3_n_2 ),
        .I3(\reg2_o_reg[4]_i_3_n_2 ),
        .I4(wb_wdata_i[2]),
        .I5(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\wb_wdata_reg[2] ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \reg2_o_reg[30]_i_2 
       (.I0(wb_wdata_i[30]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[30]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg2_o_reg[30]_i_3_n_2 ),
        .O(\wb_wdata_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \reg2_o_reg[30]_i_3 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\reg2_o_reg[30]_i_4_n_2 ),
        .I2(Q[27]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(\reg2_o_reg[30]_i_5_n_2 ),
        .I5(Q[14]),
        .O(\reg2_o_reg[30]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFDFFFFFC)) 
    \reg2_o_reg[30]_i_4 
       (.I0(id_inst_i[26]),
        .I1(id_inst_i[30]),
        .I2(id_inst_i[31]),
        .I3(id_inst_i[27]),
        .I4(Q[26]),
        .O(\reg2_o_reg[30]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \reg2_o_reg[30]_i_5 
       (.I0(\reg1_o_reg[4]_i_6_n_2 ),
        .I1(\id_pc_reg[0]_1 ),
        .I2(Q[27]),
        .I3(\reg2_o_reg[30]_i_4_n_2 ),
        .I4(Q[15]),
        .O(\reg2_o_reg[30]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF5557FFFFFFFF)) 
    \reg2_o_reg[31]_i_10 
       (.I0(\reg2_o_reg[31]_i_14_n_2 ),
        .I1(\reg2_o_reg[31]_i_13_n_2 ),
        .I2(Q[26]),
        .I3(id_inst_i[27]),
        .I4(\id_pc[31]_i_9_n_2 ),
        .I5(\reg2_o_reg[31]_i_15_n_2 ),
        .O(\reg2_o_reg[31]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5557)) 
    \reg2_o_reg[31]_i_11 
       (.I0(\reg2_o_reg[31]_i_14_n_2 ),
        .I1(\reg2_o_reg[31]_i_13_n_2 ),
        .I2(Q[26]),
        .I3(id_inst_i[27]),
        .I4(\id_pc[31]_i_9_n_2 ),
        .I5(\reg2_o_reg[31]_i_15_n_2 ),
        .O(\reg2_o_reg[31]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFBB)) 
    \reg2_o_reg[31]_i_12 
       (.I0(\id_pc_reg[0]_1 ),
        .I1(Q[27]),
        .I2(id_inst_i[26]),
        .I3(\reg2_o_reg[31]_i_16_n_2 ),
        .I4(id_inst_i[27]),
        .I5(Q[26]),
        .O(\reg2_o_reg[31]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h4444444444454444)) 
    \reg2_o_reg[31]_i_13 
       (.I0(id_inst_i[30]),
        .I1(\id_pc[31]_i_7_n_2 ),
        .I2(\reg2_o_reg[31]_i_17_n_2 ),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\reg2_o_reg[31]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \reg2_o_reg[31]_i_14 
       (.I0(Q[16]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[19]),
        .I4(\id_pc_reg[0]_1 ),
        .I5(Q[20]),
        .O(\reg2_o_reg[31]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000451)) 
    \reg2_o_reg[31]_i_15 
       (.I0(wb_wreg_i),
        .I1(Q[18]),
        .I2(\id_pc_reg[0]_1 ),
        .I3(wb_wd_i[2]),
        .I4(\reg2_o_reg[31]_i_18_n_2 ),
        .I5(\reg2_o_reg[31]_i_19_n_2 ),
        .O(\reg2_o_reg[31]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg2_o_reg[31]_i_16 
       (.I0(id_inst_i[30]),
        .I1(id_inst_i[31]),
        .O(\reg2_o_reg[31]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \reg2_o_reg[31]_i_17 
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(\reg2_o_reg[31]_i_17_n_2 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \reg2_o_reg[31]_i_18 
       (.I0(Q[19]),
        .I1(wb_wd_i[3]),
        .I2(Q[20]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(wb_wd_i[4]),
        .O(\reg2_o_reg[31]_i_18_n_2 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \reg2_o_reg[31]_i_19 
       (.I0(Q[17]),
        .I1(wb_wd_i[1]),
        .I2(Q[16]),
        .I3(\id_pc_reg[0]_1 ),
        .I4(wb_wd_i[0]),
        .O(\reg2_o_reg[31]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[31]_i_4 
       (.I0(wb_wdata_i[31]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[31]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(Q[15]),
        .I5(\reg2_o_reg[31]_i_12_n_2 ),
        .O(\wb_wdata_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAB)) 
    \reg2_o_reg[31]_i_6 
       (.I0(\id_pc[31]_i_9_n_2 ),
        .I1(id_inst_i[27]),
        .I2(Q[26]),
        .I3(\reg2_o_reg[31]_i_13_n_2 ),
        .I4(\id_pc[31]_i_6_n_2 ),
        .I5(n_1_36_BUFG_inst_i_3_n_2),
        .O(\id_inst_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0DDD0D0000)) 
    \reg2_o_reg[3]_i_2 
       (.I0(wb_wdata_i[3]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[3]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(\reg1_o_reg[3]_i_3_n_2 ),
        .I5(\reg2_o_reg[4]_i_3_n_2 ),
        .O(\wb_wdata_reg[3] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[4]_i_2 
       (.I0(rdata20[4]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(wb_wdata_i[4]),
        .I3(\reg2_o_reg[31]_i_10_n_2 ),
        .I4(\reg1_o_reg[4]_i_3_n_2 ),
        .I5(\reg2_o_reg[4]_i_3_n_2 ),
        .O(\wb_wdata_reg[4] ));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    \reg2_o_reg[4]_i_3 
       (.I0(\id_pc_reg[0]_1 ),
        .I1(\id_pc[31]_i_9_n_2 ),
        .I2(\ex_aluop[4]_i_2_n_2 ),
        .I3(\id_pc[31]_i_8_n_2 ),
        .I4(\id_pc[31]_i_7_n_2 ),
        .I5(id_inst_i[30]),
        .O(\reg2_o_reg[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[5]_i_2 
       (.I0(wb_wdata_i[5]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[5]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(Q[5]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[5] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[6]_i_2 
       (.I0(wb_wdata_i[6]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[6]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(Q[6]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[6] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[7]_i_2 
       (.I0(wb_wdata_i[7]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[7]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(Q[7]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[7] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[8]_i_2 
       (.I0(wb_wdata_i[8]),
        .I1(\reg2_o_reg[31]_i_10_n_2 ),
        .I2(rdata20[8]),
        .I3(\reg2_o_reg[31]_i_11_n_2 ),
        .I4(Q[8]),
        .I5(\reg2_o_reg[15]_i_3_n_2 ),
        .O(\wb_wdata_reg[8] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \reg2_o_reg[9]_i_2 
       (.I0(rdata20[9]),
        .I1(\reg2_o_reg[31]_i_11_n_2 ),
        .I2(Q[9]),
        .I3(\reg2_o_reg[15]_i_3_n_2 ),
        .I4(wb_wdata_i[9]),
        .I5(\reg2_o_reg[31]_i_10_n_2 ),
        .O(\id_inst_reg[9]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r1_0_31_0_5_i_2
       (.I0(Q[25]),
        .I1(\id_pc_reg[0]_1 ),
        .O(ADDRA[4]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r1_0_31_0_5_i_3
       (.I0(Q[24]),
        .I1(\id_pc_reg[0]_1 ),
        .O(ADDRA[3]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r1_0_31_0_5_i_4
       (.I0(Q[23]),
        .I1(\id_pc_reg[0]_1 ),
        .O(ADDRA[2]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r1_0_31_0_5_i_5
       (.I0(Q[22]),
        .I1(\id_pc_reg[0]_1 ),
        .O(ADDRA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r1_0_31_0_5_i_6
       (.I0(Q[21]),
        .I1(\id_pc_reg[0]_1 ),
        .O(ADDRA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r2_0_31_0_5_i_1
       (.I0(Q[20]),
        .I1(\id_pc_reg[0]_1 ),
        .O(reg2_addr[4]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r2_0_31_0_5_i_2
       (.I0(Q[19]),
        .I1(\id_pc_reg[0]_1 ),
        .O(reg2_addr[3]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r2_0_31_0_5_i_3
       (.I0(Q[18]),
        .I1(\id_pc_reg[0]_1 ),
        .O(reg2_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r2_0_31_0_5_i_4
       (.I0(Q[17]),
        .I1(\id_pc_reg[0]_1 ),
        .O(reg2_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r2_0_31_0_5_i_5
       (.I0(Q[16]),
        .I1(\id_pc_reg[0]_1 ),
        .O(reg2_addr[0]));
endmodule

module mem_wb
   (wb_wreg_i,
    p_0_in,
    wb_wd_i,
    wdata,
    Q,
    mem_wreg_i,
    clk_50M,
    \wb_wd_reg[4]_0 ,
    mem_wdata_o,
    \wb_wdata_reg[6]_0 ,
    \wb_wdata_reg[5]_0 ,
    \wb_wdata_reg[4]_0 ,
    \wb_wdata_reg[3]_0 ,
    \wb_wdata_reg[2]_0 ,
    \wb_wdata_reg[1]_0 ,
    \wb_wdata_reg[0]_0 );
  output wb_wreg_i;
  output p_0_in;
  output [4:0]wb_wd_i;
  output [31:0]wdata;
  input Q;
  input mem_wreg_i;
  input clk_50M;
  input [4:0]\wb_wd_reg[4]_0 ;
  input [24:0]mem_wdata_o;
  input \wb_wdata_reg[6]_0 ;
  input \wb_wdata_reg[5]_0 ;
  input \wb_wdata_reg[4]_0 ;
  input \wb_wdata_reg[3]_0 ;
  input \wb_wdata_reg[2]_0 ;
  input \wb_wdata_reg[1]_0 ;
  input \wb_wdata_reg[0]_0 ;

  wire Q;
  wire clk_50M;
  wire [24:0]mem_wdata_o;
  wire mem_wreg_i;
  wire p_0_in;
  wire regs_reg_r1_0_31_0_5_i_7_n_2;
  wire [4:0]wb_wd_i;
  wire [4:0]\wb_wd_reg[4]_0 ;
  wire \wb_wdata_reg[0]_0 ;
  wire \wb_wdata_reg[1]_0 ;
  wire \wb_wdata_reg[2]_0 ;
  wire \wb_wdata_reg[3]_0 ;
  wire \wb_wdata_reg[4]_0 ;
  wire \wb_wdata_reg[5]_0 ;
  wire \wb_wdata_reg[6]_0 ;
  wire wb_wreg_i;
  wire [31:0]wdata;

  LUT2 #(
    .INIT(4'h2)) 
    regs_reg_r1_0_31_0_5_i_1
       (.I0(regs_reg_r1_0_31_0_5_i_7_n_2),
        .I1(Q),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    regs_reg_r1_0_31_0_5_i_7
       (.I0(wb_wreg_i),
        .I1(wb_wd_i[2]),
        .I2(wb_wd_i[4]),
        .I3(wb_wd_i[1]),
        .I4(wb_wd_i[0]),
        .I5(wb_wd_i[3]),
        .O(regs_reg_r1_0_31_0_5_i_7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wd_reg[0] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wd_reg[4]_0 [0]),
        .Q(wb_wd_i[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wd_reg[1] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wd_reg[4]_0 [1]),
        .Q(wb_wd_i[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wd_reg[2] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wd_reg[4]_0 [2]),
        .Q(wb_wd_i[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wd_reg[3] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wd_reg[4]_0 [3]),
        .Q(wb_wd_i[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wd_reg[4] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wd_reg[4]_0 [4]),
        .Q(wb_wd_i[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[0] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wdata_reg[0]_0 ),
        .Q(wdata[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[10] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[3]),
        .Q(wdata[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[11] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[4]),
        .Q(wdata[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[12] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[5]),
        .Q(wdata[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[13] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[6]),
        .Q(wdata[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[14] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[7]),
        .Q(wdata[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[15] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[8]),
        .Q(wdata[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[16] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[9]),
        .Q(wdata[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[17] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[10]),
        .Q(wdata[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[18] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[11]),
        .Q(wdata[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[19] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[12]),
        .Q(wdata[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[1] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wdata_reg[1]_0 ),
        .Q(wdata[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[20] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[13]),
        .Q(wdata[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[21] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[14]),
        .Q(wdata[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[22] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[15]),
        .Q(wdata[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[23] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[16]),
        .Q(wdata[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[24] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[17]),
        .Q(wdata[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[25] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[18]),
        .Q(wdata[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[26] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[19]),
        .Q(wdata[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[27] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[20]),
        .Q(wdata[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[28] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[21]),
        .Q(wdata[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[29] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[22]),
        .Q(wdata[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[2] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wdata_reg[2]_0 ),
        .Q(wdata[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[30] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[23]),
        .Q(wdata[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[31] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[24]),
        .Q(wdata[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[3] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wdata_reg[3]_0 ),
        .Q(wdata[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[4] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wdata_reg[4]_0 ),
        .Q(wdata[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[5] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wdata_reg[5]_0 ),
        .Q(wdata[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[6] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\wb_wdata_reg[6]_0 ),
        .Q(wdata[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[7] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[0]),
        .Q(wdata[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[8] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[1]),
        .Q(wdata[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wb_wdata_reg[9] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wdata_o[2]),
        .Q(wdata[9]),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    wb_wreg_reg
       (.C(clk_50M),
        .CE(1'b1),
        .D(mem_wreg_i),
        .Q(wb_wreg_i),
        .S(Q));
endmodule

module myCPU
   (base_ram_be_n_OBUF,
    ext_ram_be_n_OBUF,
    base_ram_ce_n_OBUF,
    base_ram_oe_n_OBUF,
    base_ram_addr_OBUF,
    ext_ram_we_n_OBUF,
    ext_ram_addr_OBUF,
    ext_ram_ce_n_OBUF,
    E,
    ext_ram_oe_n_OBUF,
    \ext_ram_data_TRI[0] ,
    \mem_store_data_reg[7] ,
    n_1_36_BUFG_inst_n_2,
    n_0_172_BUFG_inst_n_1,
    ext_ram_data_OBUF,
    Q,
    ext_uart_start_reg,
    base_ram_data_IBUF,
    ext_ram_data_IBUF,
    clk_50M,
    \ex_reg1_reg[31] ,
    \ex_reg2_reg[31] );
  output [3:0]base_ram_be_n_OBUF;
  output [3:0]ext_ram_be_n_OBUF;
  output base_ram_ce_n_OBUF;
  output base_ram_oe_n_OBUF;
  output [19:0]base_ram_addr_OBUF;
  output ext_ram_we_n_OBUF;
  output [19:0]ext_ram_addr_OBUF;
  output ext_ram_ce_n_OBUF;
  output [0:0]E;
  output ext_ram_oe_n_OBUF;
  output \ext_ram_data_TRI[0] ;
  output [7:0]\mem_store_data_reg[7] ;
  output n_1_36_BUFG_inst_n_2;
  output n_0_172_BUFG_inst_n_1;
  output [31:0]ext_ram_data_OBUF;
  input Q;
  input [0:0]ext_uart_start_reg;
  input [31:0]base_ram_data_IBUF;
  input [31:0]ext_ram_data_IBUF;
  input clk_50M;
  input [0:0]\ex_reg1_reg[31] ;
  input [0:0]\ex_reg2_reg[31] ;

  wire [0:0]E;
  wire Q;
  wire [19:0]base_ram_addr_OBUF;
  wire [3:0]base_ram_be_n_OBUF;
  wire base_ram_ce_n_OBUF;
  wire [31:0]base_ram_data_IBUF;
  wire base_ram_oe_n_OBUF;
  wire clk_50M;
  wire data1;
  wire [31:1]data1_mul;
  wire [31:1]data2_mul;
  wire data4;
  wire ex0_n_18;
  wire ex0_n_19;
  wire ex0_n_20;
  wire ex0_n_21;
  wire ex0_n_22;
  wire ex0_n_23;
  wire ex0_n_24;
  wire ex0_n_25;
  wire ex0_n_26;
  wire ex0_n_27;
  wire ex0_n_28;
  wire ex0_n_29;
  wire ex0_n_30;
  wire ex0_n_31;
  wire ex0_n_32;
  wire ex0_n_33;
  wire ex0_n_34;
  wire ex0_n_35;
  wire ex0_n_36;
  wire ex0_n_37;
  wire ex0_n_38;
  wire ex0_n_39;
  wire ex0_n_40;
  wire ex0_n_41;
  wire ex0_n_42;
  wire ex0_n_43;
  wire ex0_n_45;
  wire ex0_n_46;
  wire ex0_n_47;
  wire ex0_n_96;
  wire ex0_n_97;
  wire [7:0]ex_aluop_i;
  wire [15:15]ex_inst_i;
  wire ex_mem0_n_105;
  wire ex_mem0_n_106;
  wire ex_mem0_n_56;
  wire ex_mem0_n_57;
  wire ex_mem0_n_58;
  wire ex_mem0_n_59;
  wire ex_mem0_n_60;
  wire ex_mem0_n_61;
  wire ex_mem0_n_62;
  wire ex_mem0_n_64;
  wire ex_mem0_n_98;
  wire ex_mem0_n_99;
  wire [31:0]ex_mem_addr_o;
  wire [30:0]ex_reg1_i;
  wire [0:0]\ex_reg1_reg[31] ;
  wire [31:0]ex_reg2_i;
  wire [0:0]\ex_reg2_reg[31] ;
  wire [4:0]ex_wd_i;
  wire [31:0]ex_wdata_o;
  wire ex_wreg_i;
  wire ex_wreg_o;
  wire [19:0]ext_ram_addr_OBUF;
  wire [3:0]ext_ram_be_n_OBUF;
  wire ext_ram_ce_n_OBUF;
  wire [31:0]ext_ram_data_IBUF;
  wire [31:0]ext_ram_data_OBUF;
  wire \ext_ram_data_TRI[0] ;
  wire ext_ram_oe_n_OBUF;
  wire ext_ram_we_n_OBUF;
  wire [0:0]ext_uart_start_reg;
  wire id0_n_10;
  wire id0_n_100;
  wire id0_n_101;
  wire id0_n_102;
  wire id0_n_103;
  wire id0_n_104;
  wire id0_n_105;
  wire id0_n_106;
  wire id0_n_107;
  wire id0_n_108;
  wire id0_n_109;
  wire id0_n_11;
  wire id0_n_110;
  wire id0_n_111;
  wire id0_n_112;
  wire id0_n_113;
  wire id0_n_114;
  wire id0_n_115;
  wire id0_n_116;
  wire id0_n_117;
  wire id0_n_118;
  wire id0_n_119;
  wire id0_n_12;
  wire id0_n_120;
  wire id0_n_121;
  wire id0_n_122;
  wire id0_n_123;
  wire id0_n_124;
  wire id0_n_125;
  wire id0_n_126;
  wire id0_n_127;
  wire id0_n_128;
  wire id0_n_129;
  wire id0_n_13;
  wire id0_n_130;
  wire id0_n_14;
  wire id0_n_15;
  wire id0_n_16;
  wire id0_n_17;
  wire id0_n_18;
  wire id0_n_19;
  wire id0_n_20;
  wire id0_n_21;
  wire id0_n_22;
  wire id0_n_23;
  wire id0_n_24;
  wire id0_n_25;
  wire id0_n_26;
  wire id0_n_27;
  wire id0_n_28;
  wire id0_n_29;
  wire id0_n_30;
  wire id0_n_31;
  wire id0_n_32;
  wire id0_n_33;
  wire id0_n_34;
  wire id0_n_35;
  wire id0_n_36;
  wire id0_n_37;
  wire id0_n_38;
  wire id0_n_67;
  wire id0_n_7;
  wire id0_n_8;
  wire id0_n_9;
  wire [7:2]id_aluop_o;
  wire [2:0]id_alusel_o;
  wire id_ex0_n_154;
  wire id_ex0_n_155;
  wire id_ex0_n_156;
  wire id_ex0_n_157;
  wire id_ex0_n_158;
  wire id_ex0_n_159;
  wire id_ex0_n_160;
  wire id_ex0_n_161;
  wire id_ex0_n_162;
  wire id_ex0_n_163;
  wire id_ex0_n_164;
  wire id_ex0_n_165;
  wire id_ex0_n_166;
  wire id_ex0_n_167;
  wire id_ex0_n_168;
  wire id_ex0_n_169;
  wire id_ex0_n_170;
  wire id_ex0_n_171;
  wire id_ex0_n_172;
  wire id_ex0_n_173;
  wire id_ex0_n_174;
  wire id_ex0_n_175;
  wire id_ex0_n_176;
  wire id_ex0_n_177;
  wire id_ex0_n_178;
  wire id_ex0_n_179;
  wire id_ex0_n_180;
  wire id_ex0_n_181;
  wire id_ex0_n_182;
  wire id_ex0_n_183;
  wire id_ex0_n_184;
  wire id_ex0_n_185;
  wire id_ex0_n_218;
  wire id_ex0_n_219;
  wire id_ex0_n_220;
  wire id_ex0_n_221;
  wire id_ex0_n_222;
  wire id_ex0_n_223;
  wire id_ex0_n_224;
  wire id_ex0_n_225;
  wire id_ex0_n_226;
  wire id_ex0_n_227;
  wire id_ex0_n_228;
  wire id_ex0_n_229;
  wire id_ex0_n_230;
  wire id_ex0_n_231;
  wire id_ex0_n_232;
  wire id_ex0_n_233;
  wire id_ex0_n_234;
  wire id_ex0_n_235;
  wire id_ex0_n_236;
  wire id_ex0_n_237;
  wire id_ex0_n_238;
  wire id_ex0_n_239;
  wire id_ex0_n_240;
  wire id_ex0_n_241;
  wire id_ex0_n_242;
  wire id_ex0_n_243;
  wire id_ex0_n_244;
  wire id_ex0_n_245;
  wire id_ex0_n_246;
  wire id_ex0_n_247;
  wire id_ex0_n_248;
  wire id_ex0_n_249;
  wire id_ex0_n_250;
  wire id_ex0_n_251;
  wire id_ex0_n_253;
  wire id_ex0_n_254;
  wire id_ex0_n_255;
  wire id_ex0_n_256;
  wire id_ex0_n_257;
  wire id_ex0_n_258;
  wire id_ex0_n_259;
  wire id_ex0_n_260;
  wire id_ex0_n_261;
  wire id_ex0_n_262;
  wire id_ex0_n_263;
  wire id_ex0_n_264;
  wire id_ex0_n_265;
  wire id_ex0_n_266;
  wire id_ex0_n_267;
  wire id_ex0_n_268;
  wire id_ex0_n_269;
  wire id_ex0_n_270;
  wire id_ex0_n_271;
  wire id_ex0_n_272;
  wire id_ex0_n_273;
  wire id_ex0_n_274;
  wire id_ex0_n_275;
  wire id_ex0_n_276;
  wire id_ex0_n_277;
  wire id_ex0_n_278;
  wire id_ex0_n_279;
  wire id_ex0_n_280;
  wire id_ex0_n_281;
  wire id_ex0_n_282;
  wire id_ex0_n_283;
  wire id_ex0_n_284;
  wire id_ex0_n_285;
  wire id_ex0_n_286;
  wire id_ex0_n_287;
  wire id_ex0_n_288;
  wire id_ex0_n_289;
  wire id_ex0_n_290;
  wire id_ex0_n_291;
  wire id_ex0_n_292;
  wire id_ex0_n_293;
  wire id_ex0_n_294;
  wire id_ex0_n_295;
  wire id_ex0_n_296;
  wire id_ex0_n_297;
  wire id_ex0_n_298;
  wire id_ex0_n_299;
  wire id_ex0_n_300;
  wire id_ex0_n_301;
  wire id_ex0_n_74;
  wire id_ex0_n_75;
  wire id_ex0_n_76;
  wire id_ex0_n_77;
  wire id_ex0_n_78;
  wire id_ex0_n_79;
  wire id_ex0_n_80;
  wire id_ex0_n_81;
  wire id_ex0_n_82;
  wire id_ex0_n_83;
  wire id_ex0_n_84;
  wire id_ex0_n_85;
  wire id_ex0_n_86;
  wire id_ex0_n_87;
  wire id_ex0_n_88;
  wire id_ex0_n_89;
  wire id_ex0_n_90;
  wire [29:0]id_inst_i;
  wire [31:0]id_linkaddr_o;
  wire [31:1]id_pc_i;
  wire [31:0]id_reg1_o;
  wire [31:0]id_reg2_o;
  wire if_id0_n_100;
  wire if_id0_n_101;
  wire if_id0_n_102;
  wire if_id0_n_103;
  wire if_id0_n_104;
  wire if_id0_n_105;
  wire if_id0_n_106;
  wire if_id0_n_107;
  wire if_id0_n_108;
  wire if_id0_n_109;
  wire if_id0_n_110;
  wire if_id0_n_111;
  wire if_id0_n_112;
  wire if_id0_n_113;
  wire if_id0_n_114;
  wire if_id0_n_115;
  wire if_id0_n_116;
  wire if_id0_n_117;
  wire if_id0_n_118;
  wire if_id0_n_119;
  wire if_id0_n_120;
  wire if_id0_n_121;
  wire if_id0_n_122;
  wire if_id0_n_123;
  wire if_id0_n_124;
  wire if_id0_n_125;
  wire if_id0_n_126;
  wire if_id0_n_165;
  wire if_id0_n_166;
  wire if_id0_n_167;
  wire if_id0_n_173;
  wire if_id0_n_174;
  wire if_id0_n_175;
  wire if_id0_n_176;
  wire if_id0_n_177;
  wire if_id0_n_178;
  wire if_id0_n_179;
  wire if_id0_n_180;
  wire if_id0_n_181;
  wire if_id0_n_182;
  wire if_id0_n_183;
  wire if_id0_n_184;
  wire if_id0_n_185;
  wire if_id0_n_186;
  wire if_id0_n_187;
  wire if_id0_n_188;
  wire if_id0_n_189;
  wire if_id0_n_190;
  wire if_id0_n_191;
  wire if_id0_n_192;
  wire if_id0_n_193;
  wire if_id0_n_194;
  wire if_id0_n_195;
  wire if_id0_n_196;
  wire if_id0_n_197;
  wire if_id0_n_198;
  wire if_id0_n_199;
  wire if_id0_n_200;
  wire if_id0_n_201;
  wire if_id0_n_202;
  wire if_id0_n_203;
  wire if_id0_n_204;
  wire if_id0_n_205;
  wire if_id0_n_206;
  wire if_id0_n_207;
  wire if_id0_n_30;
  wire if_id0_n_31;
  wire if_id0_n_32;
  wire if_id0_n_33;
  wire if_id0_n_40;
  wire if_id0_n_41;
  wire if_id0_n_42;
  wire if_id0_n_43;
  wire if_id0_n_44;
  wire if_id0_n_45;
  wire if_id0_n_46;
  wire if_id0_n_47;
  wire if_id0_n_49;
  wire if_id0_n_51;
  wire if_id0_n_58;
  wire if_id0_n_59;
  wire if_id0_n_60;
  wire if_id0_n_61;
  wire if_id0_n_62;
  wire if_id0_n_63;
  wire if_id0_n_64;
  wire if_id0_n_65;
  wire if_id0_n_66;
  wire if_id0_n_67;
  wire if_id0_n_68;
  wire if_id0_n_69;
  wire if_id0_n_70;
  wire if_id0_n_71;
  wire if_id0_n_72;
  wire if_id0_n_73;
  wire if_id0_n_74;
  wire if_id0_n_75;
  wire if_id0_n_76;
  wire if_id0_n_77;
  wire if_id0_n_78;
  wire if_id0_n_79;
  wire if_id0_n_80;
  wire if_id0_n_81;
  wire if_id0_n_82;
  wire if_id0_n_83;
  wire if_id0_n_84;
  wire if_id0_n_85;
  wire if_id0_n_86;
  wire if_id0_n_87;
  wire if_id0_n_88;
  wire if_id0_n_89;
  wire if_id0_n_90;
  wire if_id0_n_91;
  wire if_id0_n_92;
  wire if_id0_n_93;
  wire if_id0_n_94;
  wire if_id0_n_95;
  wire if_id0_n_96;
  wire if_id0_n_97;
  wire if_id0_n_98;
  wire if_id0_n_99;
  wire [21:2]inst_addr;
  wire inst_en;
  wire [31:0]inst_rdata;
  wire inst_sel1;
  wire [7:0]\mem_store_data_reg[7] ;
  wire mem_wb0_n_3;
  wire [4:0]mem_wd_i;
  wire [31:7]mem_wdata_o;
  wire mem_wreg_i;
  wire [31:1]mulres0;
  wire [31:16]mulres2__2;
  wire n_0_172_BUFG_inst_n_1;
  wire n_1_36_BUFG_inst_n_2;
  wire [15:0]p_1_in__0;
  wire p_2_in;
  wire [31:17]pc_plus_4;
  wire pc_reg0_n_10;
  wire pc_reg0_n_11;
  wire pc_reg0_n_12;
  wire pc_reg0_n_13;
  wire pc_reg0_n_14;
  wire pc_reg0_n_3;
  wire pc_reg0_n_4;
  wire pc_reg0_n_5;
  wire pc_reg0_n_6;
  wire pc_reg0_n_7;
  wire pc_reg0_n_8;
  wire pc_reg0_n_9;
  wire [31:0]rdata10;
  wire [31:0]rdata20;
  wire [4:0]reg1_addr;
  wire [4:0]reg2_addr;
  wire sel;
  wire [4:0]wb_wd_i;
  wire [31:0]wb_wdata_i;
  wire wb_wreg_i;

  ex ex0
       (.D(ex_mem_addr_o),
        .DI(id_ex0_n_253),
        .O({ex0_n_18,ex0_n_19,ex0_n_20,ex0_n_21}),
        .P(p_1_in__0),
        .Q(ex_reg2_i[0]),
        .S({id_ex0_n_258,id_ex0_n_259,id_ex0_n_260,id_ex0_n_261}),
        .data1_mul(data1_mul),
        .data2_mul(data2_mul),
        .\ex_reg1_reg[11] ({ex0_n_24,ex0_n_25,ex0_n_26,ex0_n_27}),
        .\ex_reg1_reg[15] ({ex0_n_28,ex0_n_29,ex0_n_30,ex0_n_31}),
        .\ex_reg1_reg[19] ({ex0_n_32,ex0_n_33,ex0_n_34,ex0_n_35}),
        .\ex_reg1_reg[23] ({ex0_n_36,ex0_n_37,ex0_n_38,ex0_n_39}),
        .\ex_reg1_reg[27] ({ex0_n_40,ex0_n_41,ex0_n_42,ex0_n_43}),
        .\ex_reg1_reg[30] ({p_2_in,ex0_n_45,ex0_n_46,ex0_n_47}),
        .\ex_reg1_reg[7] ({ex0_n_22,ex0_n_23}),
        .\ex_reg1_reg[7]_0 (ex0_n_96),
        .\ex_reg1_reg[7]_1 (ex0_n_97),
        .\mem_addr_reg[11] ({id_ex0_n_294,id_ex0_n_295,id_ex0_n_296,id_ex0_n_297}),
        .\mem_addr_reg[15] (ex_inst_i),
        .\mem_addr_reg[15]_0 ({id_ex0_n_298,id_ex0_n_299,id_ex0_n_300,id_ex0_n_301}),
        .\mem_addr_reg[19] ({id_ex0_n_87,id_ex0_n_88,id_ex0_n_89,id_ex0_n_90}),
        .\mem_addr_reg[23] ({id_ex0_n_83,id_ex0_n_84,id_ex0_n_85,id_ex0_n_86}),
        .\mem_addr_reg[27] ({id_ex0_n_79,id_ex0_n_80,id_ex0_n_81,id_ex0_n_82}),
        .\mem_addr_reg[31] ({id_ex0_n_75,id_ex0_n_76,id_ex0_n_77,id_ex0_n_78}),
        .\mem_addr_reg[3] ({id_ex0_n_286,id_ex0_n_287,id_ex0_n_288,id_ex0_n_289}),
        .\mem_addr_reg[7] ({id_ex0_n_290,id_ex0_n_291,id_ex0_n_292,id_ex0_n_293}),
        .\mem_wdata[12]_i_3 ({id_ex0_n_270,id_ex0_n_271,id_ex0_n_272,id_ex0_n_273}),
        .\mem_wdata[16]_i_2 ({id_ex0_n_274,id_ex0_n_275,id_ex0_n_276,id_ex0_n_277}),
        .\mem_wdata[20]_i_2 ({id_ex0_n_278,id_ex0_n_279,id_ex0_n_280,id_ex0_n_281}),
        .\mem_wdata[24]_i_3 ({id_ex0_n_282,id_ex0_n_283,id_ex0_n_284,id_ex0_n_285}),
        .\mem_wdata[28]_i_5 (ex_reg1_i),
        .\mem_wdata[28]_i_5_0 ({id_ex0_n_254,id_ex0_n_255,id_ex0_n_256,id_ex0_n_257}),
        .\mem_wdata[4]_i_3 ({id_ex0_n_262,id_ex0_n_263,id_ex0_n_264,id_ex0_n_265}),
        .\mem_wdata[8]_i_3 ({id_ex0_n_266,id_ex0_n_267,id_ex0_n_268,id_ex0_n_269}),
        .\mem_wdata_reg[7] (id_ex0_n_74),
        .mulres0(mulres0),
        .mulres2__2(mulres2__2));
  ex_mem ex_mem0
       (.ADDRA(reg1_addr[2]),
        .D(inst_addr),
        .E(E),
        .Q(Q),
        .base_ram_addr_OBUF(base_ram_addr_OBUF),
        .base_ram_be_n_OBUF(base_ram_be_n_OBUF),
        .base_ram_data_IBUF(base_ram_data_IBUF),
        .base_ram_oe_n_OBUF(base_ram_oe_n_OBUF),
        .clk_50M(clk_50M),
        .ex_wreg_o(ex_wreg_o),
        .ext_ram_addr_OBUF(ext_ram_addr_OBUF),
        .ext_ram_be_n_OBUF(ext_ram_be_n_OBUF),
        .ext_ram_ce_n_OBUF(ext_ram_ce_n_OBUF),
        .ext_ram_data_IBUF(ext_ram_data_IBUF),
        .ext_ram_data_OBUF(ext_ram_data_OBUF),
        .\ext_ram_data_TRI[0] (\ext_ram_data_TRI[0] ),
        .ext_ram_oe_n_OBUF(ext_ram_oe_n_OBUF),
        .ext_ram_we_n_OBUF(ext_ram_we_n_OBUF),
        .ext_uart_start_reg(ext_uart_start_reg),
        .inst_en(inst_en),
        .inst_sel1(inst_sel1),
        .\mem_addr_reg[31]_0 (ex_mem_addr_o),
        .\mem_aluop_reg[3]_0 (inst_rdata),
        .\mem_aluop_reg[7]_0 (ex_aluop_i),
        .\mem_store_data_reg[31]_0 (ex_reg2_i),
        .\mem_store_data_reg[7]_0 (\mem_store_data_reg[7] ),
        .\mem_wd_reg[4]_0 (mem_wd_i),
        .\mem_wd_reg[4]_1 (ex_wd_i),
        .mem_wdata_o(mem_wdata_o),
        .\mem_wdata_reg[31]_0 (ex_wdata_o),
        .mem_wreg_i(mem_wreg_i),
        .mem_wreg_reg_0(ex_mem0_n_98),
        .mem_wreg_reg_1(ex_mem0_n_99),
        .mem_wreg_reg_2(ex_mem0_n_105),
        .mem_wreg_reg_3(ex_mem0_n_106),
        .\reg1_o_reg[22]_i_1 (if_id0_n_125),
        .\reg1_o_reg[22]_i_4_0 (id_inst_i[25:16]),
        .reg2_addr(reg2_addr[2]),
        .\reg2_o_reg[22]_i_1 (if_id0_n_51),
        .reset_of_clk10M_reg(ex_mem0_n_56),
        .reset_of_clk10M_reg_0(ex_mem0_n_57),
        .reset_of_clk10M_reg_1(ex_mem0_n_58),
        .reset_of_clk10M_reg_2(ex_mem0_n_59),
        .reset_of_clk10M_reg_3(ex_mem0_n_60),
        .reset_of_clk10M_reg_4(ex_mem0_n_61),
        .reset_of_clk10M_reg_5(ex_mem0_n_62),
        .reset_of_clk10M_reg_6(ex_mem0_n_64));
  id id0
       (.CO(data1),
        .D(id_linkaddr_o[29:2]),
        .DI({if_id0_n_175,id_inst_i[15]}),
        .O({id0_n_7,id0_n_8,id0_n_9,id0_n_10}),
        .Q(id_pc_i),
        .S(if_id0_n_174),
        .\ex_link_addr_reg[2] (if_id0_n_165),
        .\ex_link_addr_reg[5] (if_id0_n_176),
        .\ex_reg1_reg[0] (Q),
        .\ex_reg1_reg[31] ({id_ex0_n_219,id_ex0_n_220,id_ex0_n_221,id_ex0_n_222,id_ex0_n_223,id_ex0_n_224,id_ex0_n_225,id_ex0_n_226,id_ex0_n_227,id_ex0_n_228,id_ex0_n_229,id_ex0_n_230,id_ex0_n_231,id_ex0_n_232,id_ex0_n_233,id_ex0_n_234,id_ex0_n_235,id_ex0_n_236,id_ex0_n_237,id_ex0_n_238,id_ex0_n_239,id_ex0_n_240,id_ex0_n_241,id_ex0_n_242,id_ex0_n_243,id_ex0_n_244,id_ex0_n_245,id_ex0_n_246,id_ex0_n_247,id_ex0_n_248,id_ex0_n_249,id_ex0_n_250}),
        .\ex_reg1_reg[31]_0 (\ex_reg1_reg[31] ),
        .\ex_reg2_reg[31] ({id_ex0_n_154,id_ex0_n_155,id_ex0_n_156,id_ex0_n_157,id_ex0_n_158,id_ex0_n_159,id_ex0_n_160,id_ex0_n_161,id_ex0_n_162,id_ex0_n_163,id_ex0_n_164,id_ex0_n_165,id_ex0_n_166,id_ex0_n_167,id_ex0_n_168,id_ex0_n_169,id_ex0_n_170,id_ex0_n_171,id_ex0_n_172,id_ex0_n_173,id_ex0_n_174,id_ex0_n_175,id_ex0_n_176,id_ex0_n_177,id_ex0_n_178,id_ex0_n_179,id_ex0_n_180,id_ex0_n_181,id_ex0_n_182,id_ex0_n_183,id_ex0_n_184,id_ex0_n_185}),
        .\ex_reg2_reg[31]_0 (\ex_reg2_reg[31] ),
        .\id_inst_reg[15] ({id0_n_23,id0_n_24,id0_n_25,id0_n_26}),
        .\id_inst_reg[15]_0 ({id0_n_27,id0_n_28,id0_n_29,id0_n_30}),
        .\id_inst_reg[26] (id0_n_106),
        .\id_inst_reg[26]_0 (id0_n_109),
        .\id_inst_reg[26]_1 (id0_n_110),
        .\id_inst_reg[26]_2 (id0_n_113),
        .\id_inst_reg[26]_3 (id0_n_116),
        .\id_inst_reg[26]_4 (id0_n_121),
        .\id_inst_reg[26]_5 (id0_n_125),
        .\id_inst_reg[28] (id0_n_128),
        .\id_inst_reg[29] (id0_n_129),
        .\id_pc_reg[12] ({id0_n_15,id0_n_16,id0_n_17,id0_n_18}),
        .\id_pc_reg[16] ({id0_n_19,id0_n_20,id0_n_21,id0_n_22}),
        .\id_pc_reg[28] ({id0_n_31,id0_n_32,id0_n_33}),
        .\id_pc_reg[31] ({pc_plus_4[31:29],pc_plus_4[18:17]}),
        .\id_pc_reg[31]_0 ({id0_n_34,id0_n_35,id0_n_36}),
        .\id_pc_reg[31]_1 ({id0_n_37,id0_n_38}),
        .\id_pc_reg[8] ({id0_n_11,id0_n_12,id0_n_13,id0_n_14}),
        .\pc[0]_i_26_0 (data4),
        .\pc[17]_i_13 ({if_id0_n_32,if_id0_n_33}),
        .\pc[1]_i_11 (if_id0_n_173),
        .\pc[1]_i_8 (if_id0_n_31),
        .\pc[25]_i_2 ({id_inst_i[29:28],id_inst_i[14:0]}),
        .\pc[29]_i_4 (if_id0_n_30),
        .\pc[29]_i_4_0 (if_id0_n_167),
        .reset_of_clk10M_reg(id0_n_67),
        .reset_of_clk10M_reg_0(id_reg1_o),
        .reset_of_clk10M_reg_1(id0_n_100),
        .reset_of_clk10M_reg_10(id0_n_112),
        .reset_of_clk10M_reg_11(id0_n_114),
        .reset_of_clk10M_reg_12(id0_n_115),
        .reset_of_clk10M_reg_13(id0_n_117),
        .reset_of_clk10M_reg_14(id0_n_118),
        .reset_of_clk10M_reg_15(id0_n_119),
        .reset_of_clk10M_reg_16(id0_n_120),
        .reset_of_clk10M_reg_17(id0_n_122),
        .reset_of_clk10M_reg_18(id0_n_123),
        .reset_of_clk10M_reg_19(id0_n_124),
        .reset_of_clk10M_reg_2(id0_n_101),
        .reset_of_clk10M_reg_20(id0_n_126),
        .reset_of_clk10M_reg_21(id0_n_127),
        .reset_of_clk10M_reg_22(id0_n_130),
        .reset_of_clk10M_reg_23(id_reg2_o),
        .reset_of_clk10M_reg_3(id0_n_102),
        .reset_of_clk10M_reg_4(id0_n_103),
        .reset_of_clk10M_reg_5(id0_n_104),
        .reset_of_clk10M_reg_6(id0_n_105),
        .reset_of_clk10M_reg_7(id0_n_107),
        .reset_of_clk10M_reg_8(id0_n_108),
        .reset_of_clk10M_reg_9(id0_n_111));
  id_ex id_ex0
       (.D({id_aluop_o,if_id0_n_40,if_id0_n_41}),
        .DI(id_ex0_n_253),
        .O({ex0_n_18,ex0_n_19,ex0_n_20,ex0_n_21}),
        .P(p_1_in__0),
        .Q(ex_reg2_i),
        .S({id_ex0_n_258,id_ex0_n_259,id_ex0_n_260,id_ex0_n_261}),
        .SR(if_id0_n_49),
        .clk_50M(clk_50M),
        .data1_mul(data1_mul),
        .data2_mul(data2_mul),
        .\ex_aluop_reg[3]_0 (id_ex0_n_74),
        .\ex_aluop_reg[5]_0 (id_ex0_n_251),
        .\ex_aluop_reg[7]_0 (ex_aluop_i),
        .\ex_alusel_reg[1]_0 (ex_wdata_o),
        .\ex_alusel_reg[2]_0 (id_alusel_o),
        .\ex_inst_reg[15]_0 (ex_inst_i),
        .\ex_inst_reg[15]_1 ({id_ex0_n_298,id_ex0_n_299,id_ex0_n_300,id_ex0_n_301}),
        .\ex_inst_reg[15]_2 (id_inst_i[15:0]),
        .\ex_link_addr_reg[31]_0 (id_linkaddr_o),
        .\ex_reg1_reg[0]_0 (if_id0_n_96),
        .\ex_reg1_reg[10]_0 (if_id0_n_102),
        .\ex_reg1_reg[11]_0 ({id_ex0_n_266,id_ex0_n_267,id_ex0_n_268,id_ex0_n_269}),
        .\ex_reg1_reg[11]_1 ({id_ex0_n_294,id_ex0_n_295,id_ex0_n_296,id_ex0_n_297}),
        .\ex_reg1_reg[11]_2 (if_id0_n_103),
        .\ex_reg1_reg[12]_0 (if_id0_n_104),
        .\ex_reg1_reg[13]_0 (if_id0_n_105),
        .\ex_reg1_reg[14]_0 (if_id0_n_106),
        .\ex_reg1_reg[15]_0 ({id_ex0_n_270,id_ex0_n_271,id_ex0_n_272,id_ex0_n_273}),
        .\ex_reg1_reg[15]_1 (if_id0_n_107),
        .\ex_reg1_reg[16]_0 (ex_mem0_n_105),
        .\ex_reg1_reg[16]_1 (if_id0_n_108),
        .\ex_reg1_reg[17]_0 (if_id0_n_109),
        .\ex_reg1_reg[18]_0 ({id_ex0_n_87,id_ex0_n_88,id_ex0_n_89,id_ex0_n_90}),
        .\ex_reg1_reg[18]_1 (if_id0_n_110),
        .\ex_reg1_reg[19]_0 ({id_ex0_n_274,id_ex0_n_275,id_ex0_n_276,id_ex0_n_277}),
        .\ex_reg1_reg[19]_1 (if_id0_n_111),
        .\ex_reg1_reg[1]_0 (if_id0_n_95),
        .\ex_reg1_reg[20]_0 (if_id0_n_112),
        .\ex_reg1_reg[21]_0 (if_id0_n_113),
        .\ex_reg1_reg[22]_0 ({id_ex0_n_83,id_ex0_n_84,id_ex0_n_85,id_ex0_n_86}),
        .\ex_reg1_reg[22]_1 (if_id0_n_114),
        .\ex_reg1_reg[23]_0 ({id_ex0_n_278,id_ex0_n_279,id_ex0_n_280,id_ex0_n_281}),
        .\ex_reg1_reg[23]_1 (if_id0_n_115),
        .\ex_reg1_reg[24]_0 (if_id0_n_116),
        .\ex_reg1_reg[25]_0 (if_id0_n_117),
        .\ex_reg1_reg[26]_0 ({id_ex0_n_79,id_ex0_n_80,id_ex0_n_81,id_ex0_n_82}),
        .\ex_reg1_reg[26]_1 (if_id0_n_118),
        .\ex_reg1_reg[27]_0 ({id_ex0_n_282,id_ex0_n_283,id_ex0_n_284,id_ex0_n_285}),
        .\ex_reg1_reg[27]_1 (if_id0_n_119),
        .\ex_reg1_reg[28]_0 (if_id0_n_120),
        .\ex_reg1_reg[29]_0 (if_id0_n_121),
        .\ex_reg1_reg[2]_0 (if_id0_n_94),
        .\ex_reg1_reg[30]_0 (ex_reg1_i),
        .\ex_reg1_reg[30]_1 ({id_ex0_n_75,id_ex0_n_76,id_ex0_n_77,id_ex0_n_78}),
        .\ex_reg1_reg[30]_2 (if_id0_n_122),
        .\ex_reg1_reg[31]_0 ({id_ex0_n_154,id_ex0_n_155,id_ex0_n_156,id_ex0_n_157,id_ex0_n_158,id_ex0_n_159,id_ex0_n_160,id_ex0_n_161,id_ex0_n_162,id_ex0_n_163,id_ex0_n_164,id_ex0_n_165,id_ex0_n_166,id_ex0_n_167,id_ex0_n_168,id_ex0_n_169,id_ex0_n_170,id_ex0_n_171,id_ex0_n_172,id_ex0_n_173,id_ex0_n_174,id_ex0_n_175,id_ex0_n_176,id_ex0_n_177,id_ex0_n_178,id_ex0_n_179,id_ex0_n_180,id_ex0_n_181,id_ex0_n_182,id_ex0_n_183,id_ex0_n_184,id_ex0_n_185}),
        .\ex_reg1_reg[31]_1 (id_ex0_n_218),
        .\ex_reg1_reg[31]_2 ({id_ex0_n_254,id_ex0_n_255,id_ex0_n_256,id_ex0_n_257}),
        .\ex_reg1_reg[31]_3 (if_id0_n_123),
        .\ex_reg1_reg[31]_4 (id_reg1_o),
        .\ex_reg1_reg[3]_0 ({id_ex0_n_286,id_ex0_n_287,id_ex0_n_288,id_ex0_n_289}),
        .\ex_reg1_reg[3]_1 (if_id0_n_93),
        .\ex_reg1_reg[4]_0 (if_id0_n_124),
        .\ex_reg1_reg[4]_1 (if_id0_n_92),
        .\ex_reg1_reg[5]_0 (if_id0_n_97),
        .\ex_reg1_reg[6]_0 (if_id0_n_98),
        .\ex_reg1_reg[7]_0 ({id_ex0_n_262,id_ex0_n_263,id_ex0_n_264,id_ex0_n_265}),
        .\ex_reg1_reg[7]_1 ({id_ex0_n_290,id_ex0_n_291,id_ex0_n_292,id_ex0_n_293}),
        .\ex_reg1_reg[7]_2 (if_id0_n_99),
        .\ex_reg1_reg[8]_0 (if_id0_n_100),
        .\ex_reg1_reg[9]_0 (if_id0_n_101),
        .\ex_reg2_reg[0]_0 (if_id0_n_60),
        .\ex_reg2_reg[0]_1 (ex_mem0_n_56),
        .\ex_reg2_reg[10]_0 (if_id0_n_70),
        .\ex_reg2_reg[11]_0 (if_id0_n_71),
        .\ex_reg2_reg[12]_0 (if_id0_n_72),
        .\ex_reg2_reg[13]_0 (if_id0_n_73),
        .\ex_reg2_reg[14]_0 (if_id0_n_74),
        .\ex_reg2_reg[15]_0 (if_id0_n_75),
        .\ex_reg2_reg[16]_0 (ex_mem0_n_98),
        .\ex_reg2_reg[16]_1 (if_id0_n_76),
        .\ex_reg2_reg[17]_0 (if_id0_n_77),
        .\ex_reg2_reg[18]_0 (if_id0_n_78),
        .\ex_reg2_reg[19]_0 (if_id0_n_79),
        .\ex_reg2_reg[1]_0 (if_id0_n_61),
        .\ex_reg2_reg[1]_1 (ex_mem0_n_57),
        .\ex_reg2_reg[20]_0 (if_id0_n_80),
        .\ex_reg2_reg[21]_0 (if_id0_n_81),
        .\ex_reg2_reg[22]_0 (if_id0_n_82),
        .\ex_reg2_reg[23]_0 (if_id0_n_83),
        .\ex_reg2_reg[24]_0 (if_id0_n_84),
        .\ex_reg2_reg[25]_0 (if_id0_n_85),
        .\ex_reg2_reg[26]_0 (if_id0_n_86),
        .\ex_reg2_reg[27]_0 (if_id0_n_87),
        .\ex_reg2_reg[28]_0 (if_id0_n_88),
        .\ex_reg2_reg[29]_0 (if_id0_n_89),
        .\ex_reg2_reg[2]_0 (if_id0_n_62),
        .\ex_reg2_reg[2]_1 (ex_mem0_n_58),
        .\ex_reg2_reg[30]_0 (if_id0_n_90),
        .\ex_reg2_reg[31]_0 (if_id0_n_91),
        .\ex_reg2_reg[31]_1 (id_reg2_o),
        .\ex_reg2_reg[3]_0 (if_id0_n_63),
        .\ex_reg2_reg[3]_1 (ex_mem0_n_59),
        .\ex_reg2_reg[4]_0 (if_id0_n_64),
        .\ex_reg2_reg[4]_1 (ex_mem0_n_60),
        .\ex_reg2_reg[5]_0 (if_id0_n_65),
        .\ex_reg2_reg[5]_1 (ex_mem0_n_61),
        .\ex_reg2_reg[6]_0 (if_id0_n_66),
        .\ex_reg2_reg[6]_1 (ex_mem0_n_62),
        .\ex_reg2_reg[7]_0 (if_id0_n_67),
        .\ex_reg2_reg[8]_0 (if_id0_n_68),
        .\ex_reg2_reg[9]_0 (if_id0_n_69),
        .\ex_wd_reg[4]_0 (ex_wd_i),
        .\ex_wd_reg[4]_1 ({if_id0_n_42,if_id0_n_43,if_id0_n_44,if_id0_n_45,if_id0_n_46}),
        .ex_wreg_i(ex_wreg_i),
        .ex_wreg_o(ex_wreg_o),
        .ex_wreg_reg_0({id_ex0_n_219,id_ex0_n_220,id_ex0_n_221,id_ex0_n_222,id_ex0_n_223,id_ex0_n_224,id_ex0_n_225,id_ex0_n_226,id_ex0_n_227,id_ex0_n_228,id_ex0_n_229,id_ex0_n_230,id_ex0_n_231,id_ex0_n_232,id_ex0_n_233,id_ex0_n_234,id_ex0_n_235,id_ex0_n_236,id_ex0_n_237,id_ex0_n_238,id_ex0_n_239,id_ex0_n_240,id_ex0_n_241,id_ex0_n_242,id_ex0_n_243,id_ex0_n_244,id_ex0_n_245,id_ex0_n_246,id_ex0_n_247,id_ex0_n_248,id_ex0_n_249,id_ex0_n_250}),
        .ex_wreg_reg_1(if_id0_n_47),
        .mem_wdata_o(mem_wdata_o),
        .\mem_wdata_reg[0] (Q),
        .\mem_wdata_reg[11] ({ex0_n_24,ex0_n_25,ex0_n_26,ex0_n_27}),
        .\mem_wdata_reg[15] ({ex0_n_28,ex0_n_29,ex0_n_30,ex0_n_31}),
        .\mem_wdata_reg[19] ({ex0_n_32,ex0_n_33,ex0_n_34,ex0_n_35}),
        .\mem_wdata_reg[23] ({ex0_n_36,ex0_n_37,ex0_n_38,ex0_n_39}),
        .\mem_wdata_reg[27] ({ex0_n_40,ex0_n_41,ex0_n_42,ex0_n_43}),
        .\mem_wdata_reg[31] ({p_2_in,ex0_n_45,ex0_n_46,ex0_n_47}),
        .\mem_wdata_reg[5] (ex0_n_97),
        .\mem_wdata_reg[6] ({ex0_n_22,ex0_n_23}),
        .\mem_wdata_reg[7] (ex0_n_96),
        .mulres0(mulres0),
        .mulres2__2(mulres2__2),
        .\reg1_o_reg[4]_i_1_0 (if_id0_n_126),
        .\reg1_o_reg[4]_i_1_1 (ex_mem0_n_106),
        .\reg1_o_reg[4]_i_1_2 (if_id0_n_125),
        .\reg2_o_reg[0]_i_1_0 (if_id0_n_58),
        .\reg2_o_reg[0]_i_1_1 (ex_mem0_n_99),
        .\reg2_o_reg[0]_i_1_2 (if_id0_n_51),
        .\reg2_o_reg[0]_i_1_3 (if_id0_n_59),
        .sel(sel));
  if_id if_id0
       (.ADDRA(reg1_addr),
        .CO(data1),
        .D(inst_addr),
        .DI(if_id0_n_175),
        .O({id0_n_7,id0_n_8,id0_n_9,id0_n_10}),
        .Q({id_inst_i[29:28],id_inst_i[25:0]}),
        .S(if_id0_n_174),
        .SR(if_id0_n_49),
        .clk_50M(clk_50M),
        .\ex_link_addr_reg[0] (id_ex0_n_251),
        .\ex_link_addr_reg[31] ({id0_n_37,id0_n_38}),
        .\ex_wd_reg[1] (if_id0_n_58),
        .\ex_wd_reg[4] (if_id0_n_126),
        .ex_wreg_i(ex_wreg_i),
        .ex_wreg_reg(if_id0_n_47),
        .ex_wreg_reg_0(if_id0_n_124),
        .\id_inst_reg[0]_0 (ex_mem0_n_64),
        .\id_inst_reg[11]_0 (if_id0_n_71),
        .\id_inst_reg[13]_0 (if_id0_n_73),
        .\id_inst_reg[15]_0 ({if_id0_n_32,if_id0_n_33}),
        .\id_inst_reg[15]_1 ({if_id0_n_42,if_id0_n_43,if_id0_n_44,if_id0_n_45,if_id0_n_46}),
        .\id_inst_reg[26]_0 ({id_aluop_o,if_id0_n_40,if_id0_n_41}),
        .\id_inst_reg[26]_1 (if_id0_n_167),
        .\id_inst_reg[27]_0 (if_id0_n_59),
        .\id_inst_reg[28]_0 (if_id0_n_30),
        .\id_inst_reg[28]_1 (if_id0_n_125),
        .\id_inst_reg[28]_2 (id_alusel_o),
        .\id_inst_reg[28]_3 (if_id0_n_165),
        .\id_inst_reg[28]_4 (if_id0_n_173),
        .\id_inst_reg[29]_0 (if_id0_n_31),
        .\id_inst_reg[30]_0 (if_id0_n_51),
        .\id_inst_reg[31]_0 (inst_rdata),
        .\id_inst_reg[9]_0 (if_id0_n_69),
        .\id_pc_reg[0]_0 (if_id0_n_166),
        .\id_pc_reg[0]_1 (Q),
        .\id_pc_reg[31]_0 ({id_linkaddr_o[31:30],id_linkaddr_o[1:0]}),
        .\id_pc_reg[31]_1 (id_pc_i),
        .\id_pc_reg[31]_2 ({pc_reg0_n_3,pc_reg0_n_4,pc_reg0_n_5,pc_reg0_n_6,pc_reg0_n_7,pc_reg0_n_8,pc_reg0_n_9,pc_reg0_n_10,pc_reg0_n_11,pc_reg0_n_12,pc_reg0_n_13,pc_reg0_n_14}),
        .\id_pc_reg[3]_0 (if_id0_n_176),
        .inst_sel1(inst_sel1),
        .n_0_172_BUFG_inst_i_1_0(ex_wd_i),
        .n_0_172_BUFG_inst_n_1(n_0_172_BUFG_inst_n_1),
        .n_1_36_BUFG_inst_n_2(n_1_36_BUFG_inst_n_2),
        .\pc[0]_i_5_0 ({id_reg1_o[31],id_reg1_o[4],id_reg1_o[1:0]}),
        .\pc[13]_i_2_0 ({id0_n_19,id0_n_20,id0_n_21,id0_n_22}),
        .\pc[17]_i_2_0 ({id0_n_23,id0_n_24,id0_n_25,id0_n_26}),
        .\pc[21]_i_2_0 ({id0_n_27,id0_n_28,id0_n_29,id0_n_30}),
        .\pc[25]_i_3_0 ({id0_n_31,id0_n_32,id0_n_33}),
        .\pc[29]_i_2_0 ({pc_plus_4[31:29],pc_plus_4[18:17]}),
        .\pc[29]_i_2_1 ({id0_n_34,id0_n_35,id0_n_36}),
        .\pc[29]_i_9 (data4),
        .\pc[5]_i_2_0 ({id0_n_11,id0_n_12,id0_n_13,id0_n_14}),
        .\pc[9]_i_2_0 ({id0_n_15,id0_n_16,id0_n_17,id0_n_18}),
        .\pc_reg[0] (id0_n_130),
        .\pc_reg[0]_0 (id0_n_129),
        .\pc_reg[12] ({if_id0_n_185,if_id0_n_186,if_id0_n_187,if_id0_n_188}),
        .\pc_reg[12]_0 (id0_n_103),
        .\pc_reg[12]_1 (id0_n_104),
        .\pc_reg[12]_2 (id0_n_112),
        .\pc_reg[12]_3 (id0_n_113),
        .\pc_reg[16] ({if_id0_n_189,if_id0_n_190,if_id0_n_191,if_id0_n_192}),
        .\pc_reg[16]_0 (id0_n_102),
        .\pc_reg[16]_1 (id0_n_114),
        .\pc_reg[16]_2 (id0_n_115),
        .\pc_reg[16]_3 (id0_n_116),
        .\pc_reg[20] ({if_id0_n_193,if_id0_n_194,if_id0_n_195,if_id0_n_196}),
        .\pc_reg[20]_0 (id0_n_101),
        .\pc_reg[20]_1 (id0_n_117),
        .\pc_reg[20]_2 (id0_n_118),
        .\pc_reg[20]_3 (id0_n_119),
        .\pc_reg[24] ({if_id0_n_197,if_id0_n_198,if_id0_n_199,if_id0_n_200}),
        .\pc_reg[24]_0 (id0_n_100),
        .\pc_reg[24]_1 (id0_n_120),
        .\pc_reg[24]_2 (id0_n_121),
        .\pc_reg[24]_3 (id0_n_122),
        .\pc_reg[28] ({if_id0_n_201,if_id0_n_202,if_id0_n_203,if_id0_n_204}),
        .\pc_reg[28]_0 (id0_n_67),
        .\pc_reg[28]_1 (id0_n_128),
        .\pc_reg[28]_2 (id0_n_123),
        .\pc_reg[28]_3 (id0_n_124),
        .\pc_reg[28]_4 (id0_n_125),
        .\pc_reg[2] ({if_id0_n_177,if_id0_n_178,if_id0_n_179,if_id0_n_180}),
        .\pc_reg[31] ({if_id0_n_205,if_id0_n_206,if_id0_n_207}),
        .\pc_reg[31]_0 (id0_n_105),
        .\pc_reg[31]_1 (id0_n_126),
        .\pc_reg[31]_2 (id0_n_127),
        .\pc_reg[4] (id0_n_107),
        .\pc_reg[4]_0 (id0_n_106),
        .\pc_reg[8] ({if_id0_n_181,if_id0_n_182,if_id0_n_183,if_id0_n_184}),
        .\pc_reg[8]_0 (id0_n_108),
        .\pc_reg[8]_1 (id0_n_109),
        .\pc_reg[8]_2 (id0_n_110),
        .\pc_reg[8]_3 (id0_n_111),
        .rdata10(rdata10),
        .rdata20(rdata20),
        .\reg1_o_reg[31]_i_1 (id_ex0_n_218),
        .reg2_addr(reg2_addr),
        .sel(sel),
        .wb_wd_i(wb_wd_i),
        .wb_wdata_i(wb_wdata_i),
        .\wb_wdata_reg[0] (if_id0_n_60),
        .\wb_wdata_reg[0]_0 (if_id0_n_96),
        .\wb_wdata_reg[10] (if_id0_n_70),
        .\wb_wdata_reg[10]_0 (if_id0_n_102),
        .\wb_wdata_reg[11] (if_id0_n_103),
        .\wb_wdata_reg[12] (if_id0_n_72),
        .\wb_wdata_reg[12]_0 (if_id0_n_104),
        .\wb_wdata_reg[13] (if_id0_n_105),
        .\wb_wdata_reg[14] (if_id0_n_74),
        .\wb_wdata_reg[14]_0 (if_id0_n_106),
        .\wb_wdata_reg[15] (if_id0_n_75),
        .\wb_wdata_reg[15]_0 (if_id0_n_107),
        .\wb_wdata_reg[16] (if_id0_n_76),
        .\wb_wdata_reg[16]_0 (if_id0_n_108),
        .\wb_wdata_reg[17] (if_id0_n_77),
        .\wb_wdata_reg[17]_0 (if_id0_n_109),
        .\wb_wdata_reg[18] (if_id0_n_78),
        .\wb_wdata_reg[18]_0 (if_id0_n_110),
        .\wb_wdata_reg[19] (if_id0_n_79),
        .\wb_wdata_reg[19]_0 (if_id0_n_111),
        .\wb_wdata_reg[1] (if_id0_n_61),
        .\wb_wdata_reg[1]_0 (if_id0_n_95),
        .\wb_wdata_reg[20] (if_id0_n_80),
        .\wb_wdata_reg[20]_0 (if_id0_n_112),
        .\wb_wdata_reg[21] (if_id0_n_81),
        .\wb_wdata_reg[21]_0 (if_id0_n_113),
        .\wb_wdata_reg[22] (if_id0_n_82),
        .\wb_wdata_reg[22]_0 (if_id0_n_114),
        .\wb_wdata_reg[23] (if_id0_n_83),
        .\wb_wdata_reg[23]_0 (if_id0_n_115),
        .\wb_wdata_reg[24] (if_id0_n_84),
        .\wb_wdata_reg[24]_0 (if_id0_n_116),
        .\wb_wdata_reg[25] (if_id0_n_85),
        .\wb_wdata_reg[25]_0 (if_id0_n_117),
        .\wb_wdata_reg[26] (if_id0_n_86),
        .\wb_wdata_reg[26]_0 (if_id0_n_118),
        .\wb_wdata_reg[27] (if_id0_n_87),
        .\wb_wdata_reg[27]_0 (if_id0_n_119),
        .\wb_wdata_reg[28] (if_id0_n_88),
        .\wb_wdata_reg[28]_0 (if_id0_n_120),
        .\wb_wdata_reg[29] (if_id0_n_89),
        .\wb_wdata_reg[29]_0 (if_id0_n_121),
        .\wb_wdata_reg[2] (if_id0_n_62),
        .\wb_wdata_reg[2]_0 (if_id0_n_94),
        .\wb_wdata_reg[30] (if_id0_n_90),
        .\wb_wdata_reg[30]_0 (if_id0_n_122),
        .\wb_wdata_reg[31] (if_id0_n_91),
        .\wb_wdata_reg[31]_0 (if_id0_n_123),
        .\wb_wdata_reg[3] (if_id0_n_63),
        .\wb_wdata_reg[3]_0 (if_id0_n_93),
        .\wb_wdata_reg[4] (if_id0_n_64),
        .\wb_wdata_reg[4]_0 (if_id0_n_92),
        .\wb_wdata_reg[5] (if_id0_n_65),
        .\wb_wdata_reg[5]_0 (if_id0_n_97),
        .\wb_wdata_reg[6] (if_id0_n_66),
        .\wb_wdata_reg[6]_0 (if_id0_n_98),
        .\wb_wdata_reg[7] (if_id0_n_67),
        .\wb_wdata_reg[7]_0 (if_id0_n_99),
        .\wb_wdata_reg[8] (if_id0_n_68),
        .\wb_wdata_reg[8]_0 (if_id0_n_100),
        .\wb_wdata_reg[9] (if_id0_n_101),
        .wb_wreg_i(wb_wreg_i));
  mem_wb mem_wb0
       (.Q(Q),
        .clk_50M(clk_50M),
        .mem_wdata_o(mem_wdata_o),
        .mem_wreg_i(mem_wreg_i),
        .p_0_in(mem_wb0_n_3),
        .wb_wd_i(wb_wd_i),
        .\wb_wd_reg[4]_0 (mem_wd_i),
        .\wb_wdata_reg[0]_0 (ex_mem0_n_56),
        .\wb_wdata_reg[1]_0 (ex_mem0_n_57),
        .\wb_wdata_reg[2]_0 (ex_mem0_n_58),
        .\wb_wdata_reg[3]_0 (ex_mem0_n_59),
        .\wb_wdata_reg[4]_0 (ex_mem0_n_60),
        .\wb_wdata_reg[5]_0 (ex_mem0_n_61),
        .\wb_wdata_reg[6]_0 (ex_mem0_n_62),
        .wb_wreg_i(wb_wreg_i),
        .wdata(wb_wdata_i));
  pc_reg pc_reg0
       (.D(inst_addr),
        .Q(Q),
        .base_ram_ce_n_OBUF(base_ram_ce_n_OBUF),
        .clk_50M(clk_50M),
        .inst_en(inst_en),
        .inst_sel1(inst_sel1),
        .\pc_reg[0]_0 (if_id0_n_166),
        .\pc_reg[12]_0 ({if_id0_n_185,if_id0_n_186,if_id0_n_187,if_id0_n_188}),
        .\pc_reg[16]_0 ({if_id0_n_189,if_id0_n_190,if_id0_n_191,if_id0_n_192}),
        .\pc_reg[20]_0 ({if_id0_n_193,if_id0_n_194,if_id0_n_195,if_id0_n_196}),
        .\pc_reg[24]_0 ({if_id0_n_197,if_id0_n_198,if_id0_n_199,if_id0_n_200}),
        .\pc_reg[28]_0 ({if_id0_n_201,if_id0_n_202,if_id0_n_203,if_id0_n_204}),
        .\pc_reg[31]_0 ({pc_reg0_n_3,pc_reg0_n_4,pc_reg0_n_5,pc_reg0_n_6,pc_reg0_n_7,pc_reg0_n_8,pc_reg0_n_9,pc_reg0_n_10,pc_reg0_n_11,pc_reg0_n_12,pc_reg0_n_13,pc_reg0_n_14}),
        .\pc_reg[31]_1 ({if_id0_n_205,if_id0_n_206,if_id0_n_207}),
        .\pc_reg[4]_0 ({if_id0_n_177,if_id0_n_178,if_id0_n_179,if_id0_n_180}),
        .\pc_reg[8]_0 ({if_id0_n_181,if_id0_n_182,if_id0_n_183,if_id0_n_184}),
        .sel(sel));
  regfile regfile1
       (.ADDRA(reg1_addr),
        .clk_50M(clk_50M),
        .p_0_in(mem_wb0_n_3),
        .rdata10(rdata10),
        .rdata20(rdata20),
        .reg2_addr(reg2_addr),
        .wb_wd_i(wb_wd_i),
        .wdata(wb_wdata_i));
endmodule

module pc_reg
   (inst_en,
    \pc_reg[31]_0 ,
    D,
    base_ram_ce_n_OBUF,
    Q,
    clk_50M,
    sel,
    \pc_reg[0]_0 ,
    \pc_reg[4]_0 ,
    \pc_reg[8]_0 ,
    \pc_reg[12]_0 ,
    \pc_reg[16]_0 ,
    \pc_reg[20]_0 ,
    \pc_reg[24]_0 ,
    \pc_reg[28]_0 ,
    \pc_reg[31]_1 ,
    inst_sel1);
  output inst_en;
  output [11:0]\pc_reg[31]_0 ;
  output [19:0]D;
  output base_ram_ce_n_OBUF;
  input Q;
  input clk_50M;
  input sel;
  input \pc_reg[0]_0 ;
  input [3:0]\pc_reg[4]_0 ;
  input [3:0]\pc_reg[8]_0 ;
  input [3:0]\pc_reg[12]_0 ;
  input [3:0]\pc_reg[16]_0 ;
  input [3:0]\pc_reg[20]_0 ;
  input [3:0]\pc_reg[24]_0 ;
  input [3:0]\pc_reg[28]_0 ;
  input [2:0]\pc_reg[31]_1 ;
  input inst_sel1;

  wire [19:0]D;
  wire Q;
  wire base_ram_ce_n_OBUF;
  wire clk_50M;
  wire inst_en;
  wire inst_sel1;
  wire \pc_reg[0]_0 ;
  wire [3:0]\pc_reg[12]_0 ;
  wire [3:0]\pc_reg[16]_0 ;
  wire [3:0]\pc_reg[20]_0 ;
  wire [3:0]\pc_reg[24]_0 ;
  wire [3:0]\pc_reg[28]_0 ;
  wire [11:0]\pc_reg[31]_0 ;
  wire [2:0]\pc_reg[31]_1 ;
  wire [3:0]\pc_reg[4]_0 ;
  wire [3:0]\pc_reg[8]_0 ;
  wire sel;

  LUT2 #(
    .INIT(4'h2)) 
    base_ram_ce_n_OBUF_inst_i_1
       (.I0(inst_en),
        .I1(inst_sel1),
        .O(base_ram_ce_n_OBUF));
  FDRE #(
    .INIT(1'b0)) 
    ce_reg
       (.C(clk_50M),
        .CE(1'b1),
        .D(Q),
        .Q(inst_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[0] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[0]_0 ),
        .Q(\pc_reg[31]_0 [0]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[12]_0 [1]),
        .Q(D[8]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[12]_0 [2]),
        .Q(D[9]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[12] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[12]_0 [3]),
        .Q(D[10]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[13] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[16]_0 [0]),
        .Q(D[11]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[16]_0 [1]),
        .Q(D[12]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[16]_0 [2]),
        .Q(D[13]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[16] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[16]_0 [3]),
        .Q(D[14]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[17] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[20]_0 [0]),
        .Q(D[15]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[18] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[20]_0 [1]),
        .Q(D[16]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[19] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[20]_0 [2]),
        .Q(D[17]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[4]_0 [0]),
        .Q(\pc_reg[31]_0 [1]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[20] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[20]_0 [3]),
        .Q(D[18]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[21] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[24]_0 [0]),
        .Q(D[19]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[22] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[24]_0 [1]),
        .Q(\pc_reg[31]_0 [2]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[23] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[24]_0 [2]),
        .Q(\pc_reg[31]_0 [3]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[24] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[24]_0 [3]),
        .Q(\pc_reg[31]_0 [4]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[25] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[28]_0 [0]),
        .Q(\pc_reg[31]_0 [5]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[26] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[28]_0 [1]),
        .Q(\pc_reg[31]_0 [6]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[27] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[28]_0 [2]),
        .Q(\pc_reg[31]_0 [7]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[28] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[28]_0 [3]),
        .Q(\pc_reg[31]_0 [8]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[29] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[31]_1 [0]),
        .Q(\pc_reg[31]_0 [9]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[4]_0 [1]),
        .Q(D[0]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[30] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[31]_1 [1]),
        .Q(\pc_reg[31]_0 [10]),
        .R(inst_en));
  FDSE #(
    .INIT(1'b1)) 
    \pc_reg[31] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[31]_1 [2]),
        .Q(\pc_reg[31]_0 [11]),
        .S(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[4]_0 [2]),
        .Q(D[1]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[4]_0 [3]),
        .Q(D[2]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[8]_0 [0]),
        .Q(D[3]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[8]_0 [1]),
        .Q(D[4]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[8]_0 [2]),
        .Q(D[5]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[8]_0 [3]),
        .Q(D[6]),
        .R(inst_en));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(clk_50M),
        .CE(sel),
        .D(\pc_reg[12]_0 [0]),
        .Q(D[7]),
        .R(inst_en));
endmodule

module pll_example
   (clk_out1,
    clk_out2,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  output clk_out2;
  input reset;
  output locked;
  input clk_in1;

  (* IBUF_LOW_PWR *) wire clk_in1;
  wire clk_out1;
  wire locked;
  wire reset;
  wire NLW_inst_clk_out2_UNCONNECTED;

  pll_example_pll_example_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .clk_out2(NLW_inst_clk_out2_UNCONNECTED),
        .locked(locked),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "pll_example_clk_wiz" *) 
module pll_example_pll_example_clk_wiz
   (clk_out1,
    clk_out2,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  output clk_out2;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire clk_out1_pll_example;
  wire clkfbout_buf_pll_example;
  wire clkfbout_pll_example;
  wire locked;
  wire reset;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_pll_example),
        .O(clkfbout_buf_pll_example));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_pll_example),
        .O(clk_out1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO SWEEP" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(20.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(20.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(100.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(50),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_pll_example),
        .CLKFBOUT(clkfbout_pll_example),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_pll_example),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
endmodule

module regfile
   (rdata10,
    rdata20,
    clk_50M,
    p_0_in,
    wdata,
    ADDRA,
    wb_wd_i,
    reg2_addr);
  output [31:0]rdata10;
  output [31:0]rdata20;
  input clk_50M;
  input p_0_in;
  input [31:0]wdata;
  input [4:0]ADDRA;
  input [4:0]wb_wd_i;
  input [4:0]reg2_addr;

  wire [4:0]ADDRA;
  wire clk_50M;
  wire p_0_in;
  wire [31:0]rdata10;
  wire [31:0]rdata20;
  wire [4:0]reg2_addr;
  wire [4:0]wb_wd_i;
  wire [31:0]wdata;
  wire [1:0]NLW_regs_reg_r1_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r1_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r1_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r1_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r1_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r1_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r1_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r1_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_regs_reg_r2_0_31_6_11_DOD_UNCONNECTED;

  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_UNIQ_BASE_ regs_reg_r1_0_31_0_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(wb_wd_i),
        .DIA(wdata[1:0]),
        .DIB(wdata[3:2]),
        .DIC(wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata10[1:0]),
        .DOB(rdata10[3:2]),
        .DOC(rdata10[5:4]),
        .DOD(NLW_regs_reg_r1_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD781 regs_reg_r1_0_31_12_17
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(wb_wd_i),
        .DIA(wdata[13:12]),
        .DIB(wdata[15:14]),
        .DIC(wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rdata10[13:12]),
        .DOB(rdata10[15:14]),
        .DOC(rdata10[17:16]),
        .DOD(NLW_regs_reg_r1_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD782 regs_reg_r1_0_31_18_23
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(wb_wd_i),
        .DIA(wdata[19:18]),
        .DIB(wdata[21:20]),
        .DIC(wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rdata10[19:18]),
        .DOB(rdata10[21:20]),
        .DOC(rdata10[23:22]),
        .DOD(NLW_regs_reg_r1_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD783 regs_reg_r1_0_31_24_29
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(wb_wd_i),
        .DIA(wdata[25:24]),
        .DIB(wdata[27:26]),
        .DIC(wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rdata10[25:24]),
        .DOB(rdata10[27:26]),
        .DOC(rdata10[29:28]),
        .DOD(NLW_regs_reg_r1_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M_HD784 regs_reg_r1_0_31_30_31
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(wb_wd_i),
        .DIA(wdata[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rdata10[31:30]),
        .DOB(NLW_regs_reg_r1_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_regs_reg_r1_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_regs_reg_r1_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD785 regs_reg_r1_0_31_6_11
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(wb_wd_i),
        .DIA(wdata[7:6]),
        .DIB(wdata[9:8]),
        .DIC(wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rdata10[7:6]),
        .DOB(rdata10[9:8]),
        .DOC(rdata10[11:10]),
        .DOD(NLW_regs_reg_r1_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD786 regs_reg_r2_0_31_0_5
       (.ADDRA(reg2_addr),
        .ADDRB(reg2_addr),
        .ADDRC(reg2_addr),
        .ADDRD(wb_wd_i),
        .DIA(wdata[1:0]),
        .DIB(wdata[3:2]),
        .DIC(wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata20[1:0]),
        .DOB(rdata20[3:2]),
        .DOC(rdata20[5:4]),
        .DOD(NLW_regs_reg_r2_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD787 regs_reg_r2_0_31_12_17
       (.ADDRA(reg2_addr),
        .ADDRB(reg2_addr),
        .ADDRC(reg2_addr),
        .ADDRD(wb_wd_i),
        .DIA(wdata[13:12]),
        .DIB(wdata[15:14]),
        .DIC(wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rdata20[13:12]),
        .DOB(rdata20[15:14]),
        .DOC(rdata20[17:16]),
        .DOD(NLW_regs_reg_r2_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD788 regs_reg_r2_0_31_18_23
       (.ADDRA(reg2_addr),
        .ADDRB(reg2_addr),
        .ADDRC(reg2_addr),
        .ADDRD(wb_wd_i),
        .DIA(wdata[19:18]),
        .DIB(wdata[21:20]),
        .DIC(wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rdata20[19:18]),
        .DOB(rdata20[21:20]),
        .DOC(rdata20[23:22]),
        .DOD(NLW_regs_reg_r2_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD789 regs_reg_r2_0_31_24_29
       (.ADDRA(reg2_addr),
        .ADDRB(reg2_addr),
        .ADDRC(reg2_addr),
        .ADDRD(wb_wd_i),
        .DIA(wdata[25:24]),
        .DIB(wdata[27:26]),
        .DIC(wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rdata20[25:24]),
        .DOB(rdata20[27:26]),
        .DOC(rdata20[29:28]),
        .DOD(NLW_regs_reg_r2_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M_HD790 regs_reg_r2_0_31_30_31
       (.ADDRA(reg2_addr),
        .ADDRB(reg2_addr),
        .ADDRC(reg2_addr),
        .ADDRD(wb_wd_i),
        .DIA(wdata[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rdata20[31:30]),
        .DOB(NLW_regs_reg_r2_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_regs_reg_r2_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_regs_reg_r2_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "regfile1/regs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD791 regs_reg_r2_0_31_6_11
       (.ADDRA(reg2_addr),
        .ADDRB(reg2_addr),
        .ADDRC(reg2_addr),
        .ADDRD(wb_wd_i),
        .DIA(wdata[7:6]),
        .DIB(wdata[9:8]),
        .DIC(wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rdata20[7:6]),
        .DOB(rdata20[9:8]),
        .DOC(rdata20[11:10]),
        .DOD(NLW_regs_reg_r2_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_50M),
        .WE(p_0_in));
endmodule

(* ECO_CHECKSUM = "ca941dc9" *) 
(* NotValidForBitStream *)
module thinpad_top
   (clk_50M,
    clk_11M0592,
    clock_btn,
    reset_btn,
    touch_btn,
    dip_sw,
    leds,
    dpy0,
    dpy1,
    base_ram_data,
    base_ram_addr,
    base_ram_be_n,
    base_ram_ce_n,
    base_ram_oe_n,
    base_ram_we_n,
    ext_ram_data,
    ext_ram_addr,
    ext_ram_be_n,
    ext_ram_ce_n,
    ext_ram_oe_n,
    ext_ram_we_n,
    txd,
    rxd,
    flash_a,
    flash_d,
    flash_rp_n,
    flash_vpen,
    flash_ce_n,
    flash_oe_n,
    flash_we_n,
    flash_byte_n,
    video_red,
    video_green,
    video_blue,
    video_hsync,
    video_vsync,
    video_clk,
    video_de);
  input clk_50M;
  input clk_11M0592;
  input clock_btn;
  input reset_btn;
  input [3:0]touch_btn;
  input [31:0]dip_sw;
  output [15:0]leds;
  output [7:0]dpy0;
  output [7:0]dpy1;
  inout [31:0]base_ram_data;
  output [19:0]base_ram_addr;
  output [3:0]base_ram_be_n;
  output base_ram_ce_n;
  output base_ram_oe_n;
  output base_ram_we_n;
  inout [31:0]ext_ram_data;
  output [19:0]ext_ram_addr;
  output [3:0]ext_ram_be_n;
  output ext_ram_ce_n;
  output ext_ram_oe_n;
  output ext_ram_we_n;
  output txd;
  input rxd;
  output [22:0]flash_a;
  inout [15:0]flash_d;
  output flash_rp_n;
  output flash_vpen;
  output flash_ce_n;
  output flash_oe_n;
  output flash_we_n;
  output flash_byte_n;
  output [2:0]video_red;
  output [2:0]video_green;
  output [1:0]video_blue;
  output video_hsync;
  output video_vsync;
  output video_clk;
  output video_de;

  wire [19:0]base_ram_addr;
  wire [19:0]base_ram_addr_OBUF;
  wire [3:0]base_ram_be_n;
  wire [3:0]base_ram_be_n_OBUF;
  wire base_ram_ce_n;
  wire base_ram_ce_n_OBUF;
  wire [31:0]base_ram_data;
  wire [31:0]base_ram_data_IBUF;
  wire base_ram_oe_n;
  wire base_ram_oe_n_OBUF;
  wire base_ram_we_n;
  wire clk_10M;
  wire clk_50M;
  wire clk_50M_IBUF;
  wire clk_50M_IBUF_BUFG;
  wire clock_btn;
  wire clock_btn_IBUF;
  wire clock_btn_IBUF_BUFG;
  wire [7:0]dpy0;
  wire [7:0]dpy1;
  wire [19:0]ext_ram_addr;
  wire [19:0]ext_ram_addr_OBUF;
  wire [3:0]ext_ram_be_n;
  wire [3:0]ext_ram_be_n_OBUF;
  wire ext_ram_ce_n;
  wire ext_ram_ce_n_OBUF;
  wire [31:0]ext_ram_data;
  wire [31:0]ext_ram_data_IBUF;
  wire [31:0]ext_ram_data_OBUF;
  wire \ext_ram_data_TRI[0] ;
  wire ext_ram_oe_n;
  wire ext_ram_oe_n_OBUF;
  wire ext_ram_we_n;
  wire ext_ram_we_n_OBUF;
  wire ext_uart_start;
  wire ext_uart_t_n_3;
  wire [7:0]ext_uart_tx;
  wire ext_uart_tx0;
  wire [22:0]flash_a;
  wire flash_byte_n;
  wire flash_ce_n;
  wire flash_oe_n;
  wire flash_rp_n;
  wire flash_vpen;
  wire flash_we_n;
  wire \led_bits_reg[0]_lopt_replica_1 ;
  wire \led_bits_reg[10]_lopt_replica_1 ;
  wire \led_bits_reg[11]_lopt_replica_1 ;
  wire \led_bits_reg[12]_lopt_replica_1 ;
  wire \led_bits_reg[13]_lopt_replica_1 ;
  wire \led_bits_reg[14]_lopt_replica_1 ;
  wire \led_bits_reg[15]_lopt_replica_1 ;
  wire \led_bits_reg[1]_lopt_replica_1 ;
  wire \led_bits_reg[2]_lopt_replica_1 ;
  wire \led_bits_reg[3]_lopt_replica_1 ;
  wire \led_bits_reg[4]_lopt_replica_1 ;
  wire \led_bits_reg[5]_lopt_replica_1 ;
  wire \led_bits_reg[6]_lopt_replica_1 ;
  wire \led_bits_reg[7]_lopt_replica_1 ;
  wire \led_bits_reg[8]_lopt_replica_1 ;
  wire \led_bits_reg[9]_lopt_replica_1 ;
  wire [15:0]leds;
  wire [15:0]leds_OBUF;
  wire locked;
  wire [7:0]mem_store_data_i;
  wire n_0_172_BUFG;
  wire n_0_172_BUFG_inst_n_1;
  wire n_1_36_BUFG;
  wire n_1_36_BUFG_inst_n_2;
  wire reset_btn;
  wire reset_btn_IBUF;
  wire reset_of_clk10M;
  wire reset_of_clk10M_i_1_n_2;
  wire txd;
  wire txd_OBUF;
  wire [1:0]video_blue;
  wire [0:0]video_blue_OBUF;
  wire video_clk;
  wire video_de;
  wire video_de_OBUF;
  wire [2:0]video_green;
  wire [0:0]video_green_OBUF;
  wire video_hsync;
  wire video_hsync_OBUF;
  wire [2:0]video_red;
  wire [0:0]video_red_OBUF;
  wire video_vsync;
  wire video_vsync_OBUF;
  wire NLW_clock_gen_clk_out2_UNCONNECTED;

initial begin
 $sdf_annotate("tb_time_impl.sdf",,,,"tool_control");
end
  OBUF \base_ram_addr_OBUF[0]_inst 
       (.I(base_ram_addr_OBUF[0]),
        .O(base_ram_addr[0]));
  OBUF \base_ram_addr_OBUF[10]_inst 
       (.I(base_ram_addr_OBUF[10]),
        .O(base_ram_addr[10]));
  OBUF \base_ram_addr_OBUF[11]_inst 
       (.I(base_ram_addr_OBUF[11]),
        .O(base_ram_addr[11]));
  OBUF \base_ram_addr_OBUF[12]_inst 
       (.I(base_ram_addr_OBUF[12]),
        .O(base_ram_addr[12]));
  OBUF \base_ram_addr_OBUF[13]_inst 
       (.I(base_ram_addr_OBUF[13]),
        .O(base_ram_addr[13]));
  OBUF \base_ram_addr_OBUF[14]_inst 
       (.I(base_ram_addr_OBUF[14]),
        .O(base_ram_addr[14]));
  OBUF \base_ram_addr_OBUF[15]_inst 
       (.I(base_ram_addr_OBUF[15]),
        .O(base_ram_addr[15]));
  OBUF \base_ram_addr_OBUF[16]_inst 
       (.I(base_ram_addr_OBUF[16]),
        .O(base_ram_addr[16]));
  OBUF \base_ram_addr_OBUF[17]_inst 
       (.I(base_ram_addr_OBUF[17]),
        .O(base_ram_addr[17]));
  OBUF \base_ram_addr_OBUF[18]_inst 
       (.I(base_ram_addr_OBUF[18]),
        .O(base_ram_addr[18]));
  OBUF \base_ram_addr_OBUF[19]_inst 
       (.I(base_ram_addr_OBUF[19]),
        .O(base_ram_addr[19]));
  OBUF \base_ram_addr_OBUF[1]_inst 
       (.I(base_ram_addr_OBUF[1]),
        .O(base_ram_addr[1]));
  OBUF \base_ram_addr_OBUF[2]_inst 
       (.I(base_ram_addr_OBUF[2]),
        .O(base_ram_addr[2]));
  OBUF \base_ram_addr_OBUF[3]_inst 
       (.I(base_ram_addr_OBUF[3]),
        .O(base_ram_addr[3]));
  OBUF \base_ram_addr_OBUF[4]_inst 
       (.I(base_ram_addr_OBUF[4]),
        .O(base_ram_addr[4]));
  OBUF \base_ram_addr_OBUF[5]_inst 
       (.I(base_ram_addr_OBUF[5]),
        .O(base_ram_addr[5]));
  OBUF \base_ram_addr_OBUF[6]_inst 
       (.I(base_ram_addr_OBUF[6]),
        .O(base_ram_addr[6]));
  OBUF \base_ram_addr_OBUF[7]_inst 
       (.I(base_ram_addr_OBUF[7]),
        .O(base_ram_addr[7]));
  OBUF \base_ram_addr_OBUF[8]_inst 
       (.I(base_ram_addr_OBUF[8]),
        .O(base_ram_addr[8]));
  OBUF \base_ram_addr_OBUF[9]_inst 
       (.I(base_ram_addr_OBUF[9]),
        .O(base_ram_addr[9]));
  OBUF \base_ram_be_n_OBUF[0]_inst 
       (.I(base_ram_be_n_OBUF[0]),
        .O(base_ram_be_n[0]));
  OBUF \base_ram_be_n_OBUF[1]_inst 
       (.I(base_ram_be_n_OBUF[1]),
        .O(base_ram_be_n[1]));
  OBUF \base_ram_be_n_OBUF[2]_inst 
       (.I(base_ram_be_n_OBUF[2]),
        .O(base_ram_be_n[2]));
  OBUF \base_ram_be_n_OBUF[3]_inst 
       (.I(base_ram_be_n_OBUF[3]),
        .O(base_ram_be_n[3]));
  OBUF base_ram_ce_n_OBUF_inst
       (.I(base_ram_ce_n_OBUF),
        .O(base_ram_ce_n));
  IBUF \base_ram_data_IBUF[0]_inst 
       (.I(base_ram_data[0]),
        .O(base_ram_data_IBUF[0]));
  IBUF \base_ram_data_IBUF[10]_inst 
       (.I(base_ram_data[10]),
        .O(base_ram_data_IBUF[10]));
  IBUF \base_ram_data_IBUF[11]_inst 
       (.I(base_ram_data[11]),
        .O(base_ram_data_IBUF[11]));
  IBUF \base_ram_data_IBUF[12]_inst 
       (.I(base_ram_data[12]),
        .O(base_ram_data_IBUF[12]));
  IBUF \base_ram_data_IBUF[13]_inst 
       (.I(base_ram_data[13]),
        .O(base_ram_data_IBUF[13]));
  IBUF \base_ram_data_IBUF[14]_inst 
       (.I(base_ram_data[14]),
        .O(base_ram_data_IBUF[14]));
  IBUF \base_ram_data_IBUF[15]_inst 
       (.I(base_ram_data[15]),
        .O(base_ram_data_IBUF[15]));
  IBUF \base_ram_data_IBUF[16]_inst 
       (.I(base_ram_data[16]),
        .O(base_ram_data_IBUF[16]));
  IBUF \base_ram_data_IBUF[17]_inst 
       (.I(base_ram_data[17]),
        .O(base_ram_data_IBUF[17]));
  IBUF \base_ram_data_IBUF[18]_inst 
       (.I(base_ram_data[18]),
        .O(base_ram_data_IBUF[18]));
  IBUF \base_ram_data_IBUF[19]_inst 
       (.I(base_ram_data[19]),
        .O(base_ram_data_IBUF[19]));
  IBUF \base_ram_data_IBUF[1]_inst 
       (.I(base_ram_data[1]),
        .O(base_ram_data_IBUF[1]));
  IBUF \base_ram_data_IBUF[20]_inst 
       (.I(base_ram_data[20]),
        .O(base_ram_data_IBUF[20]));
  IBUF \base_ram_data_IBUF[21]_inst 
       (.I(base_ram_data[21]),
        .O(base_ram_data_IBUF[21]));
  IBUF \base_ram_data_IBUF[22]_inst 
       (.I(base_ram_data[22]),
        .O(base_ram_data_IBUF[22]));
  IBUF \base_ram_data_IBUF[23]_inst 
       (.I(base_ram_data[23]),
        .O(base_ram_data_IBUF[23]));
  IBUF \base_ram_data_IBUF[24]_inst 
       (.I(base_ram_data[24]),
        .O(base_ram_data_IBUF[24]));
  IBUF \base_ram_data_IBUF[25]_inst 
       (.I(base_ram_data[25]),
        .O(base_ram_data_IBUF[25]));
  IBUF \base_ram_data_IBUF[26]_inst 
       (.I(base_ram_data[26]),
        .O(base_ram_data_IBUF[26]));
  IBUF \base_ram_data_IBUF[27]_inst 
       (.I(base_ram_data[27]),
        .O(base_ram_data_IBUF[27]));
  IBUF \base_ram_data_IBUF[28]_inst 
       (.I(base_ram_data[28]),
        .O(base_ram_data_IBUF[28]));
  IBUF \base_ram_data_IBUF[29]_inst 
       (.I(base_ram_data[29]),
        .O(base_ram_data_IBUF[29]));
  IBUF \base_ram_data_IBUF[2]_inst 
       (.I(base_ram_data[2]),
        .O(base_ram_data_IBUF[2]));
  IBUF \base_ram_data_IBUF[30]_inst 
       (.I(base_ram_data[30]),
        .O(base_ram_data_IBUF[30]));
  IBUF \base_ram_data_IBUF[31]_inst 
       (.I(base_ram_data[31]),
        .O(base_ram_data_IBUF[31]));
  IBUF \base_ram_data_IBUF[3]_inst 
       (.I(base_ram_data[3]),
        .O(base_ram_data_IBUF[3]));
  IBUF \base_ram_data_IBUF[4]_inst 
       (.I(base_ram_data[4]),
        .O(base_ram_data_IBUF[4]));
  IBUF \base_ram_data_IBUF[5]_inst 
       (.I(base_ram_data[5]),
        .O(base_ram_data_IBUF[5]));
  IBUF \base_ram_data_IBUF[6]_inst 
       (.I(base_ram_data[6]),
        .O(base_ram_data_IBUF[6]));
  IBUF \base_ram_data_IBUF[7]_inst 
       (.I(base_ram_data[7]),
        .O(base_ram_data_IBUF[7]));
  IBUF \base_ram_data_IBUF[8]_inst 
       (.I(base_ram_data[8]),
        .O(base_ram_data_IBUF[8]));
  IBUF \base_ram_data_IBUF[9]_inst 
       (.I(base_ram_data[9]),
        .O(base_ram_data_IBUF[9]));
  OBUF base_ram_oe_n_OBUF_inst
       (.I(base_ram_oe_n_OBUF),
        .O(base_ram_oe_n));
  OBUF base_ram_we_n_OBUF_inst
       (.I(1'b1),
        .O(base_ram_we_n));
  (* LOPT_BUFG_CLOCK *) 
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  BUFG clk_50M_IBUF_BUFG_inst
       (.I(clk_50M_IBUF),
        .O(clk_50M_IBUF_BUFG));
  (* OPT_INSERTED *) 
  (* OPT_MODIFIED = "MLO BUFG_OPT" *) 
  IBUF clk_50M_IBUF_inst
       (.I(clk_50M),
        .O(clk_50M_IBUF));
  BUFG clock_btn_IBUF_BUFG_inst
       (.I(clock_btn_IBUF),
        .O(clock_btn_IBUF_BUFG));
  IBUF clock_btn_IBUF_inst
       (.I(clock_btn),
        .O(clock_btn_IBUF));
  (* IMPORTED_FROM = "f:/cpu/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  pll_example clock_gen
       (.clk_in1(clk_50M_IBUF_BUFG),
        .clk_out1(clk_10M),
        .clk_out2(NLW_clock_gen_clk_out2_UNCONNECTED),
        .locked(locked),
        .reset(reset_btn_IBUF));
  OBUF \dpy0_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy0[0]));
  OBUF \dpy0_OBUF[1]_inst 
       (.I(1'b1),
        .O(dpy0[1]));
  OBUF \dpy0_OBUF[2]_inst 
       (.I(1'b1),
        .O(dpy0[2]));
  OBUF \dpy0_OBUF[3]_inst 
       (.I(1'b1),
        .O(dpy0[3]));
  OBUF \dpy0_OBUF[4]_inst 
       (.I(1'b1),
        .O(dpy0[4]));
  OBUF \dpy0_OBUF[5]_inst 
       (.I(1'b1),
        .O(dpy0[5]));
  OBUF \dpy0_OBUF[6]_inst 
       (.I(1'b1),
        .O(dpy0[6]));
  OBUF \dpy0_OBUF[7]_inst 
       (.I(1'b0),
        .O(dpy0[7]));
  OBUF \dpy1_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy1[0]));
  OBUF \dpy1_OBUF[1]_inst 
       (.I(1'b1),
        .O(dpy1[1]));
  OBUF \dpy1_OBUF[2]_inst 
       (.I(1'b1),
        .O(dpy1[2]));
  OBUF \dpy1_OBUF[3]_inst 
       (.I(1'b1),
        .O(dpy1[3]));
  OBUF \dpy1_OBUF[4]_inst 
       (.I(1'b1),
        .O(dpy1[4]));
  OBUF \dpy1_OBUF[5]_inst 
       (.I(1'b1),
        .O(dpy1[5]));
  OBUF \dpy1_OBUF[6]_inst 
       (.I(1'b1),
        .O(dpy1[6]));
  OBUF \dpy1_OBUF[7]_inst 
       (.I(1'b0),
        .O(dpy1[7]));
  OBUF \ext_ram_addr_OBUF[0]_inst 
       (.I(ext_ram_addr_OBUF[0]),
        .O(ext_ram_addr[0]));
  OBUF \ext_ram_addr_OBUF[10]_inst 
       (.I(ext_ram_addr_OBUF[10]),
        .O(ext_ram_addr[10]));
  OBUF \ext_ram_addr_OBUF[11]_inst 
       (.I(ext_ram_addr_OBUF[11]),
        .O(ext_ram_addr[11]));
  OBUF \ext_ram_addr_OBUF[12]_inst 
       (.I(ext_ram_addr_OBUF[12]),
        .O(ext_ram_addr[12]));
  OBUF \ext_ram_addr_OBUF[13]_inst 
       (.I(ext_ram_addr_OBUF[13]),
        .O(ext_ram_addr[13]));
  OBUF \ext_ram_addr_OBUF[14]_inst 
       (.I(ext_ram_addr_OBUF[14]),
        .O(ext_ram_addr[14]));
  OBUF \ext_ram_addr_OBUF[15]_inst 
       (.I(ext_ram_addr_OBUF[15]),
        .O(ext_ram_addr[15]));
  OBUF \ext_ram_addr_OBUF[16]_inst 
       (.I(ext_ram_addr_OBUF[16]),
        .O(ext_ram_addr[16]));
  OBUF \ext_ram_addr_OBUF[17]_inst 
       (.I(ext_ram_addr_OBUF[17]),
        .O(ext_ram_addr[17]));
  OBUF \ext_ram_addr_OBUF[18]_inst 
       (.I(ext_ram_addr_OBUF[18]),
        .O(ext_ram_addr[18]));
  OBUF \ext_ram_addr_OBUF[19]_inst 
       (.I(ext_ram_addr_OBUF[19]),
        .O(ext_ram_addr[19]));
  OBUF \ext_ram_addr_OBUF[1]_inst 
       (.I(ext_ram_addr_OBUF[1]),
        .O(ext_ram_addr[1]));
  OBUF \ext_ram_addr_OBUF[2]_inst 
       (.I(ext_ram_addr_OBUF[2]),
        .O(ext_ram_addr[2]));
  OBUF \ext_ram_addr_OBUF[3]_inst 
       (.I(ext_ram_addr_OBUF[3]),
        .O(ext_ram_addr[3]));
  OBUF \ext_ram_addr_OBUF[4]_inst 
       (.I(ext_ram_addr_OBUF[4]),
        .O(ext_ram_addr[4]));
  OBUF \ext_ram_addr_OBUF[5]_inst 
       (.I(ext_ram_addr_OBUF[5]),
        .O(ext_ram_addr[5]));
  OBUF \ext_ram_addr_OBUF[6]_inst 
       (.I(ext_ram_addr_OBUF[6]),
        .O(ext_ram_addr[6]));
  OBUF \ext_ram_addr_OBUF[7]_inst 
       (.I(ext_ram_addr_OBUF[7]),
        .O(ext_ram_addr[7]));
  OBUF \ext_ram_addr_OBUF[8]_inst 
       (.I(ext_ram_addr_OBUF[8]),
        .O(ext_ram_addr[8]));
  OBUF \ext_ram_addr_OBUF[9]_inst 
       (.I(ext_ram_addr_OBUF[9]),
        .O(ext_ram_addr[9]));
  OBUF \ext_ram_be_n_OBUF[0]_inst 
       (.I(ext_ram_be_n_OBUF[0]),
        .O(ext_ram_be_n[0]));
  OBUF \ext_ram_be_n_OBUF[1]_inst 
       (.I(ext_ram_be_n_OBUF[1]),
        .O(ext_ram_be_n[1]));
  OBUF \ext_ram_be_n_OBUF[2]_inst 
       (.I(ext_ram_be_n_OBUF[2]),
        .O(ext_ram_be_n[2]));
  OBUF \ext_ram_be_n_OBUF[3]_inst 
       (.I(ext_ram_be_n_OBUF[3]),
        .O(ext_ram_be_n[3]));
  OBUF ext_ram_ce_n_OBUF_inst
       (.I(ext_ram_ce_n_OBUF),
        .O(ext_ram_ce_n));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_UNIQ_BASE_ \ext_ram_data_IOBUF[0]_inst 
       (.I(ext_ram_data_OBUF[0]),
        .IO(ext_ram_data[0]),
        .O(ext_ram_data_IBUF[0]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD750 \ext_ram_data_IOBUF[10]_inst 
       (.I(ext_ram_data_OBUF[10]),
        .IO(ext_ram_data[10]),
        .O(ext_ram_data_IBUF[10]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD751 \ext_ram_data_IOBUF[11]_inst 
       (.I(ext_ram_data_OBUF[11]),
        .IO(ext_ram_data[11]),
        .O(ext_ram_data_IBUF[11]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD752 \ext_ram_data_IOBUF[12]_inst 
       (.I(ext_ram_data_OBUF[12]),
        .IO(ext_ram_data[12]),
        .O(ext_ram_data_IBUF[12]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD753 \ext_ram_data_IOBUF[13]_inst 
       (.I(ext_ram_data_OBUF[13]),
        .IO(ext_ram_data[13]),
        .O(ext_ram_data_IBUF[13]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD754 \ext_ram_data_IOBUF[14]_inst 
       (.I(ext_ram_data_OBUF[14]),
        .IO(ext_ram_data[14]),
        .O(ext_ram_data_IBUF[14]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD755 \ext_ram_data_IOBUF[15]_inst 
       (.I(ext_ram_data_OBUF[15]),
        .IO(ext_ram_data[15]),
        .O(ext_ram_data_IBUF[15]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD756 \ext_ram_data_IOBUF[16]_inst 
       (.I(ext_ram_data_OBUF[16]),
        .IO(ext_ram_data[16]),
        .O(ext_ram_data_IBUF[16]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD757 \ext_ram_data_IOBUF[17]_inst 
       (.I(ext_ram_data_OBUF[17]),
        .IO(ext_ram_data[17]),
        .O(ext_ram_data_IBUF[17]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD758 \ext_ram_data_IOBUF[18]_inst 
       (.I(ext_ram_data_OBUF[18]),
        .IO(ext_ram_data[18]),
        .O(ext_ram_data_IBUF[18]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD759 \ext_ram_data_IOBUF[19]_inst 
       (.I(ext_ram_data_OBUF[19]),
        .IO(ext_ram_data[19]),
        .O(ext_ram_data_IBUF[19]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD760 \ext_ram_data_IOBUF[1]_inst 
       (.I(ext_ram_data_OBUF[1]),
        .IO(ext_ram_data[1]),
        .O(ext_ram_data_IBUF[1]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD761 \ext_ram_data_IOBUF[20]_inst 
       (.I(ext_ram_data_OBUF[20]),
        .IO(ext_ram_data[20]),
        .O(ext_ram_data_IBUF[20]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD762 \ext_ram_data_IOBUF[21]_inst 
       (.I(ext_ram_data_OBUF[21]),
        .IO(ext_ram_data[21]),
        .O(ext_ram_data_IBUF[21]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD763 \ext_ram_data_IOBUF[22]_inst 
       (.I(ext_ram_data_OBUF[22]),
        .IO(ext_ram_data[22]),
        .O(ext_ram_data_IBUF[22]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD764 \ext_ram_data_IOBUF[23]_inst 
       (.I(ext_ram_data_OBUF[23]),
        .IO(ext_ram_data[23]),
        .O(ext_ram_data_IBUF[23]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD765 \ext_ram_data_IOBUF[24]_inst 
       (.I(ext_ram_data_OBUF[24]),
        .IO(ext_ram_data[24]),
        .O(ext_ram_data_IBUF[24]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD766 \ext_ram_data_IOBUF[25]_inst 
       (.I(ext_ram_data_OBUF[25]),
        .IO(ext_ram_data[25]),
        .O(ext_ram_data_IBUF[25]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD767 \ext_ram_data_IOBUF[26]_inst 
       (.I(ext_ram_data_OBUF[26]),
        .IO(ext_ram_data[26]),
        .O(ext_ram_data_IBUF[26]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD768 \ext_ram_data_IOBUF[27]_inst 
       (.I(ext_ram_data_OBUF[27]),
        .IO(ext_ram_data[27]),
        .O(ext_ram_data_IBUF[27]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD769 \ext_ram_data_IOBUF[28]_inst 
       (.I(ext_ram_data_OBUF[28]),
        .IO(ext_ram_data[28]),
        .O(ext_ram_data_IBUF[28]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD770 \ext_ram_data_IOBUF[29]_inst 
       (.I(ext_ram_data_OBUF[29]),
        .IO(ext_ram_data[29]),
        .O(ext_ram_data_IBUF[29]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD771 \ext_ram_data_IOBUF[2]_inst 
       (.I(ext_ram_data_OBUF[2]),
        .IO(ext_ram_data[2]),
        .O(ext_ram_data_IBUF[2]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD772 \ext_ram_data_IOBUF[30]_inst 
       (.I(ext_ram_data_OBUF[30]),
        .IO(ext_ram_data[30]),
        .O(ext_ram_data_IBUF[30]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD773 \ext_ram_data_IOBUF[31]_inst 
       (.I(ext_ram_data_OBUF[31]),
        .IO(ext_ram_data[31]),
        .O(ext_ram_data_IBUF[31]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD774 \ext_ram_data_IOBUF[3]_inst 
       (.I(ext_ram_data_OBUF[3]),
        .IO(ext_ram_data[3]),
        .O(ext_ram_data_IBUF[3]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD775 \ext_ram_data_IOBUF[4]_inst 
       (.I(ext_ram_data_OBUF[4]),
        .IO(ext_ram_data[4]),
        .O(ext_ram_data_IBUF[4]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD776 \ext_ram_data_IOBUF[5]_inst 
       (.I(ext_ram_data_OBUF[5]),
        .IO(ext_ram_data[5]),
        .O(ext_ram_data_IBUF[5]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD777 \ext_ram_data_IOBUF[6]_inst 
       (.I(ext_ram_data_OBUF[6]),
        .IO(ext_ram_data[6]),
        .O(ext_ram_data_IBUF[6]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD778 \ext_ram_data_IOBUF[7]_inst 
       (.I(ext_ram_data_OBUF[7]),
        .IO(ext_ram_data[7]),
        .O(ext_ram_data_IBUF[7]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD779 \ext_ram_data_IOBUF[8]_inst 
       (.I(ext_ram_data_OBUF[8]),
        .IO(ext_ram_data[8]),
        .O(ext_ram_data_IBUF[8]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD780 \ext_ram_data_IOBUF[9]_inst 
       (.I(ext_ram_data_OBUF[9]),
        .IO(ext_ram_data[9]),
        .O(ext_ram_data_IBUF[9]),
        .T(\ext_ram_data_TRI[0] ));
  OBUF ext_ram_oe_n_OBUF_inst
       (.I(ext_ram_oe_n_OBUF),
        .O(ext_ram_oe_n));
  OBUF ext_ram_we_n_OBUF_inst
       (.I(ext_ram_we_n_OBUF),
        .O(ext_ram_we_n));
  (* \PinAttr:R:HOLD_DETOUR  = "2177" *) 
  FDRE #(
    .INIT(1'b0)) 
    ext_uart_start_reg
       (.C(clk_50M_IBUF_BUFG),
        .CE(1'b1),
        .D(ext_uart_tx0),
        .Q(ext_uart_start),
        .R(reset_of_clk10M));
  async_transmitter ext_uart_t
       (.Q(ext_uart_t_n_3),
        .\TxD_shift_reg[7]_0 (ext_uart_tx),
        .clk_50M(clk_50M_IBUF_BUFG),
        .ext_uart_start(ext_uart_start),
        .txd_OBUF(txd_OBUF));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[0] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[0]),
        .Q(ext_uart_tx[0]),
        .R(reset_of_clk10M));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[1] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[1]),
        .Q(ext_uart_tx[1]),
        .R(reset_of_clk10M));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[2] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[2]),
        .Q(ext_uart_tx[2]),
        .R(reset_of_clk10M));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[3] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[3]),
        .Q(ext_uart_tx[3]),
        .R(reset_of_clk10M));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[4] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[4]),
        .Q(ext_uart_tx[4]),
        .R(reset_of_clk10M));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[5] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[5]),
        .Q(ext_uart_tx[5]),
        .R(reset_of_clk10M));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[6] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[6]),
        .Q(ext_uart_tx[6]),
        .R(reset_of_clk10M));
  FDRE #(
    .INIT(1'b0)) 
    \ext_uart_tx_reg[7] 
       (.C(clk_50M_IBUF_BUFG),
        .CE(ext_uart_tx0),
        .D(mem_store_data_i[7]),
        .Q(ext_uart_tx[7]),
        .R(reset_of_clk10M));
  OBUFT \flash_a_OBUF[0]_inst 
       (.I(1'b0),
        .O(flash_a[0]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[10]_inst 
       (.I(1'b0),
        .O(flash_a[10]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[11]_inst 
       (.I(1'b0),
        .O(flash_a[11]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[12]_inst 
       (.I(1'b0),
        .O(flash_a[12]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[13]_inst 
       (.I(1'b0),
        .O(flash_a[13]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[14]_inst 
       (.I(1'b0),
        .O(flash_a[14]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[15]_inst 
       (.I(1'b0),
        .O(flash_a[15]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[16]_inst 
       (.I(1'b0),
        .O(flash_a[16]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[17]_inst 
       (.I(1'b0),
        .O(flash_a[17]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[18]_inst 
       (.I(1'b0),
        .O(flash_a[18]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[19]_inst 
       (.I(1'b0),
        .O(flash_a[19]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[1]_inst 
       (.I(1'b0),
        .O(flash_a[1]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[20]_inst 
       (.I(1'b0),
        .O(flash_a[20]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[21]_inst 
       (.I(1'b0),
        .O(flash_a[21]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[22]_inst 
       (.I(1'b0),
        .O(flash_a[22]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[2]_inst 
       (.I(1'b0),
        .O(flash_a[2]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[3]_inst 
       (.I(1'b0),
        .O(flash_a[3]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[4]_inst 
       (.I(1'b0),
        .O(flash_a[4]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[5]_inst 
       (.I(1'b0),
        .O(flash_a[5]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[6]_inst 
       (.I(1'b0),
        .O(flash_a[6]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[7]_inst 
       (.I(1'b0),
        .O(flash_a[7]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[8]_inst 
       (.I(1'b0),
        .O(flash_a[8]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[9]_inst 
       (.I(1'b0),
        .O(flash_a[9]),
        .T(1'b1));
  OBUFT flash_byte_n_OBUF_inst
       (.I(1'b0),
        .O(flash_byte_n),
        .T(1'b1));
  OBUFT flash_ce_n_OBUF_inst
       (.I(1'b0),
        .O(flash_ce_n),
        .T(1'b1));
  OBUFT flash_oe_n_OBUF_inst
       (.I(1'b0),
        .O(flash_oe_n),
        .T(1'b1));
  OBUFT flash_rp_n_OBUF_inst
       (.I(1'b0),
        .O(flash_rp_n),
        .T(1'b1));
  OBUFT flash_vpen_OBUF_inst
       (.I(1'b0),
        .O(flash_vpen),
        .T(1'b1));
  OBUFT flash_we_n_OBUF_inst
       (.I(1'b0),
        .O(flash_we_n),
        .T(1'b1));
  FDPE #(
    .INIT(1'b1)) 
    \led_bits_reg[0] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .D(leds_OBUF[15]),
        .PRE(reset_btn_IBUF),
        .Q(leds_OBUF[0]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDPE #(
    .INIT(1'b1)) 
    \led_bits_reg[0]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .D(leds_OBUF[15]),
        .PRE(reset_btn_IBUF),
        .Q(\led_bits_reg[0]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[10] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[9]),
        .Q(leds_OBUF[10]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[10]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[9]),
        .Q(\led_bits_reg[10]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[11] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[10]),
        .Q(leds_OBUF[11]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[11]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[10]),
        .Q(\led_bits_reg[11]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[12] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[11]),
        .Q(leds_OBUF[12]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[12]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[11]),
        .Q(\led_bits_reg[12]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[13] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[12]),
        .Q(leds_OBUF[13]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[13]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[12]),
        .Q(\led_bits_reg[13]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[14] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[13]),
        .Q(leds_OBUF[14]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[14]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[13]),
        .Q(\led_bits_reg[14]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[15] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[14]),
        .Q(leds_OBUF[15]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[15]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[14]),
        .Q(\led_bits_reg[15]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[1] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[0]),
        .Q(leds_OBUF[1]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[1]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[0]),
        .Q(\led_bits_reg[1]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[2] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[1]),
        .Q(leds_OBUF[2]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[2]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[1]),
        .Q(\led_bits_reg[2]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[3] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[2]),
        .Q(leds_OBUF[3]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[3]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[2]),
        .Q(\led_bits_reg[3]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[4] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[3]),
        .Q(leds_OBUF[4]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[4]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[3]),
        .Q(\led_bits_reg[4]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[5] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[4]),
        .Q(leds_OBUF[5]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[5]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[4]),
        .Q(\led_bits_reg[5]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[6] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[5]),
        .Q(leds_OBUF[6]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[6]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[5]),
        .Q(\led_bits_reg[6]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[7] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[6]),
        .Q(leds_OBUF[7]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[7]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[6]),
        .Q(\led_bits_reg[7]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[8] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[7]),
        .Q(leds_OBUF[8]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[8]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[7]),
        .Q(\led_bits_reg[8]_lopt_replica_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[9] 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[8]),
        .Q(leds_OBUF[9]));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \led_bits_reg[9]_lopt_replica 
       (.C(clock_btn_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_btn_IBUF),
        .D(leds_OBUF[8]),
        .Q(\led_bits_reg[9]_lopt_replica_1 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[0]_inst 
       (.I(\led_bits_reg[0]_lopt_replica_1 ),
        .O(leds[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[10]_inst 
       (.I(\led_bits_reg[10]_lopt_replica_1 ),
        .O(leds[10]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[11]_inst 
       (.I(\led_bits_reg[11]_lopt_replica_1 ),
        .O(leds[11]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[12]_inst 
       (.I(\led_bits_reg[12]_lopt_replica_1 ),
        .O(leds[12]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[13]_inst 
       (.I(\led_bits_reg[13]_lopt_replica_1 ),
        .O(leds[13]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[14]_inst 
       (.I(\led_bits_reg[14]_lopt_replica_1 ),
        .O(leds[14]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[15]_inst 
       (.I(\led_bits_reg[15]_lopt_replica_1 ),
        .O(leds[15]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[1]_inst 
       (.I(\led_bits_reg[1]_lopt_replica_1 ),
        .O(leds[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[2]_inst 
       (.I(\led_bits_reg[2]_lopt_replica_1 ),
        .O(leds[2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[3]_inst 
       (.I(\led_bits_reg[3]_lopt_replica_1 ),
        .O(leds[3]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[4]_inst 
       (.I(\led_bits_reg[4]_lopt_replica_1 ),
        .O(leds[4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[5]_inst 
       (.I(\led_bits_reg[5]_lopt_replica_1 ),
        .O(leds[5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[6]_inst 
       (.I(\led_bits_reg[6]_lopt_replica_1 ),
        .O(leds[6]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[7]_inst 
       (.I(\led_bits_reg[7]_lopt_replica_1 ),
        .O(leds[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[8]_inst 
       (.I(\led_bits_reg[8]_lopt_replica_1 ),
        .O(leds[8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \leds_OBUF[9]_inst 
       (.I(\led_bits_reg[9]_lopt_replica_1 ),
        .O(leds[9]));
  myCPU myCPU0
       (.E(ext_uart_tx0),
        .Q(reset_of_clk10M),
        .base_ram_addr_OBUF(base_ram_addr_OBUF),
        .base_ram_be_n_OBUF(base_ram_be_n_OBUF),
        .base_ram_ce_n_OBUF(base_ram_ce_n_OBUF),
        .base_ram_data_IBUF(base_ram_data_IBUF),
        .base_ram_oe_n_OBUF(base_ram_oe_n_OBUF),
        .clk_50M(clk_50M_IBUF_BUFG),
        .\ex_reg1_reg[31] (n_0_172_BUFG),
        .\ex_reg2_reg[31] (n_1_36_BUFG),
        .ext_ram_addr_OBUF(ext_ram_addr_OBUF),
        .ext_ram_be_n_OBUF(ext_ram_be_n_OBUF),
        .ext_ram_ce_n_OBUF(ext_ram_ce_n_OBUF),
        .ext_ram_data_IBUF(ext_ram_data_IBUF),
        .ext_ram_data_OBUF(ext_ram_data_OBUF),
        .\ext_ram_data_TRI[0] (\ext_ram_data_TRI[0] ),
        .ext_ram_oe_n_OBUF(ext_ram_oe_n_OBUF),
        .ext_ram_we_n_OBUF(ext_ram_we_n_OBUF),
        .ext_uart_start_reg(ext_uart_t_n_3),
        .\mem_store_data_reg[7] (mem_store_data_i),
        .n_0_172_BUFG_inst_n_1(n_0_172_BUFG_inst_n_1),
        .n_1_36_BUFG_inst_n_2(n_1_36_BUFG_inst_n_2));
  BUFG n_0_172_BUFG_inst
       (.I(n_0_172_BUFG_inst_n_1),
        .O(n_0_172_BUFG));
  BUFG n_1_36_BUFG_inst
       (.I(n_1_36_BUFG_inst_n_2),
        .O(n_1_36_BUFG));
  IBUF reset_btn_IBUF_inst
       (.I(reset_btn),
        .O(reset_btn_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    reset_of_clk10M_i_1
       (.I0(locked),
        .O(reset_of_clk10M_i_1_n_2));
  FDPE #(
    .INIT(1'b1)) 
    reset_of_clk10M_reg
       (.C(clk_10M),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_of_clk10M_i_1_n_2),
        .Q(reset_of_clk10M));
  OBUF txd_OBUF_inst
       (.I(txd_OBUF),
        .O(txd));
  vga vga800x600at75
       (.clk_50M(clk_50M_IBUF_BUFG),
        .video_blue_OBUF(video_blue_OBUF),
        .video_de_OBUF(video_de_OBUF),
        .video_green_OBUF(video_green_OBUF),
        .video_hsync_OBUF(video_hsync_OBUF),
        .video_red_OBUF(video_red_OBUF),
        .video_vsync_OBUF(video_vsync_OBUF));
  OBUF \video_blue_OBUF[0]_inst 
       (.I(video_blue_OBUF),
        .O(video_blue[0]));
  OBUF \video_blue_OBUF[1]_inst 
       (.I(video_blue_OBUF),
        .O(video_blue[1]));
  OBUF video_clk_OBUF_inst
       (.I(clk_50M_IBUF_BUFG),
        .O(video_clk));
  OBUF video_de_OBUF_inst
       (.I(video_de_OBUF),
        .O(video_de));
  OBUF \video_green_OBUF[0]_inst 
       (.I(video_green_OBUF),
        .O(video_green[0]));
  OBUF \video_green_OBUF[1]_inst 
       (.I(video_green_OBUF),
        .O(video_green[1]));
  OBUF \video_green_OBUF[2]_inst 
       (.I(video_green_OBUF),
        .O(video_green[2]));
  OBUF video_hsync_OBUF_inst
       (.I(video_hsync_OBUF),
        .O(video_hsync));
  OBUF \video_red_OBUF[0]_inst 
       (.I(video_red_OBUF),
        .O(video_red[0]));
  OBUF \video_red_OBUF[1]_inst 
       (.I(video_red_OBUF),
        .O(video_red[1]));
  OBUF \video_red_OBUF[2]_inst 
       (.I(video_red_OBUF),
        .O(video_red[2]));
  OBUF video_vsync_OBUF_inst
       (.I(video_vsync_OBUF),
        .O(video_vsync));
endmodule

module vga
   (video_de_OBUF,
    video_blue_OBUF,
    video_green_OBUF,
    video_red_OBUF,
    video_hsync_OBUF,
    video_vsync_OBUF,
    clk_50M);
  output video_de_OBUF;
  output [0:0]video_blue_OBUF;
  output [0:0]video_green_OBUF;
  output [0:0]video_red_OBUF;
  output video_hsync_OBUF;
  output video_vsync_OBUF;
  input clk_50M;

  wire clk_50M;
  wire [11:1]data0;
  wire [11:0]hdata;
  wire \hdata[0]_i_1_n_2 ;
  wire \hdata[11]_i_1_n_2 ;
  wire \hdata[11]_i_3_n_2 ;
  wire \hdata[11]_i_4_n_2 ;
  wire \hdata_reg[4]_i_1_n_2 ;
  wire \hdata_reg[8]_i_1_n_2 ;
  wire vdata;
  wire \vdata[0]_i_1_n_2 ;
  wire \vdata[11]_i_1_n_2 ;
  wire \vdata[11]_i_4_n_2 ;
  wire \vdata[11]_i_5_n_2 ;
  wire \vdata[11]_i_6_n_2 ;
  wire \vdata_reg[11]_i_3_n_7 ;
  wire \vdata_reg[11]_i_3_n_8 ;
  wire \vdata_reg[11]_i_3_n_9 ;
  wire \vdata_reg[4]_i_1_n_2 ;
  wire \vdata_reg[4]_i_1_n_6 ;
  wire \vdata_reg[4]_i_1_n_7 ;
  wire \vdata_reg[4]_i_1_n_8 ;
  wire \vdata_reg[4]_i_1_n_9 ;
  wire \vdata_reg[8]_i_1_n_2 ;
  wire \vdata_reg[8]_i_1_n_6 ;
  wire \vdata_reg[8]_i_1_n_7 ;
  wire \vdata_reg[8]_i_1_n_8 ;
  wire \vdata_reg[8]_i_1_n_9 ;
  wire \vdata_reg_n_2_[0] ;
  wire \vdata_reg_n_2_[10] ;
  wire \vdata_reg_n_2_[11] ;
  wire \vdata_reg_n_2_[1] ;
  wire \vdata_reg_n_2_[2] ;
  wire \vdata_reg_n_2_[3] ;
  wire \vdata_reg_n_2_[4] ;
  wire \vdata_reg_n_2_[5] ;
  wire \vdata_reg_n_2_[6] ;
  wire \vdata_reg_n_2_[7] ;
  wire \vdata_reg_n_2_[8] ;
  wire \vdata_reg_n_2_[9] ;
  wire [0:0]video_blue_OBUF;
  wire video_de_OBUF;
  wire video_de_OBUF_inst_i_2_n_2;
  wire video_de_OBUF_inst_i_3_n_2;
  wire video_de_OBUF_inst_i_4_n_2;
  wire [0:0]video_green_OBUF;
  wire \video_green_OBUF[2]_inst_i_3_n_2 ;
  wire video_hsync_OBUF;
  wire video_hsync_OBUF_inst_i_2_n_2;
  wire video_hsync_OBUF_inst_i_3_n_2;
  wire video_hsync_OBUF_inst_i_4_n_2;
  wire [0:0]video_red_OBUF;
  wire \video_red_OBUF[2]_inst_i_2_n_2 ;
  wire video_vsync_OBUF;
  wire video_vsync_OBUF_inst_i_2_n_2;
  wire video_vsync_OBUF_inst_i_3_n_2;
  wire video_vsync_OBUF_inst_i_4_n_2;
  wire video_vsync_OBUF_inst_i_5_n_2;
  wire video_vsync_OBUF_inst_i_6_n_2;
  wire [3:0]\NLW_hdata_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_hdata_reg[11]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_hdata_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_hdata_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_vdata_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_vdata_reg[11]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_vdata_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_vdata_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \hdata[0]_i_1 
       (.I0(hdata[0]),
        .O(\hdata[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \hdata[11]_i_1 
       (.I0(\hdata[11]_i_3_n_2 ),
        .I1(\hdata[11]_i_4_n_2 ),
        .I2(hdata[9]),
        .I3(hdata[8]),
        .O(\hdata[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \hdata[11]_i_3 
       (.I0(hdata[3]),
        .I1(hdata[10]),
        .I2(hdata[1]),
        .I3(hdata[0]),
        .I4(hdata[2]),
        .I5(hdata[11]),
        .O(\hdata[11]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hdata[11]_i_4 
       (.I0(hdata[7]),
        .I1(hdata[5]),
        .I2(hdata[6]),
        .I3(hdata[4]),
        .O(\hdata[11]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(\hdata[0]_i_1_n_2 ),
        .Q(hdata[0]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[10] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[10]),
        .Q(hdata[10]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[11] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[11]),
        .Q(hdata[11]),
        .R(\hdata[11]_i_1_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \hdata_reg[11]_i_2 
       (.CI(\hdata_reg[8]_i_1_n_2 ),
        .CO(\NLW_hdata_reg[11]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hdata_reg[11]_i_2_O_UNCONNECTED [3],data0[11:9]}),
        .S({1'b0,hdata[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[1]),
        .Q(hdata[1]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[2]),
        .Q(hdata[2]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[3]),
        .Q(hdata[3]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[4]),
        .Q(hdata[4]),
        .R(\hdata[11]_i_1_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \hdata_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\hdata_reg[4]_i_1_n_2 ,\NLW_hdata_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(hdata[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(hdata[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[5]),
        .Q(hdata[5]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[6]),
        .Q(hdata[6]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[7]),
        .Q(hdata[7]),
        .R(\hdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[8] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[8]),
        .Q(hdata[8]),
        .R(\hdata[11]_i_1_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \hdata_reg[8]_i_1 
       (.CI(\hdata_reg[4]_i_1_n_2 ),
        .CO({\hdata_reg[8]_i_1_n_2 ,\NLW_hdata_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(hdata[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[9] 
       (.C(clk_50M),
        .CE(1'b1),
        .D(data0[9]),
        .Q(hdata[9]),
        .R(\hdata[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \vdata[0]_i_1 
       (.I0(\vdata_reg_n_2_[5] ),
        .I1(\vdata_reg_n_2_[2] ),
        .I2(video_vsync_OBUF_inst_i_2_n_2),
        .I3(\vdata_reg_n_2_[6] ),
        .I4(\vdata[11]_i_4_n_2 ),
        .I5(\vdata_reg_n_2_[0] ),
        .O(\vdata[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \vdata[11]_i_1 
       (.I0(vdata),
        .I1(\vdata_reg_n_2_[5] ),
        .I2(\vdata_reg_n_2_[2] ),
        .I3(video_vsync_OBUF_inst_i_2_n_2),
        .I4(\vdata_reg_n_2_[6] ),
        .I5(\vdata[11]_i_4_n_2 ),
        .O(\vdata[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \vdata[11]_i_2 
       (.I0(\vdata[11]_i_5_n_2 ),
        .I1(hdata[11]),
        .I2(hdata[10]),
        .I3(hdata[8]),
        .I4(hdata[9]),
        .I5(\hdata[11]_i_4_n_2 ),
        .O(vdata));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \vdata[11]_i_4 
       (.I0(\vdata[11]_i_6_n_2 ),
        .I1(\vdata_reg_n_2_[0] ),
        .I2(\vdata_reg_n_2_[7] ),
        .I3(\vdata_reg_n_2_[9] ),
        .I4(\vdata_reg_n_2_[8] ),
        .I5(\vdata_reg_n_2_[1] ),
        .O(\vdata[11]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \vdata[11]_i_5 
       (.I0(hdata[3]),
        .I1(hdata[2]),
        .I2(hdata[0]),
        .I3(hdata[1]),
        .O(\vdata[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \vdata[11]_i_6 
       (.I0(\vdata_reg_n_2_[3] ),
        .I1(\vdata_reg_n_2_[4] ),
        .O(\vdata[11]_i_6_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[0] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata[0]_i_1_n_2 ),
        .Q(\vdata_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[10] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[11]_i_3_n_8 ),
        .Q(\vdata_reg_n_2_[10] ),
        .R(\vdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[11] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[11]_i_3_n_7 ),
        .Q(\vdata_reg_n_2_[11] ),
        .R(\vdata[11]_i_1_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vdata_reg[11]_i_3 
       (.CI(\vdata_reg[8]_i_1_n_2 ),
        .CO(\NLW_vdata_reg[11]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vdata_reg[11]_i_3_O_UNCONNECTED [3],\vdata_reg[11]_i_3_n_7 ,\vdata_reg[11]_i_3_n_8 ,\vdata_reg[11]_i_3_n_9 }),
        .S({1'b0,\vdata_reg_n_2_[11] ,\vdata_reg_n_2_[10] ,\vdata_reg_n_2_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[1] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[4]_i_1_n_9 ),
        .Q(\vdata_reg_n_2_[1] ),
        .R(\vdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[2] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[4]_i_1_n_8 ),
        .Q(\vdata_reg_n_2_[2] ),
        .R(\vdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[3] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[4]_i_1_n_7 ),
        .Q(\vdata_reg_n_2_[3] ),
        .R(\vdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[4] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[4]_i_1_n_6 ),
        .Q(\vdata_reg_n_2_[4] ),
        .R(\vdata[11]_i_1_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vdata_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\vdata_reg[4]_i_1_n_2 ,\NLW_vdata_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\vdata_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vdata_reg[4]_i_1_n_6 ,\vdata_reg[4]_i_1_n_7 ,\vdata_reg[4]_i_1_n_8 ,\vdata_reg[4]_i_1_n_9 }),
        .S({\vdata_reg_n_2_[4] ,\vdata_reg_n_2_[3] ,\vdata_reg_n_2_[2] ,\vdata_reg_n_2_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[5] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[8]_i_1_n_9 ),
        .Q(\vdata_reg_n_2_[5] ),
        .R(\vdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[6] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[8]_i_1_n_8 ),
        .Q(\vdata_reg_n_2_[6] ),
        .R(\vdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[7] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[8]_i_1_n_7 ),
        .Q(\vdata_reg_n_2_[7] ),
        .R(\vdata[11]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[8] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[8]_i_1_n_6 ),
        .Q(\vdata_reg_n_2_[8] ),
        .R(\vdata[11]_i_1_n_2 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vdata_reg[8]_i_1 
       (.CI(\vdata_reg[4]_i_1_n_2 ),
        .CO({\vdata_reg[8]_i_1_n_2 ,\NLW_vdata_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vdata_reg[8]_i_1_n_6 ,\vdata_reg[8]_i_1_n_7 ,\vdata_reg[8]_i_1_n_8 ,\vdata_reg[8]_i_1_n_9 }),
        .S({\vdata_reg_n_2_[8] ,\vdata_reg_n_2_[7] ,\vdata_reg_n_2_[6] ,\vdata_reg_n_2_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \vdata_reg[9] 
       (.C(clk_50M),
        .CE(vdata),
        .D(\vdata_reg[11]_i_3_n_9 ),
        .Q(\vdata_reg_n_2_[9] ),
        .R(\vdata[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h000B000B0000000B)) 
    video_de_OBUF_inst_i_1
       (.I0(video_de_OBUF_inst_i_2_n_2),
        .I1(video_de_OBUF_inst_i_3_n_2),
        .I2(video_vsync_OBUF_inst_i_2_n_2),
        .I3(video_hsync_OBUF_inst_i_3_n_2),
        .I4(\vdata_reg_n_2_[9] ),
        .I5(video_de_OBUF_inst_i_4_n_2),
        .O(video_de_OBUF));
  LUT2 #(
    .INIT(4'h7)) 
    video_de_OBUF_inst_i_2
       (.I0(hdata[9]),
        .I1(hdata[8]),
        .O(video_de_OBUF_inst_i_2_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    video_de_OBUF_inst_i_3
       (.I0(hdata[6]),
        .I1(hdata[5]),
        .I2(hdata[7]),
        .O(video_de_OBUF_inst_i_3_n_2));
  LUT6 #(
    .INIT(64'h000000000000557F)) 
    video_de_OBUF_inst_i_4
       (.I0(\vdata_reg_n_2_[6] ),
        .I1(\vdata_reg_n_2_[4] ),
        .I2(\vdata_reg_n_2_[3] ),
        .I3(\vdata_reg_n_2_[5] ),
        .I4(\vdata_reg_n_2_[8] ),
        .I5(\vdata_reg_n_2_[7] ),
        .O(video_de_OBUF_inst_i_4_n_2));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h5555555455545554)) 
    \video_green_OBUF[2]_inst_i_1 
       (.I0(video_blue_OBUF),
        .I1(hdata[11]),
        .I2(hdata[10]),
        .I3(hdata[9]),
        .I4(\video_red_OBUF[2]_inst_i_2_n_2 ),
        .I5(hdata[8]),
        .O(video_green_OBUF));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0E00)) 
    \video_green_OBUF[2]_inst_i_2 
       (.I0(\hdata[11]_i_4_n_2 ),
        .I1(hdata[8]),
        .I2(\video_green_OBUF[2]_inst_i_3_n_2 ),
        .I3(hdata[9]),
        .I4(hdata[11]),
        .I5(hdata[10]),
        .O(video_blue_OBUF));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \video_green_OBUF[2]_inst_i_3 
       (.I0(hdata[8]),
        .I1(hdata[2]),
        .I2(hdata[3]),
        .I3(hdata[7]),
        .I4(hdata[5]),
        .I5(hdata[6]),
        .O(\video_green_OBUF[2]_inst_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000AAAA00008000)) 
    video_hsync_OBUF_inst_i_1
       (.I0(video_hsync_OBUF_inst_i_2_n_2),
        .I1(hdata[9]),
        .I2(hdata[8]),
        .I3(hdata[7]),
        .I4(video_hsync_OBUF_inst_i_3_n_2),
        .I5(video_hsync_OBUF_inst_i_4_n_2),
        .O(video_hsync_OBUF));
  LUT6 #(
    .INIT(64'h57FFFFFFFFFFFFFF)) 
    video_hsync_OBUF_inst_i_2
       (.I0(hdata[7]),
        .I1(hdata[4]),
        .I2(hdata[5]),
        .I3(hdata[6]),
        .I4(hdata[9]),
        .I5(hdata[8]),
        .O(video_hsync_OBUF_inst_i_2_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    video_hsync_OBUF_inst_i_3
       (.I0(hdata[10]),
        .I1(hdata[11]),
        .O(video_hsync_OBUF_inst_i_3_n_2));
  LUT6 #(
    .INIT(64'hF000000080000000)) 
    video_hsync_OBUF_inst_i_4
       (.I0(hdata[3]),
        .I1(hdata[4]),
        .I2(hdata[8]),
        .I3(hdata[9]),
        .I4(hdata[6]),
        .I5(hdata[5]),
        .O(video_hsync_OBUF_inst_i_4_n_2));
  LUT5 #(
    .INIT(32'h00010003)) 
    \video_red_OBUF[2]_inst_i_1 
       (.I0(\video_red_OBUF[2]_inst_i_2_n_2 ),
        .I1(hdata[10]),
        .I2(hdata[11]),
        .I3(hdata[9]),
        .I4(hdata[8]),
        .O(video_red_OBUF));
  LUT4 #(
    .INIT(16'hEEEA)) 
    \video_red_OBUF[2]_inst_i_2 
       (.I0(\hdata[11]_i_4_n_2 ),
        .I1(hdata[3]),
        .I2(hdata[1]),
        .I3(hdata[2]),
        .O(\video_red_OBUF[2]_inst_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h5554444400044444)) 
    video_vsync_OBUF_inst_i_1
       (.I0(video_vsync_OBUF_inst_i_2_n_2),
        .I1(video_vsync_OBUF_inst_i_3_n_2),
        .I2(\vdata_reg_n_2_[8] ),
        .I3(\vdata_reg_n_2_[7] ),
        .I4(\vdata_reg_n_2_[9] ),
        .I5(video_vsync_OBUF_inst_i_4_n_2),
        .O(video_vsync_OBUF));
  LUT2 #(
    .INIT(4'hE)) 
    video_vsync_OBUF_inst_i_2
       (.I0(\vdata_reg_n_2_[10] ),
        .I1(\vdata_reg_n_2_[11] ),
        .O(video_vsync_OBUF_inst_i_2_n_2));
  LUT5 #(
    .INIT(32'h88800000)) 
    video_vsync_OBUF_inst_i_3
       (.I0(\vdata_reg_n_2_[3] ),
        .I1(\vdata_reg_n_2_[4] ),
        .I2(\vdata_reg_n_2_[1] ),
        .I3(\vdata_reg_n_2_[0] ),
        .I4(video_vsync_OBUF_inst_i_5_n_2),
        .O(video_vsync_OBUF_inst_i_3_n_2));
  LUT5 #(
    .INIT(32'h01110000)) 
    video_vsync_OBUF_inst_i_4
       (.I0(\vdata_reg_n_2_[6] ),
        .I1(\vdata_reg_n_2_[8] ),
        .I2(\vdata_reg_n_2_[1] ),
        .I3(\vdata_reg_n_2_[0] ),
        .I4(video_vsync_OBUF_inst_i_6_n_2),
        .O(video_vsync_OBUF_inst_i_4_n_2));
  LUT4 #(
    .INIT(16'h8000)) 
    video_vsync_OBUF_inst_i_5
       (.I0(\vdata_reg_n_2_[5] ),
        .I1(\vdata_reg_n_2_[2] ),
        .I2(\vdata_reg_n_2_[9] ),
        .I3(\vdata_reg_n_2_[6] ),
        .O(video_vsync_OBUF_inst_i_5_n_2));
  LUT4 #(
    .INIT(16'h0001)) 
    video_vsync_OBUF_inst_i_6
       (.I0(\vdata_reg_n_2_[3] ),
        .I1(\vdata_reg_n_2_[2] ),
        .I2(\vdata_reg_n_2_[5] ),
        .I3(\vdata_reg_n_2_[4] ),
        .O(video_vsync_OBUF_inst_i_6_n_2));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
