

================================================================
== Vitis HLS Report for 'LSTM_Top'
================================================================
* Date:           Thu May 22 16:58:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13463365|  13463365|  0.135 sec|  0.135 sec|  13463366|  13463366|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |                                              |                                   |   Latency (cycles)  |   Latency (absolute)  |       Interval      |                    Pipeline                    |
        |                   Instance                   |               Module              |    min   |    max   |    min    |    max    |    min   |    max   |                      Type                      |
        +----------------------------------------------+-----------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68   |LSTM_Top_Pipeline_VITIS_LOOP_13_1  |       802|       802|   8.020 us|   8.020 us|       785|       785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_fu_75                               |infer                              |  13462544|  13462544|  0.135 sec|  0.135 sec|  13462544|  13462544|                                              no|
        |grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107  |LSTM_Top_Pipeline_VITIS_LOOP_27_2  |        12|        12|   0.120 us|   0.120 us|        11|        11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      282|   64|   16734|  16506|    0|
|Memory           |        2|    -|      64|      5|    0|
|Multiplexer      |        -|    -|       0|    191|    -|
|Register         |        -|    -|     107|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      284|   64|   16905|  16704|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      101|   29|      15|     31|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68   |LSTM_Top_Pipeline_VITIS_LOOP_13_1  |        0|   0|    152|    107|    0|
    |grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107  |LSTM_Top_Pipeline_VITIS_LOOP_27_2  |        0|   0|      8|     88|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U157            |fdiv_32ns_32ns_32_16_no_dsp_1      |        0|   0|      0|      0|    0|
    |grp_infer_fu_75                               |infer                              |      282|  64|  16574|  16311|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |Total                                         |                                   |      282|  64|  16734|  16506|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |img_dat_U  |img_dat_RAM_AUTO_1R1W  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |res_U      |res_RAM_AUTO_1R1W      |        0|  64|   5|    0|    10|   32|     1|          320|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        2|  64|   5|    0|   794|   64|     2|        25408|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  48|          9|    1|          9|
    |grp_fu_114_ce             |  14|          3|    1|          3|
    |grp_fu_114_p0             |  14|          3|   32|         96|
    |grp_fu_114_p1             |  14|          3|   32|         96|
    |img_dat_address0          |  14|          3|   10|         30|
    |img_dat_ce0               |  14|          3|    1|          3|
    |img_dat_we0               |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_r_TDATA_int_regslice  |   9|          2|   96|        192|
    |res_address0              |  14|          3|    4|         12|
    |res_ce0                   |  14|          3|    1|          3|
    |res_ce1                   |   9|          2|    1|          2|
    |res_we0                   |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 191|         40|  182|        452|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   8|   0|    8|          0|
    |grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg   |   1|   0|    1|          0|
    |grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |grp_infer_fu_75_ap_start_reg                               |   1|   0|    1|          0|
    |out_r_TDATA_reg                                            |  96|   0|   96|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 107|   0|  107|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|      LSTM_Top|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|      LSTM_Top|  return value|
|in_r_TDATA    |   in|   96|          axis|          in_r|       pointer|
|in_r_TVALID   |   in|    1|          axis|          in_r|       pointer|
|in_r_TREADY   |  out|    1|          axis|          in_r|       pointer|
|out_r_TDATA   |  out|   96|          axis|         out_r|       pointer|
|out_r_TVALID  |  out|    1|          axis|         out_r|       pointer|
|out_r_TREADY  |   in|    1|          axis|         out_r|       pointer|
+--------------+-----+-----+--------------+--------------+--------------+

