Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.58 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\signext.v" into library work
Parsing module <signext>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\mux2.v" into library work
Parsing module <mux2>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\maindec.v" into library work
Parsing module <maindec>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\flopr.v" into library work
Parsing module <flopr>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\aludec.v" into library work
Parsing module <aludec>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "E:\Xilinx\workspace\pcpu\single_clk_cpu\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <controller>.

Elaborating module <maindec>.

Elaborating module <aludec>.
WARNING:HDLCompiler:413 - "E:\Xilinx\workspace\pcpu\single_clk_cpu\controller.v" Line 65: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\workspace\pcpu\single_clk_cpu\controller.v" Line 66: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <datapath>.

Elaborating module <flopr(WIDTH=8)>.

Elaborating module <adder>.

Elaborating module <mux2(WIDTH=8)>.

Elaborating module <mux2(WIDTH=3)>.

Elaborating module <regfile>.

Elaborating module <mux2(WIDTH=16)>.

Elaborating module <signext>.

Elaborating module <alu>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\mips.v".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <controller>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\controller.v".
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <maindec>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\maindec.v".
    Found 32x8-bit Read Only RAM for signal <controls>
    Summary:
	inferred   1 RAM(s).
Unit <maindec> synthesized.

Synthesizing Unit <aludec>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\aludec.v".
    Summary:
	no macro.
Unit <aludec> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\datapath.v".
WARNING:Xst:647 - Input <instr<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <flopr>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\flopr.v".
        WIDTH = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flopr> synthesized.

Synthesizing Unit <adder>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\adder.v".
    Found 8-bit adder for signal <y> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <mux2_1>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\mux2.v".
        WIDTH = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_1> synthesized.

Synthesizing Unit <mux2_2>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\mux2.v".
        WIDTH = 3
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_2> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\regfile.v".
    Found 8x16-bit dual-port RAM <Mram_rf> for signal <rf>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <mux2_3>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\mux2.v".
        WIDTH = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_3> synthesized.

Synthesizing Unit <signext>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\signext.v".
    Summary:
	no macro.
Unit <signext> synthesized.

Synthesizing Unit <alu>.
    Related source file is "E:\Xilinx\workspace\pcpu\single_clk_cpu\alu.v".
    Found 17-bit subtractor for signal <GND_13_o_GND_13_o_sub_12_OUT> created at line 38.
    Found 17-bit subtractor for signal <GND_13_o_GND_13_o_sub_13_OUT> created at line 38.
    Found 16-bit subtractor for signal <srca[15]_srcb[15]_sub_15_OUT> created at line 42.
    Found 17-bit adder for signal <BUS_0002_GND_13_o_add_10_OUT> created at line 37.
    Found 17-bit adder for signal <n0074> created at line 39.
    Found 17-bit adder for signal <n0069> created at line 48.
    Found 16-bit shifter logical right for signal <srca[15]_srcb[3]_shift_right_6_OUT> created at line 34
    Found 16-bit shifter logical left for signal <srca[15]_srcb[3]_shift_left_7_OUT> created at line 35
    Found 16-bit shifter arithmetic right for signal <srca[15]_srcb[3]_shift_right_8_OUT> created at line 36
    Found 16-bit 14-to-1 multiplexer for signal <alucontrol[3]_aluout[15]_wide_mux_17_OUT> created at line 27.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluout<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  19 Latch(s).
	inferred   9 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x8-bit single-port Read Only RAM                    : 1
 8x16-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 7
 16-bit subtractor                                     : 1
 17-bit adder                                          : 3
 17-bit subtractor                                     : 2
 8-bit adder                                           : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Latches                                              : 19
 1-bit latch                                           : 19
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 14-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <maindec>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_controls> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <op>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <controls>      |          |
    -----------------------------------------------------------------------
Unit <maindec> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <_n0019>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <ra1>           |          |
    |     doB            | connected to signal <rd1>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <_n0019>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <_n0018>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x8-bit single-port distributed Read Only RAM        : 1
 8x16-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 7
 16-bit subtractor                                     : 1
 17-bit adder                                          : 3
 17-bit subtractor                                     : 2
 8-bit adder                                           : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 14-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <flopr> ...

Optimizing unit <mips> ...

Optimizing unit <datapath> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 6.
Latch dp/alu/aluout_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/alu/aluout_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 523
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 16
#      LUT2                        : 3
#      LUT3                        : 23
#      LUT4                        : 62
#      LUT5                        : 84
#      LUT6                        : 137
#      MUXCY                       : 87
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 91
# FlipFlops/Latches                : 43
#      FDR                         : 8
#      LD                          : 35
# RAMS                             : 22
#      RAM16X1D                    : 20
#      RAM32M                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 33
#      OBUF                        : 41

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  18224     0%  
 Number of Slice LUTs:                  389  out of   9112     4%  
    Number used as Logic:               341  out of   9112     3%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    389
   Number with an unused Flip Flop:     362  out of    389    93%  
   Number with an unused LUT:             0  out of    389     0%  
   Number of fully used LUT-FF pairs:    27  out of    389     6%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          75
 Number of bonded IOBs:                  75  out of    232    32%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+--------------------------+-------+
Clock Signal                         | Clock buffer(FF name)    | Load  |
-------------------------------------+--------------------------+-------+
clk                                  | BUFGP                    | 30    |
dp/alu/_n0242(dp/alu/_n0242<3>1:O)   | NONE(*)(dp/alu/flag_0)   | 2     |
dp/alu/_n0169<0>(dp/alu/_n0169<0>1:O)| NONE(*)(dp/alu/aluout_15)| 32    |
dp/alu/_n0169<2>(dp/alu/_n0169<2>1:O)| NONE(*)(dp/alu/flag_1)   | 1     |
-------------------------------------+--------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.915ns (Maximum Frequency: 343.041MHz)
   Minimum input arrival time before clock: 10.563ns
   Maximum output required time after clock: 4.663ns
   Maximum combinational path delay: 8.304ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.710ns (frequency: 369.024MHz)
  Total number of paths / destination ports: 74 / 40
-------------------------------------------------------------------------
Delay:               2.710ns (Levels of Logic = 2)
  Source:            dp/pcreg/q_5 (FF)
  Destination:       dp/pcreg/q_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dp/pcreg/q_5 to dp/pcreg/q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.943  dp/pcreg/q_5 (dp/pcreg/q_5)
     LUT6:I3->O            1   0.205   0.808  dp/pcnext<7>2_SW0 (N23)
     LUT5:I2->O            1   0.205   0.000  dp/pcnext<7>3 (dp/pcnext<7>)
     FDR:D                     0.102          dp/pcreg/q_7
    ----------------------------------------
    Total                      2.710ns (0.959ns logic, 1.751ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dp/alu/_n0169<2>'
  Clock period: 2.915ns (frequency: 343.041MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.915ns (Levels of Logic = 19)
  Source:            dp/alu/flag_1 (LATCH)
  Destination:       dp/alu/flag_1 (LATCH)
  Source Clock:      dp/alu/_n0169<2> falling
  Destination Clock: dp/alu/_n0169<2> falling

  Data Path: dp/alu/flag_1 to dp/alu/flag_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  dp/alu/flag_1 (dp/alu/flag_1)
     LUT2:I1->O            1   0.205   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_lut<0> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<0> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<1> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<2> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<3> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<4> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<5> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<6> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<7> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<8> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<9> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<10> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<11> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<12> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<13> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<14> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<15> (dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_cy<15>)
     XORCY:CI->O           1   0.180   0.684  dp/alu/Madd_BUS_0002_GND_13_o_add_10_OUT_xor<16> (dp/alu/BUS_0002_GND_13_o_add_10_OUT<16>)
     LUT5:I3->O            1   0.203   0.000  dp/alu/Mmux_alucontrol[3]_flag[2]_wide_mux_18_OUT<1>12 (dp/alu/alucontrol[3]_flag[2]_wide_mux_18_OUT<1>)
     LD:D                      0.037          dp/alu/flag_1
    ----------------------------------------
    Total                      2.915ns (1.580ns logic, 1.335ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1229 / 196
-------------------------------------------------------------------------
Offset:              6.743ns (Levels of Logic = 6)
  Source:            instr<11> (PAD)
  Destination:       dp/pcreg/q_7 (FF)
  Destination Clock: clk rising

  Data Path: instr<11> to dp/pcreg/q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.180  instr_11_IBUF (instr_11_IBUF)
     LUT4:I0->O            1   0.203   0.580  c/op[4]_op[4]_OR_39_o1 (c/op[4]_op[4]_OR_39_o)
     LUT6:I5->O            8   0.205   0.803  c/op[4]_op[4]_OR_39_o2 (c/op[4]_op[4]_OR_39_o1)
     LUT2:I1->O            4   0.205   1.028  c/op[4]_op[4]_OR_39_o3 (pcsrc)
     LUT6:I1->O            1   0.203   0.808  dp/pcnext<7>2_SW0 (N23)
     LUT5:I2->O            1   0.205   0.000  dp/pcnext<7>3 (dp/pcnext<7>)
     FDR:D                     0.102          dp/pcreg/q_7
    ----------------------------------------
    Total                      6.743ns (2.345ns logic, 4.398ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dp/alu/_n0169<0>'
  Total number of paths / destination ports: 235660 / 32
-------------------------------------------------------------------------
Offset:              10.563ns (Levels of Logic = 8)
  Source:            instr<13> (PAD)
  Destination:       dp/alu/aluout_0 (LATCH)
  Destination Clock: dp/alu/_n0169<0> falling

  Data Path: instr<13> to dp/alu/aluout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.253  instr_13_IBUF (instr_13_IBUF)
     LUT5:I0->O          108   0.203   2.127  c/md/Mram_controls61 (alusrc)
     LUT3:I0->O           34   0.205   1.685  dp/srcbmux/Mmux_y17 (dp/srcb<0>)
     LUT6:I0->O            5   0.203   0.715  dp/alu/Sh441 (dp/alu/Sh44)
     LUT5:I4->O            3   0.205   0.651  dp/alu/Sh481 (dp/alu/Sh481)
     LUT5:I4->O            2   0.205   0.617  dp/alu/Sh48 (dp/alu/Sh48)
     LUT6:I5->O            1   0.205   0.827  dp/alu/Mmux_alucontrol[3]_aluout[15]_wide_mux_17_OUT_7 (dp/alu/Mmux_alucontrol[3]_aluout[15]_wide_mux_17_OUT_7)
     LUT6:I2->O            2   0.203   0.000  dp/alu/alucontrol<3>1 (dp/alu/alucontrol[3]_aluout[15]_wide_mux_17_OUT<0>)
     LD:D                      0.037          dp/alu/aluout_0
    ----------------------------------------
    Total                     10.563ns (2.688ns logic, 7.875ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dp/alu/_n0169<2>'
  Total number of paths / destination ports: 18773 / 1
-------------------------------------------------------------------------
Offset:              9.505ns (Levels of Logic = 9)
  Source:            instr<15> (PAD)
  Destination:       dp/alu/flag_1 (LATCH)
  Destination Clock: dp/alu/_n0169<2> falling

  Data Path: instr<15> to dp/alu/flag_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.416  instr_15_IBUF (instr_15_IBUF)
     LUT5:I0->O            3   0.203   0.879  c/md/Mram_controls51 (regsrc)
     LUT3:I0->O           16   0.205   1.004  dp/ra1mux/Mmux_y11 (dp/ra1<0>)
     RAM16X1D:DPRA0->DPO   26   0.205   1.454  dp/rf/Mram_rf19 (dp/srca<15>)
     LUT4:I0->O            1   0.203   0.000  dp/alu/Msub_GND_13_o_GND_13_o_sub_12_OUT_lut<15>1 (dp/alu/Msub_GND_13_o_GND_13_o_sub_12_OUT_lut<15>1)
     MUXCY:S->O            0   0.172   0.000  dp/alu/Msub_GND_13_o_GND_13_o_sub_12_OUT_cy<15> (dp/alu/Msub_GND_13_o_GND_13_o_sub_12_OUT_cy<15>)
     XORCY:CI->O           3   0.180   0.995  dp/alu/Msub_GND_13_o_GND_13_o_sub_12_OUT_xor<16> (dp/alu/GND_13_o_GND_13_o_sub_12_OUT<16>)
     LUT6:I1->O            1   0.203   0.924  dp/alu/Mmux_alucontrol[3]_flag[2]_wide_mux_18_OUT<1>11_SW0 (N14)
     LUT5:I0->O            1   0.203   0.000  dp/alu/Mmux_alucontrol[3]_flag[2]_wide_mux_18_OUT<1>12 (dp/alu/alucontrol[3]_flag[2]_wide_mux_18_OUT<1>)
     LD:D                      0.037          dp/alu/flag_1
    ----------------------------------------
    Total                      9.505ns (2.833ns logic, 6.672ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 1)
  Source:            dp/rf/Mram_rf11 (RAM)
  Destination:       writedata<3> (PAD)
  Source Clock:      clk rising

  Data Path: dp/rf/Mram_rf11 to writedata<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOB1    24   0.920   1.172  dp/rf/Mram_rf11 (writedata_3_OBUF)
     OBUF:I->O                 2.571          writedata_3_OBUF (writedata<3>)
    ----------------------------------------
    Total                      4.663ns (3.491ns logic, 1.172ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dp/alu/_n0169<0>'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            dp/alu/aluout_15_1 (LATCH)
  Destination:       aluout<15> (PAD)
  Source Clock:      dp/alu/_n0169<0> falling

  Data Path: dp/alu/aluout_15_1 to aluout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  dp/alu/aluout_15_1 (dp/alu/aluout_15_1)
     OBUF:I->O                 2.571          aluout_15_OBUF (aluout<15>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 89 / 5
-------------------------------------------------------------------------
Delay:               8.304ns (Levels of Logic = 5)
  Source:            instr<15> (PAD)
  Destination:       writedata<15> (PAD)

  Data Path: instr<15> to writedata<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.416  instr_15_IBUF (instr_15_IBUF)
     LUT5:I0->O            4   0.203   0.912  c/md/Mram_controls41 (memwrite_OBUF)
     LUT3:I0->O           10   0.205   0.856  dp/rf/Mmux__n001811 (dp/rf/_n0018<0>)
     RAM16X1D:DPRA0->DPO    5   0.205   0.714  dp/rf/Mram_rf131 (writedata_12_OBUF)
     OBUF:I->O                 2.571          writedata_12_OBUF (writedata<12>)
    ----------------------------------------
    Total                      8.304ns (4.406ns logic, 3.898ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    2.710|         |         |         |
dp/alu/_n0169<0>|         |    2.863|         |         |
dp/alu/_n0169<2>|         |    5.492|         |         |
dp/alu/_n0242   |         |    5.523|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dp/alu/_n0169<0>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |         |         |    7.729|         |
dp/alu/_n0169<2>|         |         |    3.926|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dp/alu/_n0169<2>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |         |         |    5.361|         |
dp/alu/_n0169<2>|         |         |    2.915|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dp/alu/_n0242
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
dp/alu/_n0169<0>|         |         |    3.527|         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.89 secs
 
--> 

Total memory usage is 218604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    4 (   0 filtered)

