<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Kernel Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac6318e76f0b8765a2518a68e4ba9fc1d">__intel_cpuid_init2</a> (0x00000007, 0x0, _0)</td></tr>
<tr class="separator:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adafb1cc201e3cdfdc86e89f6957c9ffe"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a40236e37e695450eaf85a517186bbf54"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a76f0fb98b363a333f61c0de2a9c94976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a76f0fb98b363a333f61c0de2a9c94976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40236e37e695450eaf85a517186bbf54"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a40236e37e695450eaf85a517186bbf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc9b13e181130349a57cdfa99db07ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a1fc9b13e181130349a57cdfa99db07ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafb1cc201e3cdfdc86e89f6957c9ffe"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adafb1cc201e3cdfdc86e89f6957c9ffe">EAX</a></td></tr>
<tr class="separator:adafb1cc201e3cdfdc86e89f6957c9ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e513471c9e48b8c1f8895dec3544df7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac1d9c6b1263a78c74801d5b35348966d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a366995774b554d8d9e3655a2b03cf95b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a366995774b554d8d9e3655a2b03cf95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a366995774b554d8d9e3655a2b03cf95b">More...</a><br /></td></tr>
<tr class="separator:a366995774b554d8d9e3655a2b03cf95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cc53fa56c2478481d9032f2d15ad3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a19cc53fa56c2478481d9032f2d15ad3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a19cc53fa56c2478481d9032f2d15ad3b">More...</a><br /></td></tr>
<tr class="separator:a19cc53fa56c2478481d9032f2d15ad3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a08d02badd49d7144a3feac517db6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:ab9a08d02badd49d7144a3feac517db6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#ab9a08d02badd49d7144a3feac517db6d">More...</a><br /></td></tr>
<tr class="separator:ab9a08d02badd49d7144a3feac517db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849114663dd6bbf50862dd23875c709c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a849114663dd6bbf50862dd23875c709c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a849114663dd6bbf50862dd23875c709c">More...</a><br /></td></tr>
<tr class="separator:a849114663dd6bbf50862dd23875c709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeedd51e6c8a62ad5a397c2e1cf34a5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:aaeedd51e6c8a62ad5a397c2e1cf34a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#aaeedd51e6c8a62ad5a397c2e1cf34a5c">More...</a><br /></td></tr>
<tr class="separator:aaeedd51e6c8a62ad5a397c2e1cf34a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad05710a7b5a8acb90686b795dad5c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a0ad05710a7b5a8acb90686b795dad5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a0ad05710a7b5a8acb90686b795dad5c3">More...</a><br /></td></tr>
<tr class="separator:a0ad05710a7b5a8acb90686b795dad5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9023b0704dd58678a9a4cc5975915f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a8d9023b0704dd58678a9a4cc5975915f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a8d9023b0704dd58678a9a4cc5975915f">More...</a><br /></td></tr>
<tr class="separator:a8d9023b0704dd58678a9a4cc5975915f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6e5350600c7f0324baa9a7a5ec9606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a6f6e5350600c7f0324baa9a7a5ec9606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a6f6e5350600c7f0324baa9a7a5ec9606">More...</a><br /></td></tr>
<tr class="separator:a6f6e5350600c7f0324baa9a7a5ec9606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8239ce0bc684b695f7fa39ad5d3d34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a6f8239ce0bc684b695f7fa39ad5d3d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a6f8239ce0bc684b695f7fa39ad5d3d34">More...</a><br /></td></tr>
<tr class="separator:a6f8239ce0bc684b695f7fa39ad5d3d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9265e0c75c5d786b064036ba1f26d3bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a9265e0c75c5d786b064036ba1f26d3bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a9265e0c75c5d786b064036ba1f26d3bb">More...</a><br /></td></tr>
<tr class="separator:a9265e0c75c5d786b064036ba1f26d3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ec3c5d109700a5385aee29b170bbdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a87ec3c5d109700a5385aee29b170bbdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a87ec3c5d109700a5385aee29b170bbdf">More...</a><br /></td></tr>
<tr class="separator:a87ec3c5d109700a5385aee29b170bbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f75527b01e1a9b0084dcb189de5cbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a41f75527b01e1a9b0084dcb189de5cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a41f75527b01e1a9b0084dcb189de5cbc">More...</a><br /></td></tr>
<tr class="separator:a41f75527b01e1a9b0084dcb189de5cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb3ba0e63ba4dbf5e72f94d6b5c99ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:acfb3ba0e63ba4dbf5e72f94d6b5c99ae"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#acfb3ba0e63ba4dbf5e72f94d6b5c99ae">More...</a><br /></td></tr>
<tr class="separator:acfb3ba0e63ba4dbf5e72f94d6b5c99ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32a78ce996e292c281f50d5ebe3dd54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:ae32a78ce996e292c281f50d5ebe3dd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#ae32a78ce996e292c281f50d5ebe3dd54">More...</a><br /></td></tr>
<tr class="separator:ae32a78ce996e292c281f50d5ebe3dd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabed84c2376df8513c40ca544ecb6a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:aabed84c2376df8513c40ca544ecb6a59"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#aabed84c2376df8513c40ca544ecb6a59">More...</a><br /></td></tr>
<tr class="separator:aabed84c2376df8513c40ca544ecb6a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfba117a6d0acb0dce71dd7c2432ed8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:afbfba117a6d0acb0dce71dd7c2432ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#afbfba117a6d0acb0dce71dd7c2432ed8">More...</a><br /></td></tr>
<tr class="separator:afbfba117a6d0acb0dce71dd7c2432ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bf5a47d7b92ba311d84b1bd03d6a3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a81bf5a47d7b92ba311d84b1bd03d6a3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a81bf5a47d7b92ba311d84b1bd03d6a3a">More...</a><br /></td></tr>
<tr class="separator:a81bf5a47d7b92ba311d84b1bd03d6a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587af1be622ddabcb0b6fe14d995e63e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a587af1be622ddabcb0b6fe14d995e63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a587af1be622ddabcb0b6fe14d995e63e">More...</a><br /></td></tr>
<tr class="separator:a587af1be622ddabcb0b6fe14d995e63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae589704a4088508ced690353bed514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a4ae589704a4088508ced690353bed514"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a4ae589704a4088508ced690353bed514">More...</a><br /></td></tr>
<tr class="separator:a4ae589704a4088508ced690353bed514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc8c76f1afb975e1b98aa0b85328df3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a6dc8c76f1afb975e1b98aa0b85328df3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a6dc8c76f1afb975e1b98aa0b85328df3">More...</a><br /></td></tr>
<tr class="separator:a6dc8c76f1afb975e1b98aa0b85328df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af216398676044792223bb91588c80f87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:af216398676044792223bb91588c80f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#af216398676044792223bb91588c80f87">More...</a><br /></td></tr>
<tr class="separator:af216398676044792223bb91588c80f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6ad2a78901c4cbc5c72076d9d0cf37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:afd6ad2a78901c4cbc5c72076d9d0cf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#afd6ad2a78901c4cbc5c72076d9d0cf37">More...</a><br /></td></tr>
<tr class="separator:afd6ad2a78901c4cbc5c72076d9d0cf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d46f95a54a90a55a321955378969291"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a1d46f95a54a90a55a321955378969291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a1d46f95a54a90a55a321955378969291">More...</a><br /></td></tr>
<tr class="separator:a1d46f95a54a90a55a321955378969291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2a30ab673bc6ebaa5de99bccf9ffb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a2c2a30ab673bc6ebaa5de99bccf9ffb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a2c2a30ab673bc6ebaa5de99bccf9ffb1">More...</a><br /></td></tr>
<tr class="separator:a2c2a30ab673bc6ebaa5de99bccf9ffb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a45caa4e80361e840b7b6810ddff50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:af3a45caa4e80361e840b7b6810ddff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#af3a45caa4e80361e840b7b6810ddff50">More...</a><br /></td></tr>
<tr class="separator:af3a45caa4e80361e840b7b6810ddff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69d8571ee2254631c1a09b1867a9212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:ae69d8571ee2254631c1a09b1867a9212"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#ae69d8571ee2254631c1a09b1867a9212">More...</a><br /></td></tr>
<tr class="separator:ae69d8571ee2254631c1a09b1867a9212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0634d9e24535c4d80007992716520f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:ac0634d9e24535c4d80007992716520f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#ac0634d9e24535c4d80007992716520f7">More...</a><br /></td></tr>
<tr class="separator:ac0634d9e24535c4d80007992716520f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab271a45dd451411152b6b042489aba2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:ab271a45dd451411152b6b042489aba2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#ab271a45dd451411152b6b042489aba2a">More...</a><br /></td></tr>
<tr class="separator:ab271a45dd451411152b6b042489aba2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca5046610d68b34c83de967577fe3ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a9ca5046610d68b34c83de967577fe3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a9ca5046610d68b34c83de967577fe3ed">More...</a><br /></td></tr>
<tr class="separator:a9ca5046610d68b34c83de967577fe3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd2d9da4f33159c95f1133addc0a87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a3dd2d9da4f33159c95f1133addc0a87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a3dd2d9da4f33159c95f1133addc0a87c">More...</a><br /></td></tr>
<tr class="separator:a3dd2d9da4f33159c95f1133addc0a87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d15609111b57bf77358840a55ba7f97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a3d15609111b57bf77358840a55ba7f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a3d15609111b57bf77358840a55ba7f97">More...</a><br /></td></tr>
<tr class="separator:a3d15609111b57bf77358840a55ba7f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e958a5d6cee8b311821cdd64fd7ad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a99e958a5d6cee8b311821cdd64fd7ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../db/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d222_1_1_0d241.html#a99e958a5d6cee8b311821cdd64fd7ad4">More...</a><br /></td></tr>
<tr class="separator:a99e958a5d6cee8b311821cdd64fd7ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d9c6b1263a78c74801d5b35348966d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac1d9c6b1263a78c74801d5b35348966d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c69a2b828455237cd8f19cb42c0c5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac6c69a2b828455237cd8f19cb42c0c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e513471c9e48b8c1f8895dec3544df7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3e513471c9e48b8c1f8895dec3544df7">EBX</a></td></tr>
<tr class="separator:a3e513471c9e48b8c1f8895dec3544df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6189c5eeb37da1c1c6d22079e83a5ac1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae36663c9e3a0fcd22fd16e6f49460bbc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aeeae472f7372c40ecf22eb16ae7143fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:aeeae472f7372c40ecf22eb16ae7143fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#aeeae472f7372c40ecf22eb16ae7143fc">More...</a><br /></td></tr>
<tr class="separator:aeeae472f7372c40ecf22eb16ae7143fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36e62bfbcd05631c9defecc7bd13282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:aa36e62bfbcd05631c9defecc7bd13282"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#aa36e62bfbcd05631c9defecc7bd13282">More...</a><br /></td></tr>
<tr class="separator:aa36e62bfbcd05631c9defecc7bd13282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8eebba4723f9d1f9d4bb696c2efae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:aba8eebba4723f9d1f9d4bb696c2efae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#aba8eebba4723f9d1f9d4bb696c2efae4">More...</a><br /></td></tr>
<tr class="separator:aba8eebba4723f9d1f9d4bb696c2efae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebedbb767ecc53107982ce7a9160028a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:aebedbb767ecc53107982ce7a9160028a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#aebedbb767ecc53107982ce7a9160028a">More...</a><br /></td></tr>
<tr class="separator:aebedbb767ecc53107982ce7a9160028a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b47fc21c1bff7ea49cd678636be71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:ab2b47fc21c1bff7ea49cd678636be71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#ab2b47fc21c1bff7ea49cd678636be71c">More...</a><br /></td></tr>
<tr class="separator:ab2b47fc21c1bff7ea49cd678636be71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab50c8b209573772585798398983782"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:afab50c8b209573772585798398983782"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#afab50c8b209573772585798398983782">More...</a><br /></td></tr>
<tr class="separator:afab50c8b209573772585798398983782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c7f1b77f04b1b85ac2b5cee9b2b8f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:ad6c7f1b77f04b1b85ac2b5cee9b2b8f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#ad6c7f1b77f04b1b85ac2b5cee9b2b8f5">More...</a><br /></td></tr>
<tr class="separator:ad6c7f1b77f04b1b85ac2b5cee9b2b8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb680e2cb10e42b53281939eefc0d25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:aaeb680e2cb10e42b53281939eefc0d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#aaeb680e2cb10e42b53281939eefc0d25">More...</a><br /></td></tr>
<tr class="separator:aaeb680e2cb10e42b53281939eefc0d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d88112c803248adfe725b4aa9e2c6e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a3d88112c803248adfe725b4aa9e2c6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a3d88112c803248adfe725b4aa9e2c6e8">More...</a><br /></td></tr>
<tr class="separator:a3d88112c803248adfe725b4aa9e2c6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ecf8a44b72b6852e63c05bf1770964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a39ecf8a44b72b6852e63c05bf1770964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a39ecf8a44b72b6852e63c05bf1770964">More...</a><br /></td></tr>
<tr class="separator:a39ecf8a44b72b6852e63c05bf1770964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933a1f60516f3e633d8c6450bd4b198c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a933a1f60516f3e633d8c6450bd4b198c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a933a1f60516f3e633d8c6450bd4b198c">More...</a><br /></td></tr>
<tr class="separator:a933a1f60516f3e633d8c6450bd4b198c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af713ee6674fd9090c163ca62ca6fc76a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:af713ee6674fd9090c163ca62ca6fc76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#af713ee6674fd9090c163ca62ca6fc76a">More...</a><br /></td></tr>
<tr class="separator:af713ee6674fd9090c163ca62ca6fc76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cebdbc9673236aedcd625f1bd1f2cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a91cebdbc9673236aedcd625f1bd1f2cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a91cebdbc9673236aedcd625f1bd1f2cd">More...</a><br /></td></tr>
<tr class="separator:a91cebdbc9673236aedcd625f1bd1f2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e34d6d5b2873cf003e5b3f656b15729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a1e34d6d5b2873cf003e5b3f656b15729"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a1e34d6d5b2873cf003e5b3f656b15729">More...</a><br /></td></tr>
<tr class="separator:a1e34d6d5b2873cf003e5b3f656b15729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7128af7efe85c40a989a3b41bfdfa045"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a7128af7efe85c40a989a3b41bfdfa045"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a7128af7efe85c40a989a3b41bfdfa045">More...</a><br /></td></tr>
<tr class="separator:a7128af7efe85c40a989a3b41bfdfa045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f37afb1fe51b76eb54ee4bc91e76bbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a8f37afb1fe51b76eb54ee4bc91e76bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a8f37afb1fe51b76eb54ee4bc91e76bbe">More...</a><br /></td></tr>
<tr class="separator:a8f37afb1fe51b76eb54ee4bc91e76bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173ada4fc54fc33488befe28ed5cbe3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a173ada4fc54fc33488befe28ed5cbe3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a173ada4fc54fc33488befe28ed5cbe3b">More...</a><br /></td></tr>
<tr class="separator:a173ada4fc54fc33488befe28ed5cbe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bfbdacdaec81ecc04c624baa6984e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:af3bfbdacdaec81ecc04c624baa6984e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#af3bfbdacdaec81ecc04c624baa6984e9">More...</a><br /></td></tr>
<tr class="separator:af3bfbdacdaec81ecc04c624baa6984e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f0867c93dc7a95b6c1f28e1491c1e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ad2f0867c93dc7a95b6c1f28e1491c1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#ad2f0867c93dc7a95b6c1f28e1491c1e4">More...</a><br /></td></tr>
<tr class="separator:ad2f0867c93dc7a95b6c1f28e1491c1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c18e855d77cca5e8b09770d1cd15cef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a1c18e855d77cca5e8b09770d1cd15cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a1c18e855d77cca5e8b09770d1cd15cef">More...</a><br /></td></tr>
<tr class="separator:a1c18e855d77cca5e8b09770d1cd15cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8b74398f8d0d05089d04ef69c0567d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:adf8b74398f8d0d05089d04ef69c0567d"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#adf8b74398f8d0d05089d04ef69c0567d">More...</a><br /></td></tr>
<tr class="separator:adf8b74398f8d0d05089d04ef69c0567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722fc4d66b1cff78e6e42ea19f825298"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a722fc4d66b1cff78e6e42ea19f825298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a722fc4d66b1cff78e6e42ea19f825298">More...</a><br /></td></tr>
<tr class="separator:a722fc4d66b1cff78e6e42ea19f825298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ebdb605392de4735190ed4a909b257"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a49ebdb605392de4735190ed4a909b257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a49ebdb605392de4735190ed4a909b257">More...</a><br /></td></tr>
<tr class="separator:a49ebdb605392de4735190ed4a909b257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad327c3c4e70ce2ae2d8fce6177f18905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:ad327c3c4e70ce2ae2d8fce6177f18905"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#ad327c3c4e70ce2ae2d8fce6177f18905">More...</a><br /></td></tr>
<tr class="separator:ad327c3c4e70ce2ae2d8fce6177f18905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23498ba157e2dc2d119c81da0fca6500"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a23498ba157e2dc2d119c81da0fca6500"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a23498ba157e2dc2d119c81da0fca6500">More...</a><br /></td></tr>
<tr class="separator:a23498ba157e2dc2d119c81da0fca6500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4f9c22ffa24d96b7469d502377b8ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:aad4f9c22ffa24d96b7469d502377b8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#aad4f9c22ffa24d96b7469d502377b8ae">More...</a><br /></td></tr>
<tr class="separator:aad4f9c22ffa24d96b7469d502377b8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6179c723dd9680b580837ee330f9ef23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a6179c723dd9680b580837ee330f9ef23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d2/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d262.html#a6179c723dd9680b580837ee330f9ef23">More...</a><br /></td></tr>
<tr class="separator:a6179c723dd9680b580837ee330f9ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36663c9e3a0fcd22fd16e6f49460bbc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae36663c9e3a0fcd22fd16e6f49460bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c6b8554b66294b231c0d00d83e8843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae8c6b8554b66294b231c0d00d83e8843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6189c5eeb37da1c1c6d22079e83a5ac1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6189c5eeb37da1c1c6d22079e83a5ac1">ECX</a></td></tr>
<tr class="separator:a6189c5eeb37da1c1c6d22079e83a5ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084719b301871322c613872f1d4e02ff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af471d83d01ea5f740b547d454916e5ca"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abc53ee94a38319349d5677635dc3d385"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:abc53ee94a38319349d5677635dc3d385"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#abc53ee94a38319349d5677635dc3d385">More...</a><br /></td></tr>
<tr class="separator:abc53ee94a38319349d5677635dc3d385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d97ef7c4d4864efde8aca162cca4696"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a8d97ef7c4d4864efde8aca162cca4696"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a8d97ef7c4d4864efde8aca162cca4696">More...</a><br /></td></tr>
<tr class="separator:a8d97ef7c4d4864efde8aca162cca4696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f0f291bbcd87a2008178ff39fedb07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:af3f0f291bbcd87a2008178ff39fedb07"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#af3f0f291bbcd87a2008178ff39fedb07">More...</a><br /></td></tr>
<tr class="separator:af3f0f291bbcd87a2008178ff39fedb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd0d3b1447933a7a4b7c86f8baecd2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a9cd0d3b1447933a7a4b7c86f8baecd2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a9cd0d3b1447933a7a4b7c86f8baecd2a">More...</a><br /></td></tr>
<tr class="separator:a9cd0d3b1447933a7a4b7c86f8baecd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d768f3529abccc3f8f30f5a8ffc56d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a70d768f3529abccc3f8f30f5a8ffc56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a70d768f3529abccc3f8f30f5a8ffc56d">More...</a><br /></td></tr>
<tr class="separator:a70d768f3529abccc3f8f30f5a8ffc56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c1a429d8384813d183a34bd298b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:add8c1a429d8384813d183a34bd298b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#add8c1a429d8384813d183a34bd298b17">More...</a><br /></td></tr>
<tr class="separator:add8c1a429d8384813d183a34bd298b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3469ed99074c2bcf6b37406a598ea0b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a3469ed99074c2bcf6b37406a598ea0b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a3469ed99074c2bcf6b37406a598ea0b2">More...</a><br /></td></tr>
<tr class="separator:a3469ed99074c2bcf6b37406a598ea0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3689f7cc3a80202863afd28ea89cec1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a3689f7cc3a80202863afd28ea89cec1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a3689f7cc3a80202863afd28ea89cec1f">More...</a><br /></td></tr>
<tr class="separator:a3689f7cc3a80202863afd28ea89cec1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134bcaaa0bd265be551e35459fb14bf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a134bcaaa0bd265be551e35459fb14bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a134bcaaa0bd265be551e35459fb14bf5">More...</a><br /></td></tr>
<tr class="separator:a134bcaaa0bd265be551e35459fb14bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a3101ff0ea9af8dbd389e6ed22c532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:aa9a3101ff0ea9af8dbd389e6ed22c532"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#aa9a3101ff0ea9af8dbd389e6ed22c532">More...</a><br /></td></tr>
<tr class="separator:aa9a3101ff0ea9af8dbd389e6ed22c532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3274720066bf2d3395748c039af090b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a3274720066bf2d3395748c039af090b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a3274720066bf2d3395748c039af090b7">More...</a><br /></td></tr>
<tr class="separator:a3274720066bf2d3395748c039af090b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf21dc012ca448581f2e1e961943c6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:aadf21dc012ca448581f2e1e961943c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#aadf21dc012ca448581f2e1e961943c6f">More...</a><br /></td></tr>
<tr class="separator:aadf21dc012ca448581f2e1e961943c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1872d50ff49e083ce3e7928f6c6cc84f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a1872d50ff49e083ce3e7928f6c6cc84f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a1872d50ff49e083ce3e7928f6c6cc84f">More...</a><br /></td></tr>
<tr class="separator:a1872d50ff49e083ce3e7928f6c6cc84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af046b77e26b379e768cb0adae063b960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:af046b77e26b379e768cb0adae063b960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#af046b77e26b379e768cb0adae063b960">More...</a><br /></td></tr>
<tr class="separator:af046b77e26b379e768cb0adae063b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3b1f2c431f3df4c706b6cdd0fc4e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a4c3b1f2c431f3df4c706b6cdd0fc4e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a4c3b1f2c431f3df4c706b6cdd0fc4e05">More...</a><br /></td></tr>
<tr class="separator:a4c3b1f2c431f3df4c706b6cdd0fc4e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aec4acca31bde02910489301d59320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:aa5aec4acca31bde02910489301d59320"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#aa5aec4acca31bde02910489301d59320">More...</a><br /></td></tr>
<tr class="separator:aa5aec4acca31bde02910489301d59320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61e795523ce7c3187925d8eec841b55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:ad61e795523ce7c3187925d8eec841b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#ad61e795523ce7c3187925d8eec841b55">More...</a><br /></td></tr>
<tr class="separator:ad61e795523ce7c3187925d8eec841b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2daaa46fa05de55de6c9c0e4f336a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a1a2daaa46fa05de55de6c9c0e4f336a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a1a2daaa46fa05de55de6c9c0e4f336a6">More...</a><br /></td></tr>
<tr class="separator:a1a2daaa46fa05de55de6c9c0e4f336a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbba86d16fbbd9df6fbd538032779855"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:afbba86d16fbbd9df6fbd538032779855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#afbba86d16fbbd9df6fbd538032779855">More...</a><br /></td></tr>
<tr class="separator:afbba86d16fbbd9df6fbd538032779855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b76c57c6368176b8b644d00bdb563a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a97b76c57c6368176b8b644d00bdb563a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a97b76c57c6368176b8b644d00bdb563a">More...</a><br /></td></tr>
<tr class="separator:a97b76c57c6368176b8b644d00bdb563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4014551dfe08d450b4d54aff8f9124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a1f4014551dfe08d450b4d54aff8f9124"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a1f4014551dfe08d450b4d54aff8f9124">More...</a><br /></td></tr>
<tr class="separator:a1f4014551dfe08d450b4d54aff8f9124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3803811ec690aeeef088ebb252cdd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a6b3803811ec690aeeef088ebb252cdd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a6b3803811ec690aeeef088ebb252cdd5">More...</a><br /></td></tr>
<tr class="separator:a6b3803811ec690aeeef088ebb252cdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc73b310d519510d6799ebe40efa8761"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:abc73b310d519510d6799ebe40efa8761"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#abc73b310d519510d6799ebe40efa8761">More...</a><br /></td></tr>
<tr class="separator:abc73b310d519510d6799ebe40efa8761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2323cd933b66fbabb1212e8ea91dea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:abe2323cd933b66fbabb1212e8ea91dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#abe2323cd933b66fbabb1212e8ea91dea">More...</a><br /></td></tr>
<tr class="separator:abe2323cd933b66fbabb1212e8ea91dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5337535480c146ff83e8efb7475e47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a8e5337535480c146ff83e8efb7475e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a8e5337535480c146ff83e8efb7475e47">More...</a><br /></td></tr>
<tr class="separator:a8e5337535480c146ff83e8efb7475e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23a129f04acc363d8f87c7332fa82f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:aa23a129f04acc363d8f87c7332fa82f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#aa23a129f04acc363d8f87c7332fa82f2">More...</a><br /></td></tr>
<tr class="separator:aa23a129f04acc363d8f87c7332fa82f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1bd5ae7f2d6a51fdf5fffb34ba9db3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a6c1bd5ae7f2d6a51fdf5fffb34ba9db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a6c1bd5ae7f2d6a51fdf5fffb34ba9db3">More...</a><br /></td></tr>
<tr class="separator:a6c1bd5ae7f2d6a51fdf5fffb34ba9db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05af53253888278c35b5d21189168fa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a05af53253888278c35b5d21189168fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a05af53253888278c35b5d21189168fa4">More...</a><br /></td></tr>
<tr class="separator:a05af53253888278c35b5d21189168fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b6529f070267c1561cf7ef47c0ac80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a18b6529f070267c1561cf7ef47c0ac80"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a18b6529f070267c1561cf7ef47c0ac80">More...</a><br /></td></tr>
<tr class="separator:a18b6529f070267c1561cf7ef47c0ac80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c72ea39fda4a2a9b73016a0b83eb20d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a0c72ea39fda4a2a9b73016a0b83eb20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d232_1_1_0d286.html#a0c72ea39fda4a2a9b73016a0b83eb20d">More...</a><br /></td></tr>
<tr class="separator:a0c72ea39fda4a2a9b73016a0b83eb20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af471d83d01ea5f740b547d454916e5ca"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af471d83d01ea5f740b547d454916e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3b5a742baa6d9b9c57c5912df8641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aac3b5a742baa6d9b9c57c5912df8641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084719b301871322c613872f1d4e02ff"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a084719b301871322c613872f1d4e02ff">EDX</a></td></tr>
<tr class="separator:a084719b301871322c613872f1d4e02ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00483">483</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ac6318e76f0b8765a2518a68e4ba9fc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6318e76f0b8765a2518a68e4ba9fc1d">&#9670;&nbsp;</a></span>__intel_cpuid_init2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPU::x86::Intel::CPUID0x00000007_0::__intel_cpuid_init2 </td>
          <td>(</td>
          <td class="paramtype">0x00000007&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_0&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="adafb1cc201e3cdfdc86e89f6957c9ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafb1cc201e3cdfdc86e89f6957c9ffe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e513471c9e48b8c1f8895dec3544df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e513471c9e48b8c1f8895dec3544df7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a6189c5eeb37da1c1c6d22079e83a5ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6189c5eeb37da1c1c6d22079e83a5ac1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a084719b301871322c613872f1d4e02ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084719b301871322c613872f1d4e02ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
