{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677383885872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677383885873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:58:05 2023 " "Processing started: Sun Feb 26 11:58:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677383885873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677383885873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677383885873 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677383885981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Seg4bit_Counter.v(55) " "Verilog HDL information at Seg4bit_Counter.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677383885998 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Seg4bit_Counter.v(64) " "Verilog HDL information at Seg4bit_Counter.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677383885998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg4bit_counter.v 4 4 " "Found 4 design units, including 4 entities, in source file seg4bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg4bit_Counter " "Found entity 1: Seg4bit_Counter" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677383885999 ""} { "Info" "ISGN_ENTITY_NAME" "2 freq_devider " "Found entity 2: freq_devider" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677383885999 ""} { "Info" "ISGN_ENTITY_NAME" "3 up_counter " "Found entity 3: up_counter" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677383885999 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg7 " "Found entity 4: seg7" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677383885999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677383885999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Seg4bit_Counter " "Elaborating entity \"Seg4bit_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677383886008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_devider freq_devider:freq_devider " "Elaborating entity \"freq_devider\" for hierarchy \"freq_devider:freq_devider\"" {  } { { "Seg4bit_Counter.v" "freq_devider" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677383886013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:up_counter " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:up_counter\"" {  } { { "Seg4bit_Counter.v" "up_counter" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677383886017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7\"" {  } { { "Seg4bit_Counter.v" "seg7" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677383886021 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 129 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1677383886241 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1677383886242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677383886309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/vic/Project/Verilog_Project/Seg4bit_Counter/output_files/Seg4bit_Counter.map.smsg " "Generated suppressed messages file D:/vic/Project/Verilog_Project/Seg4bit_Counter/output_files/Seg4bit_Counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677383886395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677383886442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677383886442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677383886459 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677383886459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677383886459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677383886459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677383886466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:58:06 2023 " "Processing ended: Sun Feb 26 11:58:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677383886466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677383886466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677383886466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677383886466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677383887494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677383887494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:58:07 2023 " "Processing started: Sun Feb 26 11:58:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677383887494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677383887494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677383887494 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677383887519 ""}
{ "Info" "0" "" "Project  = Seg4bit_Counter" {  } {  } 0 0 "Project  = Seg4bit_Counter" 0 0 "Fitter" 0 0 1677383887520 ""}
{ "Info" "0" "" "Revision = Seg4bit_Counter" {  } {  } 0 0 "Revision = Seg4bit_Counter" 0 0 "Fitter" 0 0 1677383887520 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1677383887546 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Seg4bit_Counter EP3C40Q240C8 " "Selected device EP3C40Q240C8 for design \"Seg4bit_Counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677383887549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677383887572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677383887573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677383887573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677383887618 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677383887622 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677383887770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677383887770 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677383887770 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677383887771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677383887771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677383887771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677383887771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677383887771 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677383887771 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677383887771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_out\[0\] " "Pin dig_out\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { dig_out[0] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 11 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_out\[1\] " "Pin dig_out\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { dig_out[1] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 11 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_out\[2\] " "Pin dig_out\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { dig_out[2] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 11 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_out\[3\] " "Pin dig_out\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { dig_out[3] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 11 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_out\[4\] " "Pin dig_out\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { dig_out[4] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 11 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_out\[5\] " "Pin dig_out\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { dig_out[5] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 11 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_out\[6\] " "Pin dig_out\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { dig_out[6] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 11 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_out\[0\] " "Pin sel_out\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { sel_out[0] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 13 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_out\[1\] " "Pin sel_out\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { sel_out[1] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 13 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_out\[2\] " "Pin sel_out\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { sel_out[2] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 13 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_out\[3\] " "Pin sel_out\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { sel_out[3] } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 13 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Pin clk_in not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { clk_in } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 10 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { rst } } } { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 10 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677383888029 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1677383888029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Seg4bit_Counter.sdc " "Synopsys Design Constraints File file not found: 'Seg4bit_Counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677383888116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677383888116 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677383888117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677383888117 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677383888118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_in~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1677383888128 ""}  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 10 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677383888128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_devider:freq_devider\|clk_out  " "Automatically promoted node freq_devider:freq_devider\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1677383888128 ""}  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 46 -1 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq_devider:freq_devider|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677383888128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 32 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN 32 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1677383888128 ""}  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 10 0 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677383888128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677383888228 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677383888228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677383888228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677383888228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677383888228 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677383888229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677383888229 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677383888229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677383888315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1677383888315 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677383888315 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 0 11 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 0 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1677383888316 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1677383888316 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677383888316 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 16 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 18 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677383888317 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1677383888317 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677383888317 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677383888324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677383889224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677383889271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677383889277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677383889702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677383889702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677383889811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/vic/Project/Verilog_Project/Seg4bit_Counter/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1677383890267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677383890267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677383890761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1677383890761 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677383890761 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1677383890766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677383890791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677383890960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677383890977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677383891046 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677383891226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/vic/Project/Verilog_Project/Seg4bit_Counter/output_files/Seg4bit_Counter.fit.smsg " "Generated suppressed messages file D:/vic/Project/Verilog_Project/Seg4bit_Counter/output_files/Seg4bit_Counter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677383891456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677383891553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:58:11 2023 " "Processing ended: Sun Feb 26 11:58:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677383891553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677383891553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677383891553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677383891553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677383892532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677383892532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:58:12 2023 " "Processing started: Sun Feb 26 11:58:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677383892532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677383892532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677383892532 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677383893246 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677383893266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677383893493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:58:13 2023 " "Processing ended: Sun Feb 26 11:58:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677383893493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677383893493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677383893493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677383893493 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677383894134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677383894571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:58:14 2023 " "Processing started: Sun Feb 26 11:58:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677383894571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677383894571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Seg4bit_Counter -c Seg4bit_Counter " "Command: quartus_sta Seg4bit_Counter -c Seg4bit_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677383894572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1677383894599 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677383894648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677383894648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677383894674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677383894674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Seg4bit_Counter.sdc " "Synopsys Design Constraints File file not found: 'Seg4bit_Counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1677383894768 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677383894769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_devider:freq_devider\|clk_out freq_devider:freq_devider\|clk_out " "create_clock -period 1.000 -name freq_devider:freq_devider\|clk_out freq_devider:freq_devider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894769 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894769 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1677383894886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894887 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1677383894887 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1677383894891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677383894898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677383894898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.104 " "Worst-case setup slack is -3.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.104             -62.620 clk_in  " "   -3.104             -62.620 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -1.171 freq_devider:freq_devider\|clk_out  " "   -0.393              -1.171 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383894899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 freq_devider:freq_devider\|clk_out  " "    0.452               0.000 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 clk_in  " "    0.508               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383894902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677383894903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677383894906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.506 clk_in  " "   -3.000             -59.506 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 freq_devider:freq_devider\|clk_out  " "   -1.487              -5.948 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383894907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383894907 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677383894938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1677383894949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1677383895186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677383895203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677383895203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.921 " "Worst-case setup slack is -2.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.921             -54.592 clk_in  " "   -2.921             -54.592 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.747 freq_devider:freq_devider\|clk_out  " "   -0.254              -0.747 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383895207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 freq_devider:freq_devider\|clk_out  " "    0.399               0.000 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clk_in  " "    0.468               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383895208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677383895212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677383895214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.506 clk_in  " "   -3.000             -59.506 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 freq_devider:freq_devider\|clk_out  " "   -1.487              -5.948 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383895217 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677383895243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677383895286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677383895286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.781 " "Worst-case setup slack is -0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781             -10.387 clk_in  " "   -0.781             -10.387 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 freq_devider:freq_devider\|clk_out  " "    0.378               0.000 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383895288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 freq_devider:freq_devider\|clk_out  " "    0.185               0.000 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clk_in  " "    0.203               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383895292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677383895294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677383895297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.321 clk_in  " "   -3.000             -43.321 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 freq_devider:freq_devider\|clk_out  " "   -1.000              -4.000 freq_devider:freq_devider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677383895298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677383895298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677383895398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677383895398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677383895430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:58:15 2023 " "Processing ended: Sun Feb 26 11:58:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677383895430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677383895430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677383895430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677383895430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677383896420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677383896421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:58:16 2023 " "Processing started: Sun Feb 26 11:58:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677383896421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677383896421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677383896421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter_8_1200mv_85c_slow.vho D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter_8_1200mv_85c_slow.vho in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896595 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter_8_1200mv_0c_slow.vho D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter_8_1200mv_0c_slow.vho in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter_min_1200mv_0c_fast.vho D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter_min_1200mv_0c_fast.vho in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter.vho D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter.vho in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896633 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter_8_1200mv_85c_vhd_slow.sdo D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter_8_1200mv_85c_vhd_slow.sdo in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter_8_1200mv_0c_vhd_slow.sdo D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter_8_1200mv_0c_vhd_slow.sdo in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter_min_1200mv_0c_vhd_fast.sdo D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter_min_1200mv_0c_vhd_fast.sdo in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seg4bit_Counter_vhd.sdo D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/ simulation " "Generated file Seg4bit_Counter_vhd.sdo in folder \"D:/vic/Project/Verilog_Project/Seg4bit_Counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677383896680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677383896700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:58:16 2023 " "Processing ended: Sun Feb 26 11:58:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677383896700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677383896700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677383896700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677383896700 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677383897253 ""}
