{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673392904945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673392904950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 18:21:44 2023 " "Processing started: Tue Jan 10 18:21:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673392904950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1673392904950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t .\\src\\Version_Reg.tcl compile DUNE_DAT_FPGA DUNE_DAT_FPGA " "Command: quartus_sh -t .\\src\\Version_Reg.tcl compile DUNE_DAT_FPGA DUNE_DAT_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1673392904950 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile DUNE_DAT_FPGA DUNE_DAT_FPGA " "Quartus(args): compile DUNE_DAT_FPGA DUNE_DAT_FPGA" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1673392904950 ""}
{ "Info" "0" "" "1 =      data_out <= X\"207\"; 2 = 207  3 = 208" {  } {  } 0 0 "1 =      data_out <= X\"207\"; 2 = 207  3 = 208" 0 0 "Shell" 0 0 1673392904994 ""}
{ "Info" "0" "" "NEW version number is -> 208" {  } {  } 0 0 "NEW version number is -> 208" 0 0 "Shell" 0 0 1673392904994 ""}
{ "Info" "0" "" "    Date_s <= X\"20230110\";" {  } {  } 0 0 "    Date_s <= X\"20230110\";" 0 0 "Shell" 0 0 1673392905089 ""}
{ "Info" "0" "" "    Time_s <= X\"182145\";     " {  } {  } 0 0 "    Time_s <= X\"182145\";     " 0 0 "Shell" 0 0 1673392905089 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" ".\\src\\Version_Reg.tcl " "Evaluation of Tcl script .\\src\\Version_Reg.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1673392905095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673392905095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 18:21:45 2023 " "Processing ended: Tue Jan 10 18:21:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673392905095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673392905095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673392905095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1673392905095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1673392905948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673392905948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 18:21:45 2023 " "Processing started: Tue Jan 10 18:21:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673392905948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392905948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUNE_DAT_FPGA -c DUNE_DAT_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUNE_DAT_FPGA -c DUNE_DAT_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392905948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673392906619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673392906619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sbnd_tst_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sbnd_tst_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBND_TST_PULSE-behavior " "Found design unit 1: SBND_TST_PULSE-behavior" {  } { { "SRC/SBND_TST_PULSE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/SBND_TST_PULSE.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913803 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBND_TST_PULSE " "Found entity 1: SBND_TST_PULSE" {  } { { "SRC/SBND_TST_PULSE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/SBND_TST_PULSE.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/coldadc_ro_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/coldadc_ro_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLDADC_RO_CNT-logic " "Found design unit 1: COLDADC_RO_CNT-logic" {  } { { "SRC/coldadc_ro_cnt.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/coldadc_ro_cnt.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913806 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLDADC_RO_CNT " "Found entity 1: COLDADC_RO_CNT" {  } { { "SRC/coldadc_ro_cnt.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/coldadc_ro_cnt.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dac8411.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dac8411.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8411-behavior " "Found design unit 1: DAC8411-behavior" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913810 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8411 " "Found entity 1: DAC8411" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cots_ad7274.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cots_ad7274.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COTS_AD7274-logic " "Found design unit 1: COTS_AD7274-logic" {  } { { "SRC/COTS_AD7274.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/COTS_AD7274.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913814 ""} { "Info" "ISGN_ENTITY_NAME" "1 COTS_AD7274 " "Found entity 1: COTS_AD7274" {  } { { "SRC/COTS_AD7274.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/COTS_AD7274.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2c_master-behavior " "Found design unit 1: I2c_master-behavior" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913818 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2c_master " "Found entity 1: I2c_master" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/version_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/version_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 version_reg-rtl " "Found design unit 1: version_reg-rtl" {  } { { "SRC/Version_Reg.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/Version_Reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913822 ""} { "Info" "ISGN_ENTITY_NAME" "1 version_reg " "Found entity 1: version_reg" {  } { { "SRC/Version_Reg.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/Version_Reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sys_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sys_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_rst-sys_rst_arch " "Found design unit 1: sys_rst-sys_rst_arch" {  } { { "SRC/sys_rst.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/sys_rst.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913826 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_rst " "Found entity 1: sys_rst" {  } { { "SRC/sys_rst.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/sys_rst.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2cslave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2cslave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CSLAVE-behavior " "Found design unit 1: I2CSLAVE-behavior" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913830 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CSLAVE " "Found entity 1: I2CSLAVE" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dune_dat_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dune_dat_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUNE_DAT_Registers-Behavior " "Found design unit 1: DUNE_DAT_Registers-Behavior" {  } { { "SRC/DUNE_DAT_Registers.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_Registers.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913834 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUNE_DAT_Registers " "Found entity 1: DUNE_DAT_Registers" {  } { { "SRC/DUNE_DAT_Registers.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_Registers.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dune_dat_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dune_dat_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUNE_DAT_FPGA-DUNE_DAT_FPGA_arch " "Found design unit 1: DUNE_DAT_FPGA-DUNE_DAT_FPGA_arch" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913839 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUNE_DAT_FPGA " "Found entity 1: DUNE_DAT_FPGA" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dat_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dat_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dat_pll-SYN " "Found design unit 1: dat_pll-SYN" {  } { { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913844 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAT_PLL " "Found entity 1: DAT_PLL" {  } { { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dat_pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dat_pll2-SYN " "Found design unit 1: dat_pll2-SYN" {  } { { "DAT_PLL2.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/DAT_PLL2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913849 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAT_PLL2 " "Found entity 1: DAT_PLL2" {  } { { "DAT_PLL2.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/DAT_PLL2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392913849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392913849 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk_2Mhz DUNE_DAT_FPGA.vhd(492) " "VHDL error at DUNE_DAT_FPGA.vhd(492): object \"clk_2Mhz\" is used but not declared" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 492 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1673392913864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673392914089 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 18:21:54 2023 " "Processing ended: Tue Jan 10 18:21:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673392914089 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673392914089 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673392914089 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392914089 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392914696 ""}
