=====
SETUP
-0.759
8.957
8.198
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n529_s6
5.827
6.452
initialize/PSRAM_com/n525_s4
6.873
7.499
initialize/PSRAM_com/n529_s1
8.331
8.957
initialize/PSRAM_com/counter_2_s0
8.957
=====
SETUP
-0.759
8.957
8.198
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n529_s6
5.827
6.452
initialize/PSRAM_com/n525_s4
6.873
7.499
initialize/PSRAM_com/n527_s1
8.331
8.957
initialize/PSRAM_com/counter_4_s0
8.957
=====
SETUP
-0.734
9.289
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n529_s6
5.827
6.452
initialize/PSRAM_com/n525_s4
6.873
7.498
initialize/PSRAM_com/n525_s3
7.926
8.952
initialize/PSRAM_com/ended_s2
9.289
=====
SETUP
-0.641
8.838
8.198
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n529_s6
5.827
6.452
initialize/PSRAM_com/n525_s4
6.873
7.499
initialize/PSRAM_com/n528_s1
8.016
8.838
initialize/PSRAM_com/counter_3_s0
8.838
=====
SETUP
-0.621
8.819
8.198
initialize/step_1_s2
2.627
3.085
initialize/PSRAM_com/n491_s15
3.917
5.016
initialize/PSRAM_com/n491_s12
5.021
6.120
initialize/PSRAM_com/n491_s7
6.126
6.751
initialize/PSRAM_com/n491_s3
7.170
7.992
initialize/PSRAM_com/n491_s0
7.997
8.819
initialize/PSRAM_com/mem_sio_reg_0_s0
8.819
=====
SETUP
-0.467
9.022
8.554
fifo_inst/empty_s1
2.627
3.085
initialize/PSRAM_com/burst_counter_5_s8
4.886
5.947
initialize/PSRAM_com/burst_counter_5_s5
6.366
7.188
initialize/PSRAM_com/burst_counter_5_s4
7.684
8.309
initialize/PSRAM_com/burst_counter_0_s0
9.022
=====
SETUP
-0.467
9.022
8.554
fifo_inst/empty_s1
2.627
3.085
initialize/PSRAM_com/burst_counter_5_s8
4.886
5.947
initialize/PSRAM_com/burst_counter_5_s5
6.366
7.188
initialize/PSRAM_com/burst_counter_5_s4
7.684
8.309
initialize/PSRAM_com/burst_counter_1_s0
9.022
=====
SETUP
-0.467
9.022
8.554
fifo_inst/empty_s1
2.627
3.085
initialize/PSRAM_com/burst_counter_5_s8
4.886
5.947
initialize/PSRAM_com/burst_counter_5_s5
6.366
7.188
initialize/PSRAM_com/burst_counter_5_s4
7.684
8.309
initialize/PSRAM_com/burst_counter_4_s0
9.022
=====
SETUP
-0.467
9.022
8.554
fifo_inst/empty_s1
2.627
3.085
initialize/PSRAM_com/burst_counter_5_s8
4.886
5.947
initialize/PSRAM_com/burst_counter_5_s5
6.366
7.188
initialize/PSRAM_com/burst_counter_5_s4
7.684
8.309
initialize/PSRAM_com/burst_counter_5_s0
9.022
=====
SETUP
-0.156
8.354
8.198
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n529_s6
5.827
6.452
initialize/PSRAM_com/n525_s4
6.873
7.499
initialize/PSRAM_com/n531_s1
7.532
8.354
initialize/PSRAM_com/counter_0_s0
8.354
=====
SETUP
-0.133
8.331
8.198
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n529_s6
5.827
6.452
initialize/PSRAM_com/n525_s4
6.873
7.499
initialize/PSRAM_com/ended_s2
8.331
=====
SETUP
-0.122
8.676
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/data_write_15_s5
6.328
7.130
initialize/PSRAM_com/data_write_3_s0
8.676
=====
SETUP
-0.108
14.239
14.132
initialize/PSRAM_com/ended_s2
8.598
9.056
n1064_s21
10.202
11.024
n1064_s18
12.163
12.788
n1064_s17
13.207
14.239
com_start_s0
14.239
=====
SETUP
-0.102
8.657
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n594_s0
5.028
6.127
initialize/PSRAM_com/n586_s0
6.954
7.579
initialize/PSRAM_com/n574_s0
8.657
=====
SETUP
-0.102
8.657
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n594_s0
5.028
6.127
initialize/PSRAM_com/n586_s0
6.954
7.579
initialize/PSRAM_com/n573_s0
8.657
=====
SETUP
-0.100
8.654
8.554
fifo_inst/empty_s1
2.627
3.085
initialize/PSRAM_com/burst_counter_5_s8
4.886
5.947
initialize/PSRAM_com/burst_counter_5_s5
6.366
7.188
initialize/PSRAM_com/burst_counter_5_s4
7.684
8.309
initialize/PSRAM_com/burst_counter_2_s0
8.654
=====
SETUP
-0.100
8.654
8.554
fifo_inst/empty_s1
2.627
3.085
initialize/PSRAM_com/burst_counter_5_s8
4.886
5.947
initialize/PSRAM_com/burst_counter_5_s5
6.366
7.188
initialize/PSRAM_com/burst_counter_5_s4
7.684
8.309
initialize/PSRAM_com/burst_counter_3_s0
8.654
=====
SETUP
-0.076
8.630
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/data_write_15_s5
6.328
7.130
initialize/PSRAM_com/data_write_14_s0
8.630
=====
SETUP
-0.076
8.630
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/data_write_15_s5
6.328
7.130
initialize/PSRAM_com/data_write_15_s0
8.630
=====
SETUP
-0.075
14.206
14.132
initialize/PSRAM_com/fifo_rd_s0
8.598
9.056
fifo_inst/n86_1_s1
11.357
11.982
fifo_inst/n138_1_s
13.358
13.415
fifo_inst/n137_1_s
13.415
13.472
fifo_inst/n136_1_s
13.472
13.529
fifo_inst/n135_1_s
13.529
13.586
fifo_inst/n134_1_s
13.586
13.643
fifo_inst/n133_1_s
13.643
14.206
fifo_inst/count_5_s1
14.206
=====
SETUP
-0.018
14.149
14.132
initialize/PSRAM_com/fifo_rd_s0
8.598
9.056
fifo_inst/n86_1_s1
11.357
11.982
fifo_inst/n138_1_s
13.358
13.415
fifo_inst/n137_1_s
13.415
13.472
fifo_inst/n136_1_s
13.472
13.529
fifo_inst/n135_1_s
13.529
13.586
fifo_inst/n134_1_s
13.586
14.149
fifo_inst/count_4_s1
14.149
=====
SETUP
0.039
14.092
14.132
initialize/PSRAM_com/fifo_rd_s0
8.598
9.056
fifo_inst/n86_1_s1
11.357
11.982
fifo_inst/n138_1_s
13.358
13.415
fifo_inst/n137_1_s
13.415
13.472
fifo_inst/n136_1_s
13.472
13.529
fifo_inst/n135_1_s
13.529
14.092
fifo_inst/count_3_s1
14.092
=====
SETUP
0.072
8.483
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n916_s0
5.827
6.853
initialize/PSRAM_com/data_out_0_s0
8.483
=====
SETUP
0.072
8.483
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n916_s0
5.827
6.853
initialize/PSRAM_com/data_out_1_s0
8.483
=====
SETUP
0.073
8.482
8.554
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n492_s2
3.896
4.995
initialize/PSRAM_com/n916_s0
5.827
6.853
initialize/PSRAM_com/data_out_4_s0
8.482
=====
HOLD
0.556
3.138
2.582
initialize/com_start_s1
2.567
2.901
initialize/spi_start_s0
3.138
=====
HOLD
0.556
3.138
2.582
UART1/flag_acq_s0
2.567
2.901
start_acquisition_s0
3.138
=====
HOLD
0.563
3.145
2.582
fifo_inst/wr_ptr_2_s0
2.567
2.901
fifo_inst/fifo_mem_fifo_mem_1_1_s
3.145
=====
HOLD
0.570
3.137
2.567
debuttonA/sync_button_debounced/resync_1_s0
2.567
2.901
debuttonA/sync_button_debounced/resync_2_s0
3.137
=====
HOLD
0.570
3.137
2.567
debuttonA/sync_button/sync_buffer_2_s0
2.567
2.901
debuttonA/deb_button/shift_0_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[5]_3_s0
2.567
2.901
UART1/samples_before_19_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[4]_1_s0
2.567
2.901
UART1/samples_after_1_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[4]_2_s0
2.567
2.901
UART1/samples_after_2_s0
3.137
=====
HOLD
0.571
3.138
2.567
UART1/buffer[3]_1_s0
2.567
2.901
UART1/samples_after_9_s0
3.138
=====
HOLD
0.571
3.138
2.567
UART1/buffer[3]_4_s0
2.567
2.901
UART1/samples_after_12_s0
3.138
=====
HOLD
0.571
3.138
2.567
UART1/buffer[3]_7_s0
2.567
2.901
UART1/samples_after_15_s0
3.138
=====
HOLD
0.571
3.138
2.567
UART1/buffer[2]_2_s0
2.567
2.901
UART1/samples_after_18_s0
3.138
=====
HOLD
0.571
3.138
2.567
UART1/buffer[2]_5_s0
2.567
2.901
UART1/samples_after_21_s0
3.138
=====
HOLD
0.572
9.103
8.531
initialize/PSRAM_com/data_out_4_s0
8.531
8.864
initialize/PSRAM_com/data_out_8_s0
9.103
=====
HOLD
0.573
9.104
8.531
initialize/PSRAM_com/data_out_9_s0
8.531
8.864
initialize/PSRAM_com/data_out_13_s0
9.104
=====
HOLD
0.573
9.104
8.531
initialize/PSRAM_com/data_out_11_s0
8.531
8.864
initialize/PSRAM_com/data_out_15_s0
9.104
=====
HOLD
0.573
3.156
2.582
fifo_inst/wr_ptr_1_s0
2.567
2.901
fifo_inst/fifo_mem_fifo_mem_1_1_s
3.156
=====
HOLD
0.576
3.143
2.567
UART1/dataIn_2_s0
2.567
2.901
UART1/dataIn_1_s0
3.143
=====
HOLD
0.577
3.160
2.582
fifo_inst/wr_ptr_3_s0
2.567
2.901
fifo_inst/fifo_mem_fifo_mem_1_1_s
3.160
=====
HOLD
0.577
3.145
2.567
debuttonA/deb_button/shift_3_s0
2.567
2.901
debuttonA/deb_button/shift_4_s0
3.145
=====
HOLD
0.582
3.150
2.567
debuttonA/deb_button/shift_5_s0
2.567
2.901
debuttonA/deb_button/shift_6_s0
3.150
=====
HOLD
0.582
3.150
2.567
debuttonA/deb_button/shift_4_s0
2.567
2.901
debuttonA/deb_button/shift_5_s0
3.150
=====
HOLD
0.584
3.167
2.582
ADC_submodule/adc_data_7_s0
2.567
2.901
fifo_inst/fifo_mem_fifo_mem_0_1_s
3.167
=====
HOLD
0.708
3.275
2.567
ADC_submodule/clock_counter_3_s0
2.567
2.901
ADC_submodule/n23_s2
2.903
3.275
ADC_submodule/clock_counter_3_s0
3.275
=====
HOLD
0.708
3.275
2.567
UART1/txCounter_10_s2
2.567
2.901
UART1/n957_s18
2.903
3.275
UART1/txCounter_10_s2
3.275
