<!-- set: ai sw=1 ts=1 sta et -->
<pb_type name="OLOGICE3" num_pb="1">
  <input name="CLK" num_pins="1"/>
  <input name="CLKB" num_pins="1"/>
  <input name="CLKDIV" num_pins="1"/>
  <input name="CLKDIVB" num_pins="1"/>
  <input name="CLKDIVF" num_pins="1"/>
  <input name="CLKDIVFB" num_pins="1"/>
  <input name="D1" num_pins="1"/>
  <input name="D2" num_pins="1"/>
  <input name="D3" num_pins="1"/>
  <input name="D4" num_pins="1"/>
  <input name="D5" num_pins="1"/>
  <input name="D6" num_pins="1"/>
  <input name="D7" num_pins="1"/>
  <input name="D8" num_pins="1"/>
  <output name="IOCLKGLITCH" num_pins="1"/>
  <input name="OCE" num_pins="1"/>
  <output name="OFB" num_pins="1"/>
  <output name="OQ" num_pins="1"/>
  <output name="SHIFTOUT1" num_pins="1"/>
  <output name="SHIFTOUT2" num_pins="1"/>
  <input name="SR" num_pins="1"/>
  <input name="T1" num_pins="1"/>
  <input name="T2" num_pins="1"/>
  <input name="T3" num_pins="1"/>
  <input name="T4" num_pins="1"/>
  <input name="TBYTEIN" num_pins="1"/>
  <output name="TBYTEOUT" num_pins="1"/>
  <input name="TCE" num_pins="1"/>
  <output name="TFB" num_pins="1"/>
  <output name="TQ" num_pins="1"/>
  <input name="SHIFTIN1" num_pins="1"/>
  <input name="SHIFTIN2" num_pins="1"/>
  <mode name="PASS_THROUGH">
    <interconnect>
      <direct name="D1_OQ" input="OLOGICE3.D1" output="OLOGICE3.OQ">
        <metadata>
          <meta name="fasm_mux">
            OLOGICE3.D1 : OMUX.D1,OQUSED,OSERDES.DATA_RATE_TQ.BUF
          </meta>
        </metadata>
      </direct>
      <direct name="D1_TQ" input="OLOGICE3.T1" output="OLOGICE3.TQ">
        <metadata>
          <meta name="fasm_mux">
            OLOGICE3.T1 : ZINV_T1
          </meta>
        </metadata>
      </direct>
    </interconnect>
  </mode>
  <mode name="OSERDES">
    <pb_type name="OSERDESE2" blif_model=".subckt OSERDESE2_VPR" num_pb="1">
      <clock name="CLK" num_pins="1"/>
      <clock name="CLKDIV" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="D3" num_pins="1"/>
      <input name="D4" num_pins="1"/>
      <input name="D5" num_pins="1"/>
      <input name="D6" num_pins="1"/>
      <input name="D7" num_pins="1"/>
      <input name="D8" num_pins="1"/>
      <output name="IOCLKGLITCH" num_pins="1"/>
      <input name="OCE" num_pins="1"/>
      <output name="OFB" num_pins="1"/>
      <output name="OQ" num_pins="1"/>
      <output name="SHIFTOUT1" num_pins="1"/>
      <output name="SHIFTOUT2" num_pins="1"/>
      <input name="RST" num_pins="1"/>
      <input name="T1" num_pins="1"/>
      <input name="T2" num_pins="1"/>
      <input name="T3" num_pins="1"/>
      <input name="T4" num_pins="1"/>
      <input name="TBYTEIN" num_pins="1"/>
      <output name="TBYTEOUT" num_pins="1"/>
      <input name="TCE" num_pins="1"/>
      <output name="TFB" num_pins="1"/>
      <output name="TQ" num_pins="1"/>
      <input name="SHIFTIN1" num_pins="1"/>
      <input name="SHIFTIN2" num_pins="1"/>

      <T_clock_to_Q max="{iopath_CLK_OFB}" clock="CLK" port="OFB" />
      <T_clock_to_Q max="{iopath_CLK_OQ}" clock="CLK" port="OQ" />
      <T_clock_to_Q max="{iopath_CLK_TFB}" clock="CLK" port="TFB" />
      <T_clock_to_Q max="{iopath_CLK_TQ}" clock="CLK" port="TQ" />

      <T_clock_to_Q max="{iopath_CLKDIV_IOCLKGLITCH}" clock="CLKDIV" port="IOCLKGLITCH" />

      <T_setup value="{setup_CLKDIV_D1}" clock="CLKDIV" port="D1" />
      <T_hold value="{hold_CLKDIV_D1}" clock="CLKDIV" port="D1" />
      <T_setup value="{setup_CLKDIV_D2}" clock="CLKDIV" port="D2" />
      <T_hold value="{hold_CLKDIV_D2}" clock="CLKDIV" port="D2" />
      <T_setup value="{setup_CLKDIV_D3}" clock="CLKDIV" port="D3" />
      <T_hold value="{hold_CLKDIV_D3}" clock="CLKDIV" port="D3" />
      <T_setup value="{setup_CLKDIV_D4}" clock="CLKDIV" port="D4" />
      <T_hold value="{hold_CLKDIV_D4}" clock="CLKDIV" port="D4" />
      <T_setup value="{setup_CLKDIV_D5}" clock="CLKDIV" port="D5" />
      <T_hold value="{hold_CLKDIV_D5}" clock="CLKDIV" port="D5" />
      <T_setup value="{setup_CLKDIV_D6}" clock="CLKDIV" port="D6" />
      <T_hold value="{hold_CLKDIV_D6}" clock="CLKDIV" port="D6" />
      <T_setup value="{setup_CLKDIV_D7}" clock="CLKDIV" port="D7" />
      <T_hold value="{hold_CLKDIV_D7}" clock="CLKDIV" port="D7" />
      <T_setup value="{setup_CLKDIV_D8}" clock="CLKDIV" port="D8" />
      <T_hold value="{hold_CLKDIV_D8}" clock="CLKDIV" port="D8" />

      <!-- Unclear what this is for, but VPR wants it... -->
      <T_clock_to_Q max="0.0" clock="CLKDIV" port="T1" />

      <T_setup value="{setup_CLKDIV_T1}" clock="CLKDIV" port="T1" />
      <T_hold value="{hold_CLKDIV_T1}" clock="CLKDIV" port="T1" />
      <T_setup value="{setup_CLKDIV_T2}" clock="CLKDIV" port="T2" />
      <T_hold value="{hold_CLKDIV_T2}" clock="CLKDIV" port="T2" />
      <T_setup value="{setup_CLKDIV_T3}" clock="CLKDIV" port="T3" />
      <T_hold value="{hold_CLKDIV_T3}" clock="CLKDIV" port="T3" />
      <T_setup value="{setup_CLKDIV_T4}" clock="CLKDIV" port="T4" />
      <T_hold value="{hold_CLKDIV_T4}" clock="CLKDIV" port="T4" />

      <T_setup value="{setup_CLK_OCE}" clock="CLK" port="OCE" />
      <T_hold value="{hold_CLK_OCE}" clock="CLK" port="OCE" />

      <T_setup value="{setup_CLK_TCE}" clock="CLK" port="TCE" />
      <T_hold value="{hold_CLK_TCE}" clock="CLK" port="TCE" />

      <T_setup value="{setup_CLKDIV_RST}" clock="CLKDIV" port="RST" />
      <T_hold value="{hold_CLKDIV_RST}" clock="CLKDIV" port="RST" />

      <delay_constant max="{iopath_T1_TBYTEOUT}" in_port="T1" out_port="TBYTEOUT" />

      <metadata>
        <meta name="fasm_features">
          OSERDES.IN_USE
          OSERDES.SRTYPE.SYNC
          OSERDES.TSRTYPE.SYNC
          ODDR.DDR_CLK_EDGE.SAME_EDGE
          OQUSED
        </meta>
        <meta name="fasm_params">
          OSERDES.SERDES_MODE.SLAVE = SERDES_MODE_SLAVE

          OSERDES.TRISTATE_WIDTH.W4 = TRISTATE_WIDTH_W4

          OSERDES.DATA_RATE_OQ.DDR = DATA_RATE_OQ_DDR
          OSERDES.DATA_RATE_OQ.SDR = DATA_RATE_OQ_SDR
          OSERDES.DATA_RATE_TQ.BUF = DATA_RATE_TQ_BUF
          OSERDES.DATA_RATE_TQ.DDR = DATA_RATE_TQ_DDR
          OSERDES.DATA_RATE_TQ.SDR = DATA_RATE_TQ_SDR

          OSERDES.DATA_WIDTH.DDR.W6_8 = DATA_WIDTH_DDR_W6_8
          OSERDES.DATA_WIDTH.SDR.W2_4_5_6 = DATA_WIDTH_SDR_W2_4_5_6

          OSERDES.DATA_WIDTH.W2 = DATA_WIDTH_W2
          OSERDES.DATA_WIDTH.W3 = DATA_WIDTH_W3
          OSERDES.DATA_WIDTH.W4 = DATA_WIDTH_W4
          OSERDES.DATA_WIDTH.W5 = DATA_WIDTH_W5
          OSERDES.DATA_WIDTH.W6 = DATA_WIDTH_W6
          OSERDES.DATA_WIDTH.W7 = DATA_WIDTH_W7
          OSERDES.DATA_WIDTH.W8 = DATA_WIDTH_W8

          ZINIT_OQ = ZINIT_OQ
          ZINIT_TQ = ZINIT_TQ
          ZINV_CLK = ZINV_CLK
          ZSRVAL_OQ = ZSRVAL_OQ
          ZSRVAL_TQ = ZSRVAL_TQ

          ZINV_T1 = ZINV_T1
          ZINV_T2 = ZINV_T2
          ZINV_T3 = ZINV_T3
          ZINV_T4 = ZINV_T4

          IS_D1_INVERTED = IS_D1_INVERTED
          IS_D2_INVERTED = IS_D2_INVERTED
          IS_D3_INVERTED = IS_D3_INVERTED
          IS_D4_INVERTED = IS_D4_INVERTED
          IS_D5_INVERTED = IS_D5_INVERTED
          IS_D6_INVERTED = IS_D6_INVERTED
          IS_D7_INVERTED = IS_D7_INVERTED
          IS_D8_INVERTED = IS_D8_INVERTED
        </meta>
      </metadata>
    </pb_type>
    <interconnect>
      <direct name="CLK" input="OLOGICE3.CLK" output="OSERDESE2.CLK" />
      <direct name="CLKDIV" input="OLOGICE3.CLKDIV" output="OSERDESE2.CLKDIV" />
      <direct name="D1" input="OLOGICE3.D1" output="OSERDESE2.D1" />
      <direct name="D2" input="OLOGICE3.D2" output="OSERDESE2.D2" />
      <direct name="D3" input="OLOGICE3.D3" output="OSERDESE2.D3" />
      <direct name="D4" input="OLOGICE3.D4" output="OSERDESE2.D4" />
      <direct name="D5" input="OLOGICE3.D5" output="OSERDESE2.D5" />
      <direct name="D6" input="OLOGICE3.D6" output="OSERDESE2.D6" />
      <direct name="D7" input="OLOGICE3.D7" output="OSERDESE2.D7" />
      <direct name="D8" input="OLOGICE3.D8" output="OSERDESE2.D8" />
      <direct name="IOCLKGLITCH" input="OSERDESE2.IOCLKGLITCH" output="OLOGICE3.IOCLKGLITCH" />
      <direct name="OCE" input="OLOGICE3.OCE" output="OSERDESE2.OCE" />
      <direct name="OFB" input="OSERDESE2.OFB" output="OLOGICE3.OFB" />
      <direct name="OQ" input="OSERDESE2.OQ" output="OLOGICE3.OQ" />
      <direct name="SHIFTOUT1" input="OSERDESE2.SHIFTOUT1" output="OLOGICE3.SHIFTOUT1" />
      <direct name="SHIFTOUT2" input="OSERDESE2.SHIFTOUT2" output="OLOGICE3.SHIFTOUT2" />
      <direct name="SR" input="OLOGICE3.SR" output="OSERDESE2.RST" />
      <direct name="T1" input="OLOGICE3.T1" output="OSERDESE2.T1" />
      <direct name="T2" input="OLOGICE3.T2" output="OSERDESE2.T2" />
      <direct name="T3" input="OLOGICE3.T3" output="OSERDESE2.T3" />
      <direct name="T4" input="OLOGICE3.T4" output="OSERDESE2.T4" />
      <direct name="TBYTEIN" input="OLOGICE3.TBYTEIN" output="OSERDESE2.TBYTEIN" />
      <direct name="TBYTEOUT" input="OSERDESE2.TBYTEOUT" output="OLOGICE3.TBYTEOUT" />
      <direct name="TCE" input="OLOGICE3.TCE" output="OSERDESE2.TCE" />
      <direct name="TFB" input="OSERDESE2.TFB" output="OLOGICE3.TFB" />
      <direct name="TQ" input="OSERDESE2.TQ" output="OLOGICE3.TQ" />
      <direct name="SHIFTIN1" input="OLOGICE3.SHIFTIN1" output="OSERDESE2.SHIFTIN1" />
      <direct name="SHIFTIN2" input="OLOGICE3.SHIFTIN2" output="OSERDESE2.SHIFTIN2" />
    </interconnect>
  </mode>
  <!--
  <mode name="ODDR">
    <pb_type name="ODDR" blif_model=".subckt ODDR" num_pb="1">
      <output name="Q" num_pins="1"/>
      <input name="C" num_pins="1"/>
      <input name="CE" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="SR" num_pins="1"/>
    </pb_type>
  </mode>
  -->
  <!-- TODO
       - other modes
       - BELs
  -->
</pb_type>
