<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LVDS_ISE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="En_Head_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Head_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Head_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Head_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="IpCores/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1536365060" xil_pn:in_ck="7111496152297708605" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1536365060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd"/>
      <outfile xil_pn:name="../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd"/>
      <outfile xil_pn:name="Sources/Head.vhd"/>
      <outfile xil_pn:name="Sources/Head_TB.vhd"/>
      <outfile xil_pn:name="Sources/LVDS_RX.vhd"/>
      <outfile xil_pn:name="Sources/LVDS_TX.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536364710" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3142149969427463491" xil_pn:start_ts="1536364710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536364710" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-662991678251201047" xil_pn:start_ts="1536364710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536364712" xil_pn:in_ck="4770804341747664070" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6420165511294942538" xil_pn:start_ts="1536364710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IpCores/DCh.ngc"/>
      <outfile xil_pn:name="IpCores/DCh.vhd"/>
      <outfile xil_pn:name="IpCores/Dplus.ngc"/>
      <outfile xil_pn:name="IpCores/Dplus.vhd"/>
      <outfile xil_pn:name="IpCores/Inv_Ch.ngc"/>
      <outfile xil_pn:name="IpCores/Inv_Ch.vhd"/>
      <outfile xil_pn:name="IpCores/Inv_Dplus.ngc"/>
      <outfile xil_pn:name="IpCores/Inv_Dplus.vhd"/>
      <outfile xil_pn:name="IpCores/Inv_Kplus.ngc"/>
      <outfile xil_pn:name="IpCores/Inv_Kplus.vhd"/>
      <outfile xil_pn:name="IpCores/KCh.ngc"/>
      <outfile xil_pn:name="IpCores/KCh.vhd"/>
      <outfile xil_pn:name="IpCores/Kplus.ngc"/>
      <outfile xil_pn:name="IpCores/Kplus.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536365060" xil_pn:in_ck="5359347754902968171" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1536365060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd"/>
      <outfile xil_pn:name="../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd"/>
      <outfile xil_pn:name="IpCores/DCh.vhd"/>
      <outfile xil_pn:name="IpCores/Dplus.vhd"/>
      <outfile xil_pn:name="IpCores/Inv_Ch.vhd"/>
      <outfile xil_pn:name="IpCores/Inv_Dplus.vhd"/>
      <outfile xil_pn:name="IpCores/Inv_Kplus.vhd"/>
      <outfile xil_pn:name="IpCores/KCh.vhd"/>
      <outfile xil_pn:name="IpCores/Kplus.vhd"/>
      <outfile xil_pn:name="Sources/Head.vhd"/>
      <outfile xil_pn:name="Sources/Head_TB.vhd"/>
      <outfile xil_pn:name="Sources/LVDS_RX.vhd"/>
      <outfile xil_pn:name="Sources/LVDS_TX.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536365079" xil_pn:in_ck="5359347754902968171" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="193151754807557003" xil_pn:start_ts="1536365060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Head_TB_beh.prj"/>
      <outfile xil_pn:name="Head_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1536365079" xil_pn:in_ck="-8881840446817788106" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5812377942362587816" xil_pn:start_ts="1536365079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Head_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
