{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 982, "design__instance__area": 9256.38, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013009350514039397, "power__switching__total": 0.0009840908460319042, "power__leakage__total": 1.0498236058253951e-08, "power__total": 0.00228503649123013, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.1955871492347399, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.13197922295266265, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4741008275713682, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.489273413410762, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.474101, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.838428, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2636625437053184, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.15414896184707366, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7848855121331282, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.2350537608861534, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.027377, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.967156, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.16666248020055957, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.1240128174141595, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26861916229451577, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.405759437534354, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.268619, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.890108, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.1644307375689157, "clock__skew__worst_setup": 0.12139142812321567, "timing__hold__ws": 0.26531211312195946, "timing__setup__ws": 0.14585399967292828, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265312, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.854745, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1146, "design__instance__area__stdcell": 9461.57, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.832178, "design__instance__utilization__stdcell": 0.832178, "design__rows": 39, "design__rows:unithd": 39, "design__sites": 9087, "design__sites:unithd": 9087, "design__instance__count__class:inverter": 57, "design__instance__area__class:inverter": 215.206, "design__instance__count__class:sequential_cell": 113, "design__instance__area__class:sequential_cell": 2905.29, "design__instance__count__class:multi_input_combinational_cell": 502, "design__instance__area__class:multi_input_combinational_cell": 3894.99, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8840082, "design__instance__count__class:timing_repair_buffer": 279, "design__instance__area__class:timing_repair_buffer": 1860.53, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 26922, "design__violations": 0, "design__instance__count__class:clock_buffer": 22, "design__instance__area__class:clock_buffer": 295.283, "design__instance__count__class:clock_inverter": 9, "design__instance__area__class:clock_inverter": 85.0816, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 92, "antenna__violating__nets": 1, "antenna__violating__pins": 2, "route__antenna_violation__count": 1, "antenna_diodes_count": 0, "route__net": 1046, "route__net__special": 2, "route__drc_errors__iter:0": 888, "route__wirelength__iter:0": 29856, "route__drc_errors__iter:1": 586, "route__wirelength__iter:1": 29363, "route__drc_errors__iter:2": 476, "route__wirelength__iter:2": 29255, "route__drc_errors__iter:3": 105, "route__wirelength__iter:3": 29205, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 29215, "route__drc_errors": 0, "route__wirelength": 29215, "route__vias": 7500, "route__vias__singlecut": 7500, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 280.615, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1926576591679611, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.1290207560641216, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4690701293487576, "timing__setup__ws__corner:min_tt_025C_1v80": 3.5244119731339345, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.46907, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.914305, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2589862841933436, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.1512945228588821, "timing__hold__ws__corner:min_ss_100C_1v60": 0.7960832218761904, "timing__setup__ws__corner:min_ss_100C_1v60": 0.321800373234787, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.01861, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.08495, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.1644307375689157, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.12139142812321567, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26531211312195946, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.430658187967203, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.265312, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.940528, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.19839487558784924, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.1362710954870654, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4807301359723483, "timing__setup__ws__corner:max_tt_025C_1v80": 3.449283623021985, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.48073, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.76875, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2679988529175385, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.15768663210394263, "timing__hold__ws__corner:max_ss_100C_1v60": 0.7787610776668751, "timing__setup__ws__corner:max_ss_100C_1v60": 0.14585399967292828, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.038842, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.854745, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.16887101917033254, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12791473797792188, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.27285308118539403, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.379043918092628, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.272853, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.841985, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 14, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79901, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79961, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000986268, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00083794, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000354369, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00083794, "design_powergrid__voltage__worst": 0.00083794, "design_powergrid__voltage__worst__net:VPWR": 1.79901, "design_powergrid__drop__worst": 0.000986268, "design_powergrid__drop__worst__net:VPWR": 0.000986268, "design_powergrid__voltage__worst__net:VGND": 0.00083794, "design_powergrid__drop__worst__net:VGND": 0.00083794, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000385, "ir__drop__worst": 0.000986, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}