Release 6.2.02i - xst G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.62 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.63 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: fpga_debug.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : fpga_debug.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : fpga_debug
Output Format                      : NGC
Target Device                      : xc2s300e-6-fg456

---- Source Options
Top Module Name                    : fpga_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : fpga_debug.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO
tristate2logic                     : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_debug> (Architecture <Behavioral>).
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Fpga/fpga_debug/../fpga_debug.vhd.
WARNING:Xst:1777 - Inout <pin21> is never used or assigned.
WARNING:Xst:1778 - Inout <pin16> is assigned but never used.
WARNING:Xst:1777 - Inout <pin22> is never used or assigned.
WARNING:Xst:1778 - Inout <pin17> is assigned but never used.
WARNING:Xst:1777 - Inout <pin23> is never used or assigned.
WARNING:Xst:1778 - Inout <pin18> is assigned but never used.
WARNING:Xst:1777 - Inout <pin24> is never used or assigned.
WARNING:Xst:1778 - Inout <pin19> is assigned but never used.
WARNING:Xst:1777 - Inout <pin30> is never used or assigned.
WARNING:Xst:1777 - Inout <pin25> is never used or assigned.
WARNING:Xst:1777 - Inout <pin26> is never used or assigned.
WARNING:Xst:1777 - Inout <pin27> is never used or assigned.
WARNING:Xst:1777 - Inout <pin28> is never used or assigned.
WARNING:Xst:1777 - Inout <pin29> is never used or assigned.
WARNING:Xst:1306 - Output <din> is never assigned.
WARNING:Xst:1777 - Inout <pin74> is never used or assigned.
WARNING:Xst:647 - Input <aouta> is never used.
WARNING:Xst:647 - Input <aoutb> is never used.
WARNING:Xst:1306 - Output <pclk1532> is never assigned.
WARNING:Xst:1306 - Output <h1532> is never assigned.
WARNING:Xst:647 - Input <h1560> is never used.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:1777 - Inout <pin5> is never used or assigned.
WARNING:Xst:1777 - Inout <pin6> is never used or assigned.
WARNING:Xst:1777 - Inout <pin7> is never used or assigned.
WARNING:Xst:1778 - Inout <pin8> is assigned but never used.
WARNING:Xst:1777 - Inout <pin9> is never used or assigned.
WARNING:Xst:1779 - Inout <extf> is used but is never assigned.
WARNING:Xst:1779 - Inout <exth> is used but is never assigned.
WARNING:Xst:1306 - Output <v1532> is never assigned.
WARNING:Xst:647 - Input <buferr> is never used.
WARNING:Xst:647 - Input <v1560> is never used.
WARNING:Xst:1306 - Output <pclksd> is never assigned.
WARNING:Xst:647 - Input <video<0>> is never used.
WARNING:Xst:1306 - Output <f1532> is never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:647 - Input <f1560> is never used.
WARNING:Xst:1778 - Inout <pin10> is assigned but never used.
WARNING:Xst:647 - Input <cs_f> is never used.
WARNING:Xst:1778 - Inout <pin11> is assigned but never used.
WARNING:Xst:1778 - Inout <pin12> is assigned but never used.
WARNING:Xst:1778 - Inout <pin13> is assigned but never used.
WARNING:Xst:1778 - Inout <pin14> is assigned but never used.
WARNING:Xst:1777 - Inout <pin20> is never used or assigned.
WARNING:Xst:1778 - Inout <pin15> is assigned but never used.
    Found 1-bit register for signal <pin8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpga_debug> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_debug> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga_debug.ngr
Top Level Output File Name         : fpga_debug
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 116

Macro Statistics :
# Registers                        : 1
#      1-bit register              : 1

Cell Usage :
# BELS                             : 1
#      LUT1                        : 1
# FlipFlops/Latches                : 1
#      FD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 63
#      IBUF                        : 31
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                       1  out of   3072     0%  
 Number of Slice Flip Flops:             1  out of   6144     0%  
 Number of 4 input LUTs:                 1  out of   6144     0%  
 Number of bonded IOBs:                 63  out of    329    19%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 2.441ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.803ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk1560'
Offset:              2.441ns (Levels of Logic = 1)
  Source:            lock1560 (PAD)
  Destination:       pin8 (FF)
  Destination Clock: pclk1560 rising

  Data Path: lock1560 to pin8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.797   0.920  lock1560_IBUF (lock1560_IBUF)
     FD:D                      0.724          pin8
    ----------------------------------------
    Total                      2.441ns (1.521ns logic, 0.920ns route)
                                       (62.3% logic, 37.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk1560'
Offset:              6.514ns (Levels of Logic = 1)
  Source:            pin8 (FF)
  Destination:       pin8 (PAD)
  Source Clock:      pclk1560 rising

  Data Path: pin8 to pin8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.992   0.920  pin8 (pin8_OBUF)
     OBUF:I->O                 4.602          pin8_OBUF (pin8)
    ----------------------------------------
    Total                      6.514ns (5.594ns logic, 0.920ns route)
                                       (85.9% logic, 14.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               7.803ns (Levels of Logic = 3)
  Source:            pclk1560 (PAD)
  Destination:       pclkhd (PAD)

  Data Path: pclk1560 to pclkhd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            2   0.663   1.150  pclk1560_BUFGP (pclk1560_BUFGP)
     LUT1:I0->O            1   0.468   0.920  pclkhd1 (pclkhd_OBUF)
     OBUF:I->O                 4.602          pclkhd_OBUF (pclkhd)
    ----------------------------------------
    Total                      7.803ns (5.733ns logic, 2.070ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
CPU : 4.21 / 5.41 s | Elapsed : 5.00 / 6.00 s
 
--> 

Total memory usage is 60452 kilobytes


