Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun  2 12:35:13 2022
| Host         : DANINITRO-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_top_timing_summary_routed.rpt -pb hdmi_top_timing_summary_routed.pb -rpx hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_top
| Device       : 7k70t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 11          
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           
SYNTH-9    Warning           Small multiplier                            8           
TIMING-18  Warning           Missing input or output delay               22          
TIMING-20  Warning           Non-clocked latch                           40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (251)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (251)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/mem_dest_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/mem_dest_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/read_cntr_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/read_cntr_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/write_cntr_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/write_cntr_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.375        0.000                      0                 2627        0.053        0.000                      0                 2627        3.000        0.000                       0                   751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk100M      {0.000 5.000}        10.000          100.000         
  clk200M    {0.000 2.500}        5.000           200.000         
  clk40M     {0.000 12.500}       25.000          40.000          
  pll_clkfb  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M             4.986        0.000                      0                 2324        0.053        0.000                      0                 2324        3.000        0.000                       0                   565  
  clk200M                                                                                                                                                       3.400        0.000                       0                     8  
  clk40M           18.200        0.000                      0                  303        0.102        0.000                      0                  303       12.100        0.000                       0                   176  
  pll_clkfb                                                                                                                                                     8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40M        clk100M             0.375        0.000                      0                    1        1.167        0.000                      0                    1  
clk100M       clk40M              0.727        0.000                      0                    4        0.064        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100M                     
(none)        clk200M                     
(none)        clk40M                      
(none)        pll_clkfb                   
(none)                      clk100M       
(none)                      clk40M        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        4.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/btf/inst[8].DSP/p_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.133ns (45.688%)  route 2.536ns (54.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 14.745 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.432     5.065    spec_anal/controller/core/inst[3].smpl_ram_inst/clk_a
    RAMB36_X0Y12         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.080     7.145 r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/DOBDO[22]
                         net (fo=1, routed)           0.972     8.117    spec_anal/controller/core/btf/inst[8].DSP/ram_2_real_dout_a[22]
    SLICE_X8Y64          LUT4 (Prop_lut4_I0_O)        0.053     8.170 r  spec_anal/controller/core/btf/inst[8].DSP/x2_real_buff[22]_i_1/O
                         net (fo=5, routed)           1.564     9.734    spec_anal/controller/core/btf/inst[8].DSP/C[22]
    DSP48_X1Y26          DSP48E1                                      r  spec_anal/controller/core/btf/inst[8].DSP/p_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.345    14.745    spec_anal/controller/core/btf/inst[8].DSP/clk
    DSP48_X1Y26          DSP48E1                                      r  spec_anal/controller/core/btf/inst[8].DSP/p_reg_reg/CLK
                         clock pessimism              0.317    15.061    
                         clock uncertainty           -0.035    15.026    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.306    14.720    spec_anal/controller/core/btf/inst[8].DSP/p_reg_reg
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.154ns (25.930%)  route 3.296ns (74.070%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.682     9.468    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.278    14.677    spec_anal/controller/core/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[0]/C
                         clock pessimism              0.317    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X15Y70         FDRE (Setup_fdre_C_R)       -0.478    14.481    spec_anal/controller/core/h_reg[0]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.154ns (25.930%)  route 3.296ns (74.070%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.682     9.468    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.278    14.677    spec_anal/controller/core/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[1]/C
                         clock pessimism              0.317    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X15Y70         FDRE (Setup_fdre_C_R)       -0.478    14.481    spec_anal/controller/core/h_reg[1]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.154ns (25.930%)  route 3.296ns (74.070%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.682     9.468    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.278    14.677    spec_anal/controller/core/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[2]/C
                         clock pessimism              0.317    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X15Y70         FDRE (Setup_fdre_C_R)       -0.478    14.481    spec_anal/controller/core/h_reg[2]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.154ns (25.930%)  route 3.296ns (74.070%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.682     9.468    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.278    14.677    spec_anal/controller/core/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[3]/C
                         clock pessimism              0.317    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X15Y70         FDRE (Setup_fdre_C_R)       -0.478    14.481    spec_anal/controller/core/h_reg[3]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.154ns (25.930%)  route 3.296ns (74.070%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.682     9.468    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.278    14.677    spec_anal/controller/core/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/h_reg[4]/C
                         clock pessimism              0.317    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X15Y70         FDRE (Setup_fdre_C_R)       -0.478    14.481    spec_anal/controller/core/h_reg[4]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.154ns (25.930%)  route 3.296ns (74.070%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.682     9.468    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X14Y70         FDRE                                         r  spec_anal/controller/core/h_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.278    14.677    spec_anal/controller/core/clk
    SLICE_X14Y70         FDRE                                         r  spec_anal/controller/core/h_reg[5]/C
                         clock pessimism              0.317    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X14Y70         FDRE (Setup_fdre_C_R)       -0.455    14.504    spec_anal/controller/core/h_reg[5]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.133ns (46.948%)  route 2.410ns (53.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 14.751 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.431     5.064    spec_anal/controller/core/inst[4].smpl_ram_inst/clk_b
    RAMB36_X1Y11         RAMB36E1                                     r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.080     7.144 r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/DOADO[19]
                         net (fo=1, routed)           0.971     8.116    spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg_4[19]
    SLICE_X23Y63         LUT4 (Prop_lut4_I3_O)        0.053     8.169 r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg_i_7/O
                         net (fo=6, routed)           1.439     9.608    spec_anal/controller/core/btf/inst[6].DSP/A[19]
    DSP48_X0Y24          DSP48E1                                      r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.351    14.751    spec_anal/controller/core/btf/inst[6].DSP/clk
    DSP48_X0Y24          DSP48E1                                      r  spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg/CLK
                         clock pessimism              0.317    15.067    
                         clock uncertainty           -0.035    15.032    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.306    14.726    spec_anal/controller/core/btf/inst[6].DSP/p_reg_reg
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.154ns (26.572%)  route 3.189ns (73.428%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.574     9.361    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  spec_anal/controller/core/h_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.277    14.676    spec_anal/controller/core/clk
    SLICE_X14Y71         FDRE                                         r  spec_anal/controller/core/h_reg[6]/C
                         clock pessimism              0.317    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X14Y71         FDRE (Setup_fdre_C_R)       -0.455    14.503    spec_anal/controller/core/h_reg[6]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.154ns (26.572%)  route 3.189ns (73.428%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X13Y76         FDRE                                         r  spec_anal/controller/core/half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.246     5.264 r  spec_anal/controller/core/half_reg[1]/Q
                         net (fo=16, routed)          0.834     6.098    spec_anal/controller/core/half[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.153     6.251 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.405     6.656    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.154    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.053     7.207 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.207    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.442 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.442    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.500 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.500    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.632 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.362     7.993    spec_anal/controller/core/fft_in_progress2
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.161     8.154 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.569     8.724    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.063     8.787 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.574     9.361    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  spec_anal/controller/core/h_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.277    14.676    spec_anal/controller/core/clk
    SLICE_X14Y71         FDRE                                         r  spec_anal/controller/core/h_reg[7]/C
                         clock pessimism              0.317    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X14Y71         FDRE (Setup_fdre_C_R)       -0.455    14.503    spec_anal/controller/core/h_reg[7]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.325%)  route 0.154ns (60.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.552     1.734    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.100     1.834 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[20]/Q
                         net (fo=2, routed)           0.154     1.989    spec_anal/fir/fir_ram/din_a[20]
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.785     2.230    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.781    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.936    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 spec_anal/fir/mul_fir/DSP_LS/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/mul_fir/po_0_dl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.184%)  route 0.206ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.616     1.799    spec_anal/fir/mul_fir/DSP_LS/clk
    DSP48_X0Y20          DSP48E1                                      r  spec_anal/fir/mul_fir/DSP_LS/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.107     1.906 r  spec_anal/fir/mul_fir/DSP_LS/p_reg_reg/P[1]
                         net (fo=1, routed)           0.206     2.112    spec_anal/fir/mul_fir/DSP_LS_n_15
    SLICE_X10Y47         FDRE                                         r  spec_anal/fir/mul_fir/po_0_dl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.824     2.270    spec_anal/fir/mul_fir/clk
    SLICE_X10Y47         FDRE                                         r  spec_anal/fir/mul_fir/po_0_dl_reg[1]/C
                         clock pessimism             -0.272     1.998    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.059     2.057    spec_anal/fir/mul_fir/po_0_dl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.503%)  route 0.160ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.552     1.734    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.100     1.834 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[18]/Q
                         net (fo=2, routed)           0.160     1.994    spec_anal/fir/fir_ram/din_a[18]
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.785     2.230    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.781    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     1.936    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.715%)  route 0.158ns (57.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.552     1.734    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.852 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[10]/Q
                         net (fo=2, routed)           0.158     2.011    spec_anal/fir/fir_ram/din_a[10]
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.785     2.230    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.781    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.936    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 spec_anal/controller/core/cb_addr_cntr_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.230%)  route 0.208ns (63.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.543     1.725    spec_anal/controller/core/clk
    SLICE_X10Y69         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.118     1.843 r  spec_anal/controller/core/cb_addr_cntr_delay_reg[5]/Q
                         net (fo=1, routed)           0.208     2.051    spec_anal/controller/core/inst[5].smpl_ram_inst/addr_a[4]
    RAMB36_X0Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.778     2.223    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_a
    RAMB36_X0Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.432     1.792    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.975    spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.351%)  route 0.161ns (57.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.552     1.734    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.118     1.852 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[2]/Q
                         net (fo=2, routed)           0.161     2.013    spec_anal/fir/fir_ram/din_a[2]
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.785     2.230    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.781    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.936    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.111%)  route 0.162ns (57.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.552     1.734    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.852 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[13]/Q
                         net (fo=2, routed)           0.162     2.015    spec_anal/fir/fir_ram/din_a[13]
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.785     2.230    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.781    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.936    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 spec_anal/controller/convert/fft_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.488%)  route 0.189ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.536     1.718    spec_anal/controller/convert/clk100M_IBUF_BUFG
    SLICE_X22Y73         FDRE                                         r  spec_anal/controller/convert/fft_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.118     1.836 r  spec_anal/controller/convert/fft_cntr_reg[5]/Q
                         net (fo=7, routed)           0.189     2.025    spec_anal/controller/core/inst[1].smpl_ram_inst/addr_b[5]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.767     2.212    spec_anal/controller/core/inst[1].smpl_ram_inst/clk_b
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.763    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.946    spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.767%)  route 0.157ns (63.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.552     1.734    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.091     1.825 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[9]/Q
                         net (fo=2, routed)           0.157     1.982    spec_anal/fir/fir_ram/din_a[9]
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.785     2.230    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.781    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.119     1.900    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/fir/fir_ram/ram_array_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.974%)  route 0.155ns (63.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.552     1.734    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.091     1.825 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[22]/Q
                         net (fo=2, routed)           0.155     1.980    spec_anal/fir/fir_ram/din_a[22]
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.785     2.230    spec_anal/fir/fir_ram/clk_a
    RAMB36_X0Y10         RAMB36E1                                     r  spec_anal/fir/fir_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.450     1.781    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.117     1.898    spec_anal/fir/fir_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y14    spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y14    spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y13    spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y13    spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y14    spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y14    spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y12    spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y12    spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y12    spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y12    spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y78    fft_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y78    fft_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y52     spec_anal/codec_if_inst/genblk1.shr_rx_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y52     spec_anal/codec_if_inst/genblk1.shr_rx_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y52     spec_anal/codec_if_inst/genblk1.shr_rx_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y52     spec_anal/codec_if_inst/genblk1.shr_rx_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y52     spec_anal/codec_if_inst/genblk1.shr_rx_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y52     spec_anal/codec_if_inst/genblk1.shr_rx_reg[16]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y78    fft_start_ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y78    fft_start_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y78    fft_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y78    fft_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y60     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y60     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y61     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y61     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200M
  To Clock:  clk200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_generator1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1   clk200M_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  clk_generator1/CLKOUT0
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y92    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y91    hdmi_tx_0/tmds_transmitter/oserdes0/slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y80    hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y79    hdmi_tx_0/tmds_transmitter/oserdes1/slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y84    hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y83    hdmi_tx_0/tmds_transmitter/oserdes2/slave_oserdes/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_generator1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk40M
  To Clock:  clk40M

Setup :            0  Failing Endpoints,  Worst Slack       18.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.200ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.835ns (42.405%)  route 3.851ns (57.595%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 33.366 - 25.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.424     8.921    display_ram/clk_b
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.080    11.001 r  display_ram/ram_array_reg/DOADO[15]
                         net (fo=1, routed)           1.247    12.249    spec_anal/controller/red[4]_i_5[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.053    12.302 r  spec_anal/controller/signal_inferred_i_10/O
                         net (fo=2, routed)           1.018    13.319    signal[0]
    SLICE_X9Y81          LUT4 (Prop_lut4_I2_O)        0.053    13.372 r  red[4]_i_13/O
                         net (fo=1, routed)           0.000    13.372    red[4]_i_13_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.685 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.685    red_reg[4]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.864 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    14.275    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.157    14.432 r  green[7]_i_1/O
                         net (fo=2, routed)           1.175    15.607    green[7]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.346    33.366    clk40M_BUFG
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/C
                         clock pessimism              0.560    33.926    
                         clock uncertainty           -0.085    33.841    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)       -0.034    33.807    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         33.807    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                 18.200    

Slack (MET) :             18.254ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 2.835ns (42.705%)  route 3.804ns (57.295%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.359ns = ( 33.359 - 25.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.424     8.921    display_ram/clk_b
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.080    11.001 r  display_ram/ram_array_reg/DOADO[15]
                         net (fo=1, routed)           1.247    12.249    spec_anal/controller/red[4]_i_5[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.053    12.302 r  spec_anal/controller/signal_inferred_i_10/O
                         net (fo=2, routed)           1.018    13.319    signal[0]
    SLICE_X9Y81          LUT4 (Prop_lut4_I2_O)        0.053    13.372 r  red[4]_i_13/O
                         net (fo=1, routed)           0.000    13.372    red[4]_i_13_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.685 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.685    red_reg[4]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.864 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    14.275    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.157    14.432 r  green[7]_i_1/O
                         net (fo=2, routed)           1.128    15.560    green[7]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339    33.359    clk40M_BUFG
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/C
                         clock pessimism              0.560    33.919    
                         clock uncertainty           -0.085    33.834    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.020    33.814    green_reg[7]
  -------------------------------------------------------------------
                         required time                         33.814    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                 18.254    

Slack (MET) :             18.837ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.835ns (46.371%)  route 3.279ns (53.629%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.424     8.921    display_ram/clk_b
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.080    11.001 r  display_ram/ram_array_reg/DOADO[15]
                         net (fo=1, routed)           1.247    12.249    spec_anal/controller/red[4]_i_5[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.053    12.302 r  spec_anal/controller/signal_inferred_i_10/O
                         net (fo=2, routed)           1.018    13.319    signal[0]
    SLICE_X9Y81          LUT4 (Prop_lut4_I2_O)        0.053    13.372 r  red[4]_i_13/O
                         net (fo=1, routed)           0.000    13.372    red[4]_i_13_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.685 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.685    red_reg[4]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.864 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           1.014    14.878    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.157    15.035 r  red[4]_i_1/O
                         net (fo=1, routed)           0.000    15.035    red[4]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/C
                         clock pessimism              0.560    33.922    
                         clock uncertainty           -0.085    33.837    
    SLICE_X7Y82          FDRE (Setup_fdre_C_D)        0.035    33.872    red_reg[4]
  -------------------------------------------------------------------
                         required time                         33.872    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                 18.837    

Slack (MET) :             21.129ns  (required time - arrival time)
  Source:                 v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_write_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.572ns (17.445%)  route 2.707ns (82.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 33.296 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X17Y80         FDRE                                         r  v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     9.155 f  v_cntr_reg[6]/Q
                         net (fo=10, routed)          1.046    10.201    v_cntr_reg[6]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.053    10.254 r  display_ram_write_addr[9]_i_7/O
                         net (fo=1, routed)           0.544    10.797    display_ram_write_addr[9]_i_7_n_0
    SLICE_X18Y81         LUT5 (Prop_lut5_I0_O)        0.068    10.865 r  display_ram_write_addr[9]_i_4/O
                         net (fo=3, routed)           0.602    11.467    v_cntr_started
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.182    11.649 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.515    12.165    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.276    33.296    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[0]/C
                         clock pessimism              0.560    33.856    
                         clock uncertainty           -0.085    33.771    
    SLICE_X23Y79         FDRE (Setup_fdre_C_R)       -0.478    33.293    display_ram_write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         33.293    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 21.129    

Slack (MET) :             21.129ns  (required time - arrival time)
  Source:                 v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_write_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.572ns (17.445%)  route 2.707ns (82.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 33.296 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X17Y80         FDRE                                         r  v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     9.155 f  v_cntr_reg[6]/Q
                         net (fo=10, routed)          1.046    10.201    v_cntr_reg[6]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.053    10.254 r  display_ram_write_addr[9]_i_7/O
                         net (fo=1, routed)           0.544    10.797    display_ram_write_addr[9]_i_7_n_0
    SLICE_X18Y81         LUT5 (Prop_lut5_I0_O)        0.068    10.865 r  display_ram_write_addr[9]_i_4/O
                         net (fo=3, routed)           0.602    11.467    v_cntr_started
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.182    11.649 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.515    12.165    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.276    33.296    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[1]/C
                         clock pessimism              0.560    33.856    
                         clock uncertainty           -0.085    33.771    
    SLICE_X23Y79         FDRE (Setup_fdre_C_R)       -0.478    33.293    display_ram_write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         33.293    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 21.129    

Slack (MET) :             21.129ns  (required time - arrival time)
  Source:                 v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_write_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.572ns (17.445%)  route 2.707ns (82.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 33.296 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X17Y80         FDRE                                         r  v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     9.155 f  v_cntr_reg[6]/Q
                         net (fo=10, routed)          1.046    10.201    v_cntr_reg[6]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.053    10.254 r  display_ram_write_addr[9]_i_7/O
                         net (fo=1, routed)           0.544    10.797    display_ram_write_addr[9]_i_7_n_0
    SLICE_X18Y81         LUT5 (Prop_lut5_I0_O)        0.068    10.865 r  display_ram_write_addr[9]_i_4/O
                         net (fo=3, routed)           0.602    11.467    v_cntr_started
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.182    11.649 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.515    12.165    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.276    33.296    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[2]/C
                         clock pessimism              0.560    33.856    
                         clock uncertainty           -0.085    33.771    
    SLICE_X23Y79         FDRE (Setup_fdre_C_R)       -0.478    33.293    display_ram_write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         33.293    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 21.129    

Slack (MET) :             21.129ns  (required time - arrival time)
  Source:                 v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_write_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.572ns (17.445%)  route 2.707ns (82.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 33.296 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X17Y80         FDRE                                         r  v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     9.155 f  v_cntr_reg[6]/Q
                         net (fo=10, routed)          1.046    10.201    v_cntr_reg[6]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.053    10.254 r  display_ram_write_addr[9]_i_7/O
                         net (fo=1, routed)           0.544    10.797    display_ram_write_addr[9]_i_7_n_0
    SLICE_X18Y81         LUT5 (Prop_lut5_I0_O)        0.068    10.865 r  display_ram_write_addr[9]_i_4/O
                         net (fo=3, routed)           0.602    11.467    v_cntr_started
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.182    11.649 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.515    12.165    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.276    33.296    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[3]/C
                         clock pessimism              0.560    33.856    
                         clock uncertainty           -0.085    33.771    
    SLICE_X23Y79         FDRE (Setup_fdre_C_R)       -0.478    33.293    display_ram_write_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         33.293    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 21.129    

Slack (MET) :             21.129ns  (required time - arrival time)
  Source:                 v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_write_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.572ns (17.445%)  route 2.707ns (82.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 33.296 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X17Y80         FDRE                                         r  v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     9.155 f  v_cntr_reg[6]/Q
                         net (fo=10, routed)          1.046    10.201    v_cntr_reg[6]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.053    10.254 r  display_ram_write_addr[9]_i_7/O
                         net (fo=1, routed)           0.544    10.797    display_ram_write_addr[9]_i_7_n_0
    SLICE_X18Y81         LUT5 (Prop_lut5_I0_O)        0.068    10.865 r  display_ram_write_addr[9]_i_4/O
                         net (fo=3, routed)           0.602    11.467    v_cntr_started
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.182    11.649 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.515    12.165    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.276    33.296    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[4]/C
                         clock pessimism              0.560    33.856    
                         clock uncertainty           -0.085    33.771    
    SLICE_X23Y79         FDRE (Setup_fdre_C_R)       -0.478    33.293    display_ram_write_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         33.293    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 21.129    

Slack (MET) :             21.129ns  (required time - arrival time)
  Source:                 v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_write_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.572ns (17.445%)  route 2.707ns (82.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 33.296 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X17Y80         FDRE                                         r  v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     9.155 f  v_cntr_reg[6]/Q
                         net (fo=10, routed)          1.046    10.201    v_cntr_reg[6]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.053    10.254 r  display_ram_write_addr[9]_i_7/O
                         net (fo=1, routed)           0.544    10.797    display_ram_write_addr[9]_i_7_n_0
    SLICE_X18Y81         LUT5 (Prop_lut5_I0_O)        0.068    10.865 r  display_ram_write_addr[9]_i_4/O
                         net (fo=3, routed)           0.602    11.467    v_cntr_started
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.182    11.649 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.515    12.165    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.276    33.296    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[5]/C
                         clock pessimism              0.560    33.856    
                         clock uncertainty           -0.085    33.771    
    SLICE_X23Y79         FDRE (Setup_fdre_C_R)       -0.478    33.293    display_ram_write_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         33.293    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 21.129    

Slack (MET) :             21.152ns  (required time - arrival time)
  Source:                 v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_write_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.572ns (17.445%)  route 2.707ns (82.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 33.296 - 25.000 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X17Y80         FDRE                                         r  v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     9.155 f  v_cntr_reg[6]/Q
                         net (fo=10, routed)          1.046    10.201    v_cntr_reg[6]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.053    10.254 r  display_ram_write_addr[9]_i_7/O
                         net (fo=1, routed)           0.544    10.797    display_ram_write_addr[9]_i_7_n_0
    SLICE_X18Y81         LUT5 (Prop_lut5_I0_O)        0.068    10.865 r  display_ram_write_addr[9]_i_4/O
                         net (fo=3, routed)           0.602    11.467    v_cntr_started
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.182    11.649 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.515    12.165    p_1_in
    SLICE_X22Y79         FDRE                                         r  display_ram_write_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.276    33.296    clk40M_BUFG
    SLICE_X22Y79         FDRE                                         r  display_ram_write_addr_reg[6]/C
                         clock pessimism              0.560    33.856    
                         clock uncertainty           -0.085    33.771    
    SLICE_X22Y79         FDRE (Setup_fdre_C_R)       -0.455    33.316    display_ram_write_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         33.316    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 21.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.309%)  route 0.230ns (69.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.930ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.539     3.137    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.100     3.237 r  display_ram_write_addr_reg[2]/Q
                         net (fo=7, routed)           0.230     3.467    spec_anal/controller/dB_results/addr_b[2]
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.770     3.930    spec_anal/controller/dB_results/clk_b
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.182    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.365    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.792%)  route 0.076ns (37.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.577     3.175    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X3Y85          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.100     3.275 r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[2]/Q
                         net (fo=4, routed)           0.076     3.351    hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg_n_0_[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.028     3.379 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out[3]_i_1/O
                         net (fo=1, routed)           0.000     3.379    hdmi_tx_0/tmds_transmitter/encoder_r/stage1[3]
    SLICE_X2Y85          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.778     3.939    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X2Y85          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]/C
                         clock pessimism             -0.753     3.186    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.087     3.273    hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 v_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram/ram_array_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.257%)  route 0.254ns (71.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.543     3.141    clk40M_BUFG
    SLICE_X17Y81         FDRE                                         r  v_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDRE (Prop_fdre_C_Q)         0.100     3.241 r  v_cntr_reg[3]/Q
                         net (fo=12, routed)          0.254     3.495    display_ram/addr_b[3]
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.775     3.935    display_ram/clk_b
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.731     3.205    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.388    display_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.937ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.576     3.174    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X4Y84          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.100     3.274 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[8]/Q
                         net (fo=1, routed)           0.061     3.335    hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg_n_0_[8]
    SLICE_X4Y84          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.776     3.937    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X4Y84          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]/C
                         clock pessimism             -0.763     3.174    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.047     3.221    hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.551%)  route 0.094ns (42.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.580     3.178    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X3Y92          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.100     3.278 r  hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[0]/Q
                         net (fo=4, routed)           0.094     3.373    hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg_n_0_[0]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.028     3.401 r  hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s[0]_i_1/O
                         net (fo=1, routed)           0.000     3.401    hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.782     3.943    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X2Y92          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[0]/C
                         clock pessimism             -0.754     3.189    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.087     3.276    hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.401    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.294%)  route 0.253ns (71.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.930ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.539     3.137    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.100     3.237 r  display_ram_write_addr_reg[0]/Q
                         net (fo=9, routed)           0.253     3.491    spec_anal/controller/dB_results/addr_b[0]
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.770     3.930    spec_anal/controller/dB_results/clk_b
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.182    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.365    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.091ns (28.713%)  route 0.226ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.930ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.539     3.137    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.091     3.228 r  display_ram_write_addr_reg[1]/Q
                         net (fo=8, routed)           0.226     3.454    spec_anal/controller/dB_results/addr_b[1]
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.770     3.930    spec_anal/controller/dB_results/clk_b
    RAMB36_X1Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.182    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.145     3.327    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram/ram_array_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.091ns (27.374%)  route 0.241ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.539     3.137    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.091     3.228 r  display_ram_write_addr_reg[3]/Q
                         net (fo=6, routed)           0.241     3.470    display_ram/addr_a[3]
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.933    display_ram/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.749     3.185    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.147     3.332    display_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram/ram_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.989%)  route 0.271ns (73.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.539     3.137    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.100     3.237 r  display_ram_write_addr_reg[4]/Q
                         net (fo=5, routed)           0.271     3.508    display_ram/addr_a[4]
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.933    display_ram/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.749     3.185    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     3.368    display_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.037%)  route 0.113ns (46.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.577     3.175    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X3Y85          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.100     3.275 r  hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg[1]/Q
                         net (fo=5, routed)           0.113     3.389    hdmi_tx_0/tmds_transmitter/encoder_r/data_in_reg_reg_n_0_[1]
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.028     3.417 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.417    hdmi_tx_0/tmds_transmitter/encoder_r/stage1[1]
    SLICE_X2Y85          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.778     3.939    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X2Y85          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[1]/C
                         clock pessimism             -0.753     3.186    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.087     3.273    hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_generator1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X1Y16    display_ram/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         25.000      22.505     RAMB36_X1Y16    display_ram/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X1Y15    spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         25.000      23.400     BUFGCTRL_X0Y0   clk40M_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y92    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y91    hdmi_tx_0/tmds_transmitter/oserdes0/slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y80    hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y79    hdmi_tx_0/tmds_transmitter/oserdes1/slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y84    hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y83    hdmi_tx_0/tmds_transmitter/oserdes2/slave_oserdes/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  clk_generator1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X23Y79    display_ram_write_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X23Y79    display_ram_write_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X23Y79    display_ram_write_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X23Y79    display_ram_write_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X22Y79    display_ram_write_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X22Y79    display_ram_write_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X4Y80     green_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X4Y80     green_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X10Y82    h_cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X10Y82    h_cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X4Y88     blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X4Y88     blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X18Y80    display_ram_we_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X18Y80    display_ram_we_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X23Y79    display_ram_write_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X23Y79    display_ram_write_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X23Y79    display_ram_write_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X23Y79    display_ram_write_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X23Y79    display_ram_write_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X23Y79    display_ram_write_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb
  To Clock:  pll_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 v_cntr_started_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fft_start_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100M rise@30.000ns - clk40M rise@25.000ns)
  Data Path Delay:        0.539ns  (logic 0.322ns (59.709%)  route 0.217ns (40.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 34.676 - 30.000 ) 
    Source Clock Delay      (SCD):    8.885ns = ( 33.885 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    26.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    28.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    28.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731    30.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    30.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    32.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.387    33.885    clk40M_BUFG
    SLICE_X13Y78         FDRE                                         r  v_cntr_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.269    34.154 r  v_cntr_started_reg/Q
                         net (fo=2, routed)           0.217    34.371    v_cntr_started_reg_n_0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.053    34.424 r  fft_start_ff_i_1/O
                         net (fo=1, routed)           0.000    34.424    fft_start_ff_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  fft_start_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   30.000    30.000 r  
    D23                                               0.000    30.000 r  clk100M (IN)
                         net (fo=0)                   0.000    30.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    31.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    33.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    33.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.277    34.676    clk100M_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  fft_start_ff_reg/C
                         clock pessimism              0.235    34.911    
                         clock uncertainty           -0.183    34.728    
    SLICE_X12Y78         FDRE (Setup_fdre_C_D)        0.071    34.799    fft_start_ff_reg
  -------------------------------------------------------------------
                         required time                         34.799    
                         arrival time                         -34.424    
  -------------------------------------------------------------------
                         slack                                  0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 v_cntr_started_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fft_start_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.107%)  route 0.092ns (41.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.540     3.138    clk40M_BUFG
    SLICE_X13Y78         FDRE                                         r  v_cntr_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.100     3.238 r  v_cntr_started_reg/Q
                         net (fo=2, routed)           0.092     3.331    v_cntr_started_reg_n_0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.028     3.359 r  fft_start_ff_i_1/O
                         net (fo=1, routed)           0.000     3.359    fft_start_ff_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  fft_start_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.739     2.185    clk100M_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  fft_start_ff_reg/C
                         clock pessimism             -0.264     1.921    
                         clock uncertainty            0.183     2.104    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.087     2.191    fft_start_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk40M

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40M rise@25.000ns - clk100M rise@20.000ns)
  Data Path Delay:        7.606ns  (logic 2.716ns (35.710%)  route 4.890ns (64.290%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 33.366 - 25.000 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 25.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)   20.000    20.000 r  
    D23                                               0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    21.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    23.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    23.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.418    25.051    spec_anal/controller/circ_buff/clk_b
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.080    27.131 r  spec_anal/controller/circ_buff/ram_array_reg/DOADO[18]
                         net (fo=2, routed)           2.315    29.446    spec_anal/controller/cb_dout[18]
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.068    29.514 r  spec_anal/controller/signal_inferred_i_2/O
                         net (fo=2, routed)           0.989    30.504    signal[8]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.172    30.676 r  red[4]_i_5/O
                         net (fo=1, routed)           0.000    30.676    red[4]_i_5_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.239    30.915 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    31.325    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.157    31.482 r  green[7]_i_1/O
                         net (fo=2, routed)           1.175    32.657    green[7]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.346    33.366    clk40M_BUFG
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/C
                         clock pessimism              0.235    33.601    
                         clock uncertainty           -0.183    33.418    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)       -0.034    33.384    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         33.384    
                         arrival time                         -32.657    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40M rise@25.000ns - clk100M rise@20.000ns)
  Data Path Delay:        7.559ns  (logic 2.716ns (35.931%)  route 4.843ns (64.069%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.359ns = ( 33.359 - 25.000 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 25.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)   20.000    20.000 r  
    D23                                               0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    21.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    23.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    23.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.418    25.051    spec_anal/controller/circ_buff/clk_b
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.080    27.131 r  spec_anal/controller/circ_buff/ram_array_reg/DOADO[18]
                         net (fo=2, routed)           2.315    29.446    spec_anal/controller/cb_dout[18]
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.068    29.514 r  spec_anal/controller/signal_inferred_i_2/O
                         net (fo=2, routed)           0.989    30.504    signal[8]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.172    30.676 r  red[4]_i_5/O
                         net (fo=1, routed)           0.000    30.676    red[4]_i_5_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.239    30.915 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    31.325    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.157    31.482 r  green[7]_i_1/O
                         net (fo=2, routed)           1.128    32.610    green[7]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339    33.359    clk40M_BUFG
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/C
                         clock pessimism              0.235    33.594    
                         clock uncertainty           -0.183    33.411    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.020    33.391    green_reg[7]
  -------------------------------------------------------------------
                         required time                         33.391    
                         arrival time                         -32.610    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40M rise@25.000ns - clk100M rise@20.000ns)
  Data Path Delay:        7.034ns  (logic 2.716ns (38.612%)  route 4.318ns (61.388%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 25.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)   20.000    20.000 r  
    D23                                               0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    21.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    23.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    23.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.418    25.051    spec_anal/controller/circ_buff/clk_b
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.080    27.131 r  spec_anal/controller/circ_buff/ram_array_reg/DOADO[18]
                         net (fo=2, routed)           2.315    29.446    spec_anal/controller/cb_dout[18]
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.068    29.514 r  spec_anal/controller/signal_inferred_i_2/O
                         net (fo=2, routed)           0.989    30.504    signal[8]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.172    30.676 r  red[4]_i_5/O
                         net (fo=1, routed)           0.000    30.676    red[4]_i_5_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.239    30.915 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           1.014    31.928    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.157    32.085 r  red[4]_i_1/O
                         net (fo=1, routed)           0.000    32.085    red[4]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/C
                         clock pessimism              0.235    33.597    
                         clock uncertainty           -0.183    33.414    
    SLICE_X7Y82          FDRE (Setup_fdre_C_D)        0.035    33.449    red_reg[4]
  -------------------------------------------------------------------
                         required time                         33.449    
                         arrival time                         -32.085    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 spec_anal/controller/frm_dout_vld_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40M rise@25.000ns - clk100M rise@20.000ns)
  Data Path Delay:        5.860ns  (logic 0.414ns (7.064%)  route 5.446ns (92.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 33.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.018ns = ( 25.018 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)   20.000    20.000 r  
    D23                                               0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    21.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    23.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    23.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384    25.018    spec_anal/controller/clk100M_IBUF_BUFG
    SLICE_X18Y77         FDRE                                         r  spec_anal/controller/frm_dout_vld_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.308    25.326 r  spec_anal/controller/frm_dout_vld_reg_reg/Q
                         net (fo=2, routed)           3.042    28.368    spec_anal/controller/frm_dout_vld
    SLICE_X18Y79         LUT2 (Prop_lut2_I0_O)        0.053    28.421 r  spec_anal/controller/display_ram_we_i_2/O
                         net (fo=1, routed)           2.404    30.825    spec_anal/controller/display_ram_we_i_2_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.053    30.878 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000    30.878    spec_anal_n_34
    SLICE_X18Y80         FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.279    33.299    clk40M_BUFG
    SLICE_X18Y80         FDRE                                         r  display_ram_we_reg/C
                         clock pessimism              0.235    33.534    
                         clock uncertainty           -0.183    33.351    
    SLICE_X18Y80         FDRE (Setup_fdre_C_D)        0.071    33.422    display_ram_we_reg
  -------------------------------------------------------------------
                         required time                         33.422    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  2.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.587ns (35.513%)  route 2.882ns (64.487%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        4.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.948ns
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.309     4.708    spec_anal/controller/circ_buff/clk_b
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      1.146     5.854 r  spec_anal/controller/circ_buff/ram_array_reg/DOADO[19]
                         net (fo=2, routed)           1.220     7.074    spec_anal/controller/cb_dout[19]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.050     7.124 r  spec_anal/controller/signal_inferred_i_1/O
                         net (fo=2, routed)           0.821     7.945    signal[9]
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.143     8.088 r  red[4]_i_4/O
                         net (fo=1, routed)           0.000     8.088    red[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.123     8.211 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.841     9.052    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.125     9.177 r  red[4]_i_1/O
                         net (fo=1, routed)           0.000     9.177    red[4]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.450     8.948    clk40M_BUFG
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/C
                         clock pessimism             -0.235     8.713    
                         clock uncertainty            0.183     8.896    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.216     9.112    red_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.112    
                         arrival time                           9.177    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 spec_anal/controller/frm_dout_vld_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.332ns (6.780%)  route 4.564ns (93.220%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.886ns
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.276     4.675    spec_anal/controller/clk100M_IBUF_BUFG
    SLICE_X18Y77         FDRE                                         r  spec_anal/controller/frm_dout_vld_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.248     4.923 r  spec_anal/controller/frm_dout_vld_reg_reg/Q
                         net (fo=2, routed)           2.549     7.473    spec_anal/controller/frm_dout_vld
    SLICE_X18Y79         LUT2 (Prop_lut2_I0_O)        0.042     7.515 r  spec_anal/controller/display_ram_we_i_2/O
                         net (fo=1, routed)           2.015     9.530    spec_anal/controller/display_ram_we_i_2_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.042     9.572 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000     9.572    spec_anal_n_34
    SLICE_X18Y80         FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.388     8.886    clk40M_BUFG
    SLICE_X18Y80         FDRE                                         r  display_ram_we_reg/C
                         clock pessimism             -0.235     8.651    
                         clock uncertainty            0.183     8.834    
    SLICE_X18Y80         FDRE (Hold_fdre_C_D)         0.254     9.088    display_ram_we_reg
  -------------------------------------------------------------------
                         required time                         -9.088    
                         arrival time                           9.572    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.812ns (30.832%)  route 1.822ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.573     1.755    spec_anal/controller/circ_buff/clk_b
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      0.585     2.340 r  spec_anal/controller/circ_buff/ram_array_reg/DOADO[19]
                         net (fo=2, routed)           0.647     2.987    spec_anal/controller/cb_dout[19]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.029     3.016 r  spec_anal/controller/signal_inferred_i_1/O
                         net (fo=2, routed)           0.462     3.478    signal[9]
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.072     3.550 r  red[4]_i_4/O
                         net (fo=1, routed)           0.000     3.550    red[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.053     3.603 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.185     3.788    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.073     3.861 r  green[7]_i_1/O
                         net (fo=2, routed)           0.527     4.389    green[7]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.772     3.933    clk40M_BUFG
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/C
                         clock pessimism             -0.264     3.669    
                         clock uncertainty            0.183     3.852    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.047     3.899    green_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.899    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.812ns (30.405%)  route 1.859ns (69.595%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.573     1.755    spec_anal/controller/circ_buff/clk_b
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      0.585     2.340 r  spec_anal/controller/circ_buff/ram_array_reg/DOADO[19]
                         net (fo=2, routed)           0.647     2.987    spec_anal/controller/cb_dout[19]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.029     3.016 r  spec_anal/controller/signal_inferred_i_1/O
                         net (fo=2, routed)           0.462     3.478    signal[9]
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.072     3.550 r  red[4]_i_4/O
                         net (fo=1, routed)           0.000     3.550    red[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.053     3.603 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.185     3.788    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.073     3.861 r  green[7]_i_1/O
                         net (fo=2, routed)           0.564     4.425    green[7]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.780     3.941    clk40M_BUFG
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/C
                         clock pessimism             -0.264     3.677    
                         clock uncertainty            0.183     3.860    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.040     3.900    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.525    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vol_ud
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 5.109ns (58.228%)  route 3.665ns (41.772%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E11                  IBUF (Prop_ibuf_I_O)         1.687     1.687 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.665     5.352    vol_ud_OBUF
    H22                  OBUF (Prop_obuf_I_O)         3.422     8.774 r  vol_ud_OBUF_inst/O
                         net (fo=0)                   0.000     8.774    vol_ud
    H22                                                               r  vol_ud (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt[3]
                            (input port)
  Destination:            vol_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 5.137ns (60.953%)  route 3.291ns (39.047%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  bt[3] (INOUT)
                         net (fo=0)                   0.000     0.000    bt[3]
    A18                  IBUF (Prop_ibuf_I_O)         1.724     1.724 r  bt_IBUF[3]_inst/O
                         net (fo=1, routed)           3.291     5.015    vol_clk_OBUF
    K22                  OBUF (Prop_obuf_I_O)         3.414     8.429 r  vol_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.429    vol_clk
    K22                                                               r  vol_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led_r[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 5.096ns (64.376%)  route 2.820ns (35.624%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           2.820     4.528    led_r_OBUF[6]
    D18                  OBUF (Prop_obuf_I_O)         3.388     7.916 r  led_r_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.916    led_r[6]
    D18                                                               r  led_r[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led_r[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 5.098ns (71.527%)  route 2.029ns (28.473%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B12                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    B12                  IBUF (Prop_ibuf_I_O)         1.706     1.706 r  sw_IBUF[7]_inst/O
                         net (fo=11, routed)          2.029     3.735    led_r_OBUF[7]
    C18                  OBUF (Prop_obuf_I_O)         3.392     7.127 r  led_r_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.127    led_r[7]
    C18                                                               r  led_r[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/test_addr_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.761ns  (logic 1.732ns (36.368%)  route 3.030ns (63.632%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.030     4.761    spec_anal/controller/rstbt_IBUF
    SLICE_X9Y72          FDRE                                         r  spec_anal/controller/test_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/test_addr_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.761ns  (logic 1.732ns (36.368%)  route 3.030ns (63.632%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.030     4.761    spec_anal/controller/rstbt_IBUF
    SLICE_X9Y72          FDRE                                         r  spec_anal/controller/test_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/test_addr_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.645ns  (logic 1.732ns (37.282%)  route 2.913ns (62.718%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=80, routed)          2.913     4.645    spec_anal/controller/rstbt_IBUF
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/test_addr_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.645ns  (logic 1.732ns (37.282%)  route 2.913ns (62.718%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=80, routed)          2.913     4.645    spec_anal/controller/rstbt_IBUF
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/test_addr_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.645ns  (logic 1.732ns (37.282%)  route 2.913ns (62.718%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=80, routed)          2.913     4.645    spec_anal/controller/rstbt_IBUF
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/test_addr_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.645ns  (logic 1.732ns (37.282%)  route 2.913ns (62.718%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 r  rstbt_IBUF_inst/O
                         net (fo=80, routed)          2.913     4.645    spec_anal/controller/rstbt_IBUF
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.155ns (61.436%)  route 0.097ns (38.564%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[7]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  spec_anal/controller/test_addr_reg[7]/Q
                         net (fo=4, routed)           0.097     0.188    spec_anal/controller/test_addr_reg[7]
    SLICE_X9Y70          LUT4 (Prop_lut4_I2_O)        0.064     0.252 r  spec_anal/controller/test_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.252    spec_anal/controller/p_0_in__1[8]
    SLICE_X9Y70          FDRE                                         r  spec_anal/controller/test_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.157ns (61.739%)  route 0.097ns (38.261%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[7]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  spec_anal/controller/test_addr_reg[7]/Q
                         net (fo=4, routed)           0.097     0.188    spec_anal/controller/test_addr_reg[7]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.066     0.254 r  spec_anal/controller/test_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     0.254    spec_anal/controller/p_0_in__1[9]
    SLICE_X9Y70          FDRE                                         r  spec_anal/controller/test_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.555%)  route 0.130ns (50.445%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[1]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[1]/Q
                         net (fo=7, routed)           0.130     0.230    spec_anal/controller/test_addr_reg[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I1_O)        0.028     0.258 r  spec_anal/controller/test_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.258    spec_anal/controller/p_0_in__1[5]
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.715%)  route 0.194ns (60.285%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[1]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[1]/Q
                         net (fo=7, routed)           0.194     0.294    spec_anal/controller/test_addr_reg[1]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.028     0.322 r  spec_anal/controller/test_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    spec_anal/controller/p_0_in__1[3]
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.130ns (40.087%)  route 0.194ns (59.913%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[1]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[1]/Q
                         net (fo=7, routed)           0.194     0.294    spec_anal/controller/test_addr_reg[1]
    SLICE_X9Y71          LUT5 (Prop_lut5_I2_O)        0.030     0.324 r  spec_anal/controller/test_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.324    spec_anal/controller/p_0_in__1[4]
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.128ns (39.061%)  route 0.200ns (60.939%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[0]/C
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.200     0.300    spec_anal/controller/test_addr_reg[0]
    SLICE_X9Y72          LUT2 (Prop_lut2_I0_O)        0.028     0.328 r  spec_anal/controller/test_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    spec_anal/controller/p_0_in__1[1]
    SLICE_X9Y72          FDRE                                         r  spec_anal/controller/test_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.790%)  route 0.202ns (61.210%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[6]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[6]/Q
                         net (fo=5, routed)           0.202     0.302    spec_anal/controller/test_addr_reg[6]
    SLICE_X9Y70          LUT2 (Prop_lut2_I1_O)        0.028     0.330 r  spec_anal/controller/test_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.330    spec_anal/controller/p_0_in__1[6]
    SLICE_X9Y70          FDRE                                         r  spec_anal/controller/test_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.133ns (39.977%)  route 0.200ns (60.023%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[0]/C
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.200     0.300    spec_anal/controller/test_addr_reg[0]
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.033     0.333 r  spec_anal/controller/test_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    spec_anal/controller/p_0_in__1[2]
    SLICE_X9Y72          FDRE                                         r  spec_anal/controller/test_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.133ns (39.704%)  route 0.202ns (60.296%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[6]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[6]/Q
                         net (fo=5, routed)           0.202     0.302    spec_anal/controller/test_addr_reg[6]
    SLICE_X9Y70          LUT3 (Prop_lut3_I1_O)        0.033     0.335 r  spec_anal/controller/test_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.335    spec_anal/controller/p_0_in__1[7]
    SLICE_X9Y70          FDRE                                         r  spec_anal/controller/test_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/test_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.128ns (37.618%)  route 0.212ns (62.382%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[0]/C
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100     0.100 f  spec_anal/controller/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.212     0.312    spec_anal/controller/test_addr_reg[0]
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.028     0.340 r  spec_anal/controller/test_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    spec_anal/controller/p_0_in__1[0]
    SLICE_X9Y71          FDRE                                         r  spec_anal/controller/test_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100M
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 3.772ns (49.241%)  route 3.889ns (50.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X16Y77         FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.282     5.300 r  spec_anal/controller/core/stage_cntr_reg[3]/Q
                         net (fo=30, routed)          3.889     9.188    led_r_OBUF[3]
    C14                  OBUF (Prop_obuf_I_O)         3.490    12.679 r  led_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.679    led_r[3]
    C14                                                               r  led_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 3.693ns (49.469%)  route 3.772ns (50.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.457     5.091    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.308     5.399 r  spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.772     9.171    lopt_1
    C16                  OBUF (Prop_obuf_I_O)         3.385    12.557 r  led_r_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.557    led_r[5]
    C16                                                               r  led_r[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.374ns  (logic 3.700ns (50.174%)  route 3.674ns (49.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X16Y77         FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.308     5.326 r  spec_anal/controller/core/stage_cntr_reg[2]/Q
                         net (fo=35, routed)          3.674     9.000    led_r_OBUF[2]
    F19                  OBUF (Prop_obuf_I_O)         3.392    12.392 r  led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.392    led_r[2]
    F19                                                               r  led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 3.770ns (51.357%)  route 3.571ns (48.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X16Y77         FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.282     5.300 r  spec_anal/controller/core/stage_cntr_reg[1]/Q
                         net (fo=34, routed)          3.571     8.871    led_r_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.488    12.359 r  led_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.359    led_r[1]
    E17                                                               r  led_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 3.699ns (54.480%)  route 3.090ns (45.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X16Y77         FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.308     5.326 r  spec_anal/controller/core/stage_cntr_reg[0]/Q
                         net (fo=37, routed)          3.090     8.416    led_r_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.391    11.807 r  led_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.807    led_r[0]
    E16                                                               r  led_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 3.698ns (58.331%)  route 2.642ns (41.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.457     5.091    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.308     5.399 r  spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.642     8.041    lopt
    D15                  OBUF (Prop_obuf_I_O)         3.390    11.431 r  led_r_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.431    led_r[4]
    D15                                                               r  led_r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.242ns  (logic 3.673ns (70.061%)  route 1.570ns (29.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.457     5.091    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.269     5.360 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/Q
                         net (fo=15, routed)          1.570     6.929    codec_lrclk_OBUF
    J23                  OBUF (Prop_obuf_I_O)         3.404    10.333 r  codec_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.333    codec_lrclk
    J23                                                               r  codec_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.150ns  (logic 3.674ns (71.333%)  route 1.476ns (28.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.457     5.091    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     5.360 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/Q
                         net (fo=4, routed)           1.476     6.836    codec_sclk_OBUF
    K23                  OBUF (Prop_obuf_I_O)         3.405    10.241 r  codec_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.241    codec_sclk
    K23                                                               r  codec_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_rstn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.132ns  (logic 3.681ns (71.725%)  route 1.451ns (28.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.456     5.090    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  spec_anal/codec_if_inst/genblk1.rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.269     5.359 r  spec_anal/codec_if_inst/genblk1.rst_ff_reg/Q
                         net (fo=1, routed)           1.451     6.810    codec_rstn_OBUF
    L22                  OBUF (Prop_obuf_I_O)         3.412    10.222 r  codec_rstn_OBUF_inst/O
                         net (fo=0)                   0.000    10.222    codec_rstn
    L22                                                               r  codec_rstn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.983ns  (logic 3.675ns (73.762%)  route 1.307ns (26.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.458     5.092    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.269     5.361 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[2]/Q
                         net (fo=4, routed)           1.307     6.668    codec_mclk_OBUF
    J24                  OBUF (Prop_obuf_I_O)         3.406    10.074 r  codec_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.074    codec_mclk
    J24                                                               r  codec_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.157ns (39.510%)  route 0.240ns (60.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.544     1.726    spec_anal/controller/core/DSP3/clk
    SLICE_X9Y68          FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.091     1.817 r  spec_anal/controller/core/DSP3/p_reg_reg[3]/Q
                         net (fo=1, routed)           0.096     1.914    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[3]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.066     1.980 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.144     2.124    spec_anal/controller/core/rom_real_addr_reg[3]
    SLICE_X9Y65          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/test_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.100ns (27.384%)  route 0.265ns (72.616%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.577     1.759    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[17]/Q
                         net (fo=3, routed)           0.265     2.125    spec_anal/controller/test_data_reg[0]_0[0]
    SLICE_X6Y69          FDRE                                         r  spec_anal/controller/test_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.128ns (31.177%)  route 0.283ns (68.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.545     1.727    spec_anal/controller/core/DSP3/clk
    SLICE_X9Y67          FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.100     1.827 r  spec_anal/controller/core/DSP3/p_reg_reg[5]/Q
                         net (fo=1, routed)           0.081     1.909    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[5]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.028     1.937 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.201     2.138    spec_anal/controller/core/rom_real_addr_reg[5]
    SLICE_X8Y62          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.155ns (32.678%)  route 0.319ns (67.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.544     1.726    spec_anal/controller/core/DSP3/clk
    SLICE_X9Y68          FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.091     1.817 r  spec_anal/controller/core/DSP3/p_reg_reg[4]/Q
                         net (fo=1, routed)           0.175     1.993    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[4]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.064     2.057 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.144     2.201    spec_anal/controller/core/rom_real_addr_reg[4]
    SLICE_X9Y65          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_2_real_addr_a_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.146ns (29.818%)  route 0.344ns (70.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.540     1.722    spec_anal/controller/core/DSP1/clk
    SLICE_X12Y71         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.118     1.840 r  spec_anal/controller/core/DSP1/p_reg_reg[2]/Q
                         net (fo=5, routed)           0.124     1.964    spec_anal/controller/core/DSP1/P[2]
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.028     1.992 r  spec_anal/controller/core/DSP1/ram_2_real_addr_a_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.220     2.212    spec_anal/controller/core/ram_2_imag_addr_a_reg__0[2]
    SLICE_X18Y65         LDCE                                         r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.128ns (26.183%)  route 0.361ns (73.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.545     1.727    spec_anal/controller/core/DSP3/clk
    SLICE_X9Y67          FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.100     1.827 r  spec_anal/controller/core/DSP3/p_reg_reg[6]/Q
                         net (fo=1, routed)           0.122     1.950    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[6]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.028     1.978 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.239     2.216    spec_anal/controller/core/rom_real_addr_reg[6]
    SLICE_X8Y60          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.146ns (29.674%)  route 0.346ns (70.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.544     1.726    spec_anal/controller/core/DSP3/clk
    SLICE_X8Y68          FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.118     1.844 r  spec_anal/controller/core/DSP3/p_reg_reg[2]/Q
                         net (fo=1, routed)           0.139     1.984    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[2]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.028     2.012 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.207     2.218    spec_anal/controller/core/rom_real_addr_reg[2]
    SLICE_X8Y62          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.128ns (25.587%)  route 0.372ns (74.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.545     1.727    spec_anal/controller/core/DSP3/clk
    SLICE_X9Y67          FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.100     1.827 r  spec_anal/controller/core/DSP3/p_reg_reg[9]/Q
                         net (fo=1, routed)           0.083     1.911    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[9]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.028     1.939 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.289     2.228    spec_anal/controller/core/rom_real_addr_reg[9]
    SLICE_X8Y62          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP2/p_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.157ns (32.772%)  route 0.322ns (67.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.573     1.755    spec_anal/controller/core/DSP2/clk
    SLICE_X4Y68          FDRE                                         r  spec_anal/controller/core/DSP2/p_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.091     1.846 r  spec_anal/controller/core/DSP2/p_reg_reg[1]/Q
                         net (fo=1, routed)           0.178     2.024    spec_anal/controller/core/DSP3/dout_reg[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.066     2.090 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.144     2.234    spec_anal/controller/core/rom_real_addr_reg[1]
    SLICE_X9Y65          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.146ns (28.258%)  route 0.371ns (71.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.539     1.721    spec_anal/controller/core/DSP1/clk
    SLICE_X12Y72         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.118     1.839 r  spec_anal/controller/core/DSP1/p_reg_reg[6]/Q
                         net (fo=5, routed)           0.225     2.064    spec_anal/controller/core/DSP1/P[6]
    SLICE_X18Y70         LUT4 (Prop_lut4_I2_O)        0.028     2.092 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.146     2.238    spec_anal/controller/core/ram_1_real_addr_b_reg[6]
    SLICE_X18Y69         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk200M
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.587     9.085    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.500 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.500    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_OB)    1.763    11.263 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/OB
                         net (fo=0)                   0.000    11.263    hdmi_tx_d0_n
    A24                                                               r  hdmi_tx_d0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.587     9.085    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.500 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.500    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_O)     1.763    11.263 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/O
                         net (fo=0)                   0.000    11.263    hdmi_tx_d0_p
    A23                                                               r  hdmi_tx_d0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 2.169ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.583     9.081    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.496 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.496    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_OB)    1.754    11.250 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/OB
                         net (fo=0)                   0.000    11.250    hdmi_tx_d2_n
    A20                                                               r  hdmi_tx_d2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 2.169ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.583     9.081    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.496 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.496    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_O)     1.754    11.250 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/O
                         net (fo=0)                   0.000    11.250    hdmi_tx_d2_p
    B20                                                               r  hdmi_tx_d2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 2.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.577     9.075    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.490 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.490    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_OB)    1.745    11.235 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/OB
                         net (fo=0)                   0.000    11.235    hdmi_tx_d1_n
    B21                                                               r  hdmi_tx_d1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 2.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.577     9.075    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.490 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.490    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_O)     1.745    11.235 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/O
                         net (fo=0)                   0.000    11.235    hdmi_tx_d1_p
    C21                                                               r  hdmi_tx_d1_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 1.204ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.595     3.193    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.385 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.385    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_OB)    1.012     4.397 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/OB
                         net (fo=0)                   0.000     4.397    hdmi_tx_d1_n
    B21                                                               r  hdmi_tx_d1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 1.204ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.595     3.193    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.385 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.385    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_O)     1.012     4.397 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/O
                         net (fo=0)                   0.000     4.397    hdmi_tx_d1_p
    C21                                                               r  hdmi_tx_d1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 1.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.599     3.197    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.389 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_OB)    1.020     4.410 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/OB
                         net (fo=0)                   0.000     4.410    hdmi_tx_d2_n
    A20                                                               r  hdmi_tx_d2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 1.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.599     3.197    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.389 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_O)     1.020     4.410 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/O
                         net (fo=0)                   0.000     4.410    hdmi_tx_d2_p
    B20                                                               r  hdmi_tx_d2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.222ns  (logic 1.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.602     3.200    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.392 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.392    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_OB)    1.030     4.422 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/OB
                         net (fo=0)                   0.000     4.422    hdmi_tx_d0_n
    A24                                                               r  hdmi_tx_d0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.222ns  (logic 1.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.602     3.200    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.392 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.392    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_O)     1.030     4.422 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/O
                         net (fo=0)                   0.000     4.422    hdmi_tx_d0_p
    A23                                                               r  hdmi_tx_d0_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40M
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M fall edge)    12.500    12.500 f  
    D23                                               0.000    12.500 f  clk100M (IN)
                         net (fo=0)                   0.000    12.500    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    14.250 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    16.014    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    16.134 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731    17.865    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    17.953 f  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    19.878    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    19.998 f  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.584    21.582    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         f  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.415    21.997 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000    21.997    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_OB)    1.762    23.759 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/OB
                         net (fo=0)                   0.000    23.759    hdmi_tx_clk_n
    C22                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M fall edge)    12.500    12.500 f  
    D23                                               0.000    12.500 f  clk100M (IN)
                         net (fo=0)                   0.000    12.500    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    14.250 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    16.014    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    16.134 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731    17.865    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    17.953 f  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    19.878    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    19.998 f  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.584    21.582    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         f  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.415    21.997 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000    21.997    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_O)     1.762    23.759 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/O
                         net (fo=0)                   0.000    23.759    hdmi_tx_clk_p
    D21                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.221ns  (logic 1.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.599     3.197    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         r  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.192     3.389 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_OB)    1.029     4.418 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/OB
                         net (fo=0)                   0.000     4.418    hdmi_tx_clk_n
    C22                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.221ns  (logic 1.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.599     3.197    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         r  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.192     3.389 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_O)     1.029     4.418 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/O
                         net (fo=0)                   0.000     4.418    hdmi_tx_clk_p
    D21                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/CLKFBOUT
                            (clock source 'pll_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb fall edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  clk100M (IN)
                         net (fo=0)                   0.000     5.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     6.750 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     8.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.634 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.731    10.365    clk100M_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.453 f  clk_generator1/CLKFBOUT
                         net (fo=1, routed)           0.014    10.467    pll_clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_generator1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/CLKFBOUT
                            (clock source 'pll_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.612     1.794    clk100M_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.844 r  clk_generator1/CLKFBOUT
                         net (fo=1, routed)           0.005     1.849    pll_clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_generator1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100M

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.777ns (25.830%)  route 5.103ns (74.170%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           4.166     5.874    spec_anal/codec_if_inst/channel_vld_delay_reg[0]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.069     5.943 r  spec_anal/codec_if_inst/circ_buff_i_1/O
                         net (fo=4, routed)           0.938     6.880    spec_anal/controller/circ_buff/we_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.311     4.710    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.829ns  (logic 1.777ns (26.025%)  route 5.052ns (73.975%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           4.166     5.874    spec_anal/codec_if_inst/channel_vld_delay_reg[0]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.069     5.943 r  spec_anal/codec_if_inst/circ_buff_i_1/O
                         net (fo=4, routed)           0.886     6.829    spec_anal/controller/circ_buff/we_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.311     4.710    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.829ns  (logic 1.777ns (26.025%)  route 5.052ns (73.975%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           4.166     5.874    spec_anal/codec_if_inst/channel_vld_delay_reg[0]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.069     5.943 r  spec_anal/codec_if_inst/circ_buff_i_1/O
                         net (fo=4, routed)           0.886     6.829    spec_anal/controller/circ_buff/we_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.311     4.710    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/fft_done_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 1.959ns (29.411%)  route 4.701ns (70.589%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.645     5.377    spec_anal/controller/core/rst
    SLICE_X18Y76         LUT2 (Prop_lut2_I0_O)        0.063     5.440 f  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.056     6.495    spec_anal/controller/core/p_17_in
    SLICE_X17Y77         LUT6 (Prop_lut6_I5_O)        0.164     6.659 r  spec_anal/controller/core/fft_done_reg_i_1/O
                         net (fo=1, routed)           0.000     6.659    spec_anal/controller/core/fft_done_reg_i_1_n_0
    SLICE_X17Y77         FDRE                                         r  spec_anal/controller/core/fft_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.276     4.675    spec_anal/controller/core/clk
    SLICE_X17Y77         FDRE                                         r  spec_anal/controller/core/fft_done_reg_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.638ns  (logic 1.777ns (26.773%)  route 4.861ns (73.227%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           4.166     5.874    spec_anal/codec_if_inst/channel_vld_delay_reg[0]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.069     5.943 r  spec_anal/codec_if_inst/circ_buff_i_1/O
                         net (fo=4, routed)           0.695     6.638    spec_anal/controller/circ_buff/we_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.311     4.710    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.627ns  (logic 1.959ns (29.555%)  route 4.668ns (70.445%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.645     5.377    spec_anal/controller/core/rst
    SLICE_X18Y76         LUT2 (Prop_lut2_I0_O)        0.063     5.440 f  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.023     6.463    spec_anal/controller/core/p_17_in
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.164     6.627 r  spec_anal/controller/core/calc_sidevar_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.627    spec_anal/controller/core/calc_sidevar_cntr[0]_i_1_n_0
    SLICE_X14Y77         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.276     4.675    spec_anal/controller/core/clk
    SLICE_X14Y77         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[0]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_index_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.900ns (28.862%)  route 4.682ns (71.138%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.651     5.382    spec_anal/controller/core/rst
    SLICE_X18Y75         LUT5 (Prop_lut5_I2_O)        0.053     5.435 f  spec_anal/controller/core/calc_index_cntr[0]_i_4/O
                         net (fo=3, routed)           0.556     5.992    spec_anal/controller/core/calc_index_cntr[0]_i_4_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I4_O)        0.053     6.045 f  spec_anal/controller/core/calc_index_cntr[3]_i_3/O
                         net (fo=3, routed)           0.475     6.520    spec_anal/controller/core/calc_index_cntr[2]
    SLICE_X18Y74         LUT5 (Prop_lut5_I4_O)        0.062     6.582 r  spec_anal/controller/core/calc_index_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.582    spec_anal/controller/core/calc_index_cntr[2]_i_1_n_0
    SLICE_X18Y74         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.273     4.672    spec_anal/controller/core/clk
    SLICE_X18Y74         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[2]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/cb_addr_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.574ns  (logic 1.959ns (29.791%)  route 4.616ns (70.209%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.645     5.377    spec_anal/controller/core/rst
    SLICE_X18Y76         LUT2 (Prop_lut2_I0_O)        0.063     5.440 f  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          0.971     6.410    spec_anal/controller/core/p_17_in
    SLICE_X10Y71         LUT6 (Prop_lut6_I4_O)        0.164     6.574 r  spec_anal/controller/core/cb_addr_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.574    spec_anal/controller/core/cb_addr_cntr[2]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.278     4.677    spec_anal/controller/core/clk
    SLICE_X10Y71         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[2]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_index_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 1.891ns (28.764%)  route 4.682ns (71.236%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.651     5.382    spec_anal/controller/core/rst
    SLICE_X18Y75         LUT5 (Prop_lut5_I2_O)        0.053     5.435 f  spec_anal/controller/core/calc_index_cntr[0]_i_4/O
                         net (fo=3, routed)           0.556     5.992    spec_anal/controller/core/calc_index_cntr[0]_i_4_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I4_O)        0.053     6.045 f  spec_anal/controller/core/calc_index_cntr[3]_i_3/O
                         net (fo=3, routed)           0.475     6.520    spec_anal/controller/core/calc_index_cntr[2]
    SLICE_X18Y74         LUT4 (Prop_lut4_I3_O)        0.053     6.573 r  spec_anal/controller/core/calc_index_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.573    spec_anal/controller/core/calc_index_cntr[1]_i_1_n_0
    SLICE_X18Y74         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.273     4.672    spec_anal/controller/core/clk
    SLICE_X18Y74         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[1]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_index_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.536ns  (logic 1.891ns (28.926%)  route 4.645ns (71.074%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=80, routed)          3.651     5.382    spec_anal/controller/core/rst
    SLICE_X18Y75         LUT5 (Prop_lut5_I2_O)        0.053     5.435 f  spec_anal/controller/core/calc_index_cntr[0]_i_4/O
                         net (fo=3, routed)           0.556     5.992    spec_anal/controller/core/calc_index_cntr[0]_i_4_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I4_O)        0.053     6.045 f  spec_anal/controller/core/calc_index_cntr[3]_i_3/O
                         net (fo=3, routed)           0.438     6.483    spec_anal/controller/core/calc_index_cntr[2]
    SLICE_X18Y74         LUT6 (Prop_lut6_I5_O)        0.053     6.536 r  spec_anal/controller/core/calc_index_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.536    spec_anal/controller/core/calc_index_cntr[3]_i_1_n_0
    SLICE_X18Y74         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.273     4.672    spec_anal/controller/core/clk
    SLICE_X18Y74         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.978%)  route 0.178ns (64.022%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[5]/C
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[5]/Q
                         net (fo=3, routed)           0.178     0.278    spec_anal/controller/circ_buff/addr_a[5]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.091ns (28.602%)  route 0.227ns (71.398%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[7]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  spec_anal/controller/test_addr_reg[7]/Q
                         net (fo=4, routed)           0.227     0.318    spec_anal/controller/circ_buff/addr_a[7]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.424%)  route 0.218ns (68.576%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[1]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[1]/Q
                         net (fo=7, routed)           0.218     0.318    spec_anal/controller/circ_buff/addr_a[1]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/test_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.765%)  route 0.225ns (69.235%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  spec_anal/controller/test_addr_reg[8]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  spec_anal/controller/test_addr_reg[8]/Q
                         net (fo=3, routed)           0.225     0.325    spec_anal/controller/circ_buff/addr_a[8]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/test_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.940%)  route 0.210ns (64.060%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  spec_anal/controller/test_data_reg[0]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  spec_anal/controller/test_data_reg[0]/Q
                         net (fo=23, routed)          0.210     0.328    spec_anal/controller/circ_buff/din_a[16]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_3_real_addr_a_reg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.143ns (41.758%)  route 0.199ns (58.242%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[5]/G
    SLICE_X22Y71         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[5]/Q
                         net (fo=2, routed)           0.199     0.342    spec_anal/controller/core/inst[1].smpl_ram_inst/addr_a[5]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.770     2.215    spec_anal/controller/core/inst[1].smpl_ram_inst/clk_a
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_3_real_addr_a_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.143ns (41.601%)  route 0.201ns (58.399%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[2]/G
    SLICE_X22Y71         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[2]/Q
                         net (fo=2, routed)           0.201     0.344    spec_anal/controller/core/inst[1].smpl_ram_inst/addr_a[2]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.770     2.215    spec_anal/controller/core/inst[1].smpl_ram_inst/clk_a
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/test_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.128%)  route 0.228ns (65.872%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  spec_anal/controller/test_data_reg[0]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  spec_anal/controller/test_data_reg[0]/Q
                         net (fo=23, routed)          0.228     0.346    spec_anal/controller/circ_buff/din_a[20]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/test_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.128%)  route 0.228ns (65.872%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  spec_anal/controller/test_data_reg[0]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  spec_anal/controller/test_data_reg[0]/Q
                         net (fo=23, routed)          0.228     0.346    spec_anal/controller/circ_buff/din_a[6]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/test_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.936%)  route 0.230ns (66.064%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  spec_anal/controller/test_data_reg[0]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  spec_anal/controller/test_data_reg[0]/Q
                         net (fo=23, routed)          0.230     0.348    spec_anal/controller/circ_buff/din_a[2]
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X0Y14         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40M

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.356ns  (logic 2.504ns (29.967%)  route 5.852ns (70.033%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        8.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B12                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    B12                  IBUF (Prop_ibuf_I_O)         1.706     1.706 r  sw_IBUF[7]_inst/O
                         net (fo=11, routed)          3.216     4.922    spec_anal/controller/red[4]_i_13[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.063     4.985 r  spec_anal/controller/signal_inferred_i_6/O
                         net (fo=2, routed)           1.051     6.036    signal[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I0_O)        0.164     6.200 r  red[4]_i_11/O
                         net (fo=1, routed)           0.000     6.200    red[4]_i_11_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.435 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.435    red_reg[4]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     6.614 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410     7.024    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.157     7.181 r  green[7]_i_1/O
                         net (fo=2, routed)           1.175     8.356    green[7]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.346     8.366    clk40M_BUFG
    SLICE_X4Y88          FDRE                                         r  blue_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.309ns  (logic 2.504ns (30.136%)  route 5.805ns (69.864%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        8.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B12                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    B12                  IBUF (Prop_ibuf_I_O)         1.706     1.706 r  sw_IBUF[7]_inst/O
                         net (fo=11, routed)          3.216     4.922    spec_anal/controller/red[4]_i_13[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.063     4.985 r  spec_anal/controller/signal_inferred_i_6/O
                         net (fo=2, routed)           1.051     6.036    signal[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I0_O)        0.164     6.200 r  red[4]_i_11/O
                         net (fo=1, routed)           0.000     6.200    red[4]_i_11_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.435 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.435    red_reg[4]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     6.614 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410     7.024    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.157     7.181 r  green[7]_i_1/O
                         net (fo=2, routed)           1.128     8.309    green[7]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.339     8.359    clk40M_BUFG
    SLICE_X4Y80          FDRE                                         r  green_reg[7]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.785ns  (logic 2.504ns (32.168%)  route 5.280ns (67.832%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        8.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B12                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    B12                  IBUF (Prop_ibuf_I_O)         1.706     1.706 r  sw_IBUF[7]_inst/O
                         net (fo=11, routed)          3.216     4.922    spec_anal/controller/red[4]_i_13[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.063     4.985 r  spec_anal/controller/signal_inferred_i_6/O
                         net (fo=2, routed)           1.051     6.036    signal[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I0_O)        0.164     6.200 r  red[4]_i_11/O
                         net (fo=1, routed)           0.000     6.200    red[4]_i_11_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.435 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.435    red_reg[4]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     6.614 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           1.014     7.628    red_reg[4]_i_2_n_3
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.157     7.785 r  red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.785    red[4]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342     8.362    clk40M_BUFG
    SLICE_X7Y82          FDRE                                         r  red_reg[4]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.066ns (1.299%)  route 5.015ns (98.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.643     2.643    pll_locked
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.066     2.709 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.371     5.081    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X0Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X0Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.066ns (1.299%)  route 5.015ns (98.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.643     2.643    pll_locked
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.066     2.709 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.371     5.081    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X0Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X0Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.066ns (1.299%)  route 5.015ns (98.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.643     2.643    pll_locked
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.066     2.709 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.371     5.081    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X0Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X0Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[3]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.066ns (1.299%)  route 5.015ns (98.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.643     2.643    pll_locked
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.066     2.709 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.371     5.081    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X0Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X0Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[4]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.066ns (1.299%)  route 5.015ns (98.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.643     2.643    pll_locked
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.066     2.709 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.371     5.081    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X0Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X0Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[5]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.066ns (1.299%)  route 5.015ns (98.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.643     2.643    pll_locked
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.066     2.709 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.371     5.081    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X0Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X0Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[6]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.066ns (1.299%)  route 5.015ns (98.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.643     2.643    pll_locked
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.066     2.709 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.371     5.081    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X0Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X0Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.028ns (2.321%)  route 1.178ns (97.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.178     1.178    spec_anal/controller/pll_locked
    SLICE_X18Y80         LUT6 (Prop_lut6_I4_O)        0.028     1.206 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000     1.206    spec_anal_n_34
    SLICE_X18Y80         FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.740     3.901    clk40M_BUFG
    SLICE_X18Y80         FDRE                                         r  display_ram_we_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.028ns (2.321%)  route 1.178ns (97.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.178     1.178    pll_locked
    SLICE_X18Y80         LUT6 (Prop_lut6_I5_O)        0.028     1.206 r  v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.206    v_sync_i_1_n_0
    SLICE_X18Y80         FDRE                                         r  v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.740     3.901    clk40M_BUFG
    SLICE_X18Y80         FDRE                                         r  v_sync_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.028ns (2.265%)  route 1.208ns (97.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.208     1.208    pll_locked
    SLICE_X18Y82         LUT6 (Prop_lut6_I5_O)        0.028     1.236 r  vde_i_1/O
                         net (fo=1, routed)           0.000     1.236    vde_i_1_n_0
    SLICE_X18Y82         FDRE                                         r  vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.742     3.903    clk40M_BUFG
    SLICE_X18Y82         FDRE                                         r  vde_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            h_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.028ns (2.021%)  route 1.358ns (97.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.179     1.179    pll_locked
    SLICE_X18Y80         LUT2 (Prop_lut2_I1_O)        0.028     1.207 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.178     1.386    h_cntr0
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.742     3.903    clk40M_BUFG
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[4]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            h_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.028ns (2.021%)  route 1.358ns (97.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.179     1.179    pll_locked
    SLICE_X18Y80         LUT2 (Prop_lut2_I1_O)        0.028     1.207 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.178     1.386    h_cntr0
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.742     3.903    clk40M_BUFG
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[5]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            h_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.028ns (2.021%)  route 1.358ns (97.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.179     1.179    pll_locked
    SLICE_X18Y80         LUT2 (Prop_lut2_I1_O)        0.028     1.207 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.178     1.386    h_cntr0
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.742     3.903    clk40M_BUFG
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[6]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            h_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.028ns (2.021%)  route 1.358ns (97.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.179     1.179    pll_locked
    SLICE_X18Y80         LUT2 (Prop_lut2_I1_O)        0.028     1.207 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.178     1.386    h_cntr0
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.742     3.903    clk40M_BUFG
    SLICE_X10Y81         FDRE                                         r  h_cntr_reg[7]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.028ns (1.982%)  route 1.384ns (98.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.384     1.384    pll_locked
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.028     1.412 r  h_sync_i_1/O
                         net (fo=1, routed)           0.000     1.412    h_sync_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.743     3.904    clk40M_BUFG
    SLICE_X11Y82         FDRE                                         r  h_sync_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.030ns (2.120%)  route 1.385ns (97.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.179     1.179    pll_locked
    SLICE_X18Y80         LUT2 (Prop_lut2_I1_O)        0.030     1.209 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.206     1.415    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.737     3.898    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[0]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.030ns (2.120%)  route 1.385ns (97.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.179     1.179    pll_locked
    SLICE_X18Y80         LUT2 (Prop_lut2_I1_O)        0.030     1.209 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.206     1.415    p_1_in
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.737     3.898    clk40M_BUFG
    SLICE_X23Y79         FDRE                                         r  display_ram_write_addr_reg[1]/C





