INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/Shift registers/Shift registers.srcs/sources_1/new/pipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/Shift registers/Shift registers.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
