# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/maria/v/hdc/sim/build_verilator -DCOCOTB_SIM=1 --top-module rchdc --vpi --public-flat-rw --prefix Vtop -o rchdc -LDFLAGS -Wl,-rpath,/home/maria/sw/miniconda3/envs/hdc/lib/python3.12/site-packages/cocotb/libs -L/home/maria/sw/miniconda3/envs/hdc/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace -I/home/maria/v/hdc/rtl /home/maria/sw/miniconda3/envs/hdc/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/maria/v/hdc/rtl/similarity.sv /home/maria/v/hdc/rtl/permutate.sv /home/maria/v/hdc/rtl/encoder.sv /home/maria/v/hdc/rtl/CA90.sv /home/maria/v/hdc/rtl/define.sv /home/maria/v/hdc/rtl/popcount.sv /home/maria/v/hdc/rtl/rchdc.sv /home/maria/v/hdc/rtl/dff/dff.sv /home/maria/v/hdc/rtl/dff/dffen.sv /home/maria/v/hdc/rtl/cnt/Counter.sv /home/maria/v/hdc/rtl/cnt/accum.sv /home/maria/v/hdc/rtl/cnt/inc.sv /home/maria/v/hdc/rtl/cnt/accumMod.sv /home/maria/v/hdc/rtl/cnt/CounterMax.sv"
S       798   185902  1733798891   260020029  1733798891   250168147 "/home/maria/v/hdc/rtl/CA90.sv"
S      1122   185928  1733799194   358163822  1733798894    85406168 "/home/maria/v/hdc/rtl/cnt/Counter.sv"
S      1180   185896  1733799194   358163822  1733798896   300430147 "/home/maria/v/hdc/rtl/cnt/CounterMax.sv"
S       974   185888  1733799194   358163822  1733798900   316802752 "/home/maria/v/hdc/rtl/cnt/accum.sv"
S      1188   183920  1733799194   358163822  1733798881   978299644 "/home/maria/v/hdc/rtl/cnt/accumMod.sv"
S      1051   476423  1733818368   383451396  1733818368   373636725 "/home/maria/v/hdc/rtl/cnt/inc.sv"
S      1028   476403  1733830600   212677807  1733830600   203319789 "/home/maria/v/hdc/rtl/define.sv"
S       621   185931  1733799087   791318250  1733798910   763248409 "/home/maria/v/hdc/rtl/dff/dff.sv"
S       691   185941  1733799087   791318250  1733798914   358945948 "/home/maria/v/hdc/rtl/dff/dffen.sv"
S      2264   476354  1733814873   786526432  1733814873   777038704 "/home/maria/v/hdc/rtl/encoder.sv"
S       429   185944  1733798925   983829838  1733798925   973981763 "/home/maria/v/hdc/rtl/permutate.sv"
S       761   185946  1733798929   253390949  1733798929   243542874 "/home/maria/v/hdc/rtl/popcount.sv"
S      3067   475976  1733818263   214980562  1733818263   214980562 "/home/maria/v/hdc/rtl/rchdc.sv"
S      2260   191572  1733804979   184680461  1733804979   184680461 "/home/maria/v/hdc/rtl/similarity.sv"
T      5290   186000  1733830623   775679947  1733830623   775679947 "/home/maria/v/hdc/sim/build_verilator/Vtop.cpp"
T      3769   185999  1733830623   775679947  1733830623   775679947 "/home/maria/v/hdc/sim/build_verilator/Vtop.h"
T      2325   186023  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop.mk"
T       669   185998  1733830623   775679947  1733830623   775679947 "/home/maria/v/hdc/sim/build_verilator/Vtop__Dpi.cpp"
T       520   185996  1733830623   775679947  1733830623   775679947 "/home/maria/v/hdc/sim/build_verilator/Vtop__Dpi.h"
T    121991   185993  1733830623   775679947  1733830623   775679947 "/home/maria/v/hdc/sim/build_verilator/Vtop__Syms.cpp"
T      7490   185995  1733830623   775679947  1733830623   775679947 "/home/maria/v/hdc/sim/build_verilator/Vtop__Syms.h"
T       290   475987  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop__TraceDecls__0__Slow.cpp"
T     50957   475990  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop__Trace__0.cpp"
T    124760   475986  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop__Trace__0__Slow.cpp"
T     38792   186002  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop___024root.h"
T      1924   186008  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop___024root__DepSet_h84412442__0.cpp"
T       896   186005  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    187243   186011  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     46283   186006  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      5130   186004  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop___024root__Slow.cpp"
T       773   186001  1733830623   775679947  1733830623   775679947 "/home/maria/v/hdc/sim/build_verilator/Vtop__pch.h"
T      1784   186026  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop__ver.d"
T         0        0  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop__verFiles.dat"
T      1758   186022  1733830623   784679946  1733830623   784679946 "/home/maria/v/hdc/sim/build_verilator/Vtop_classes.mk"
S  15960704   439439  1733139147   570739811  1733139147   570739811 "/usr/local/bin/verilator_bin"
S      5345   439511  1733139147   700739810  1733139147   700739810 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787   439493  1733139147   700739810  1733139147   700739810 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
