Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec  8 17:40:58 2023
| Host         : LAPTOP-7OOS3ACD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_baxys_timing_summary_routed.rpt -pb top_baxys_timing_summary_routed.pb -rpx top_baxys_timing_summary_routed.rpx -warn_on_violation
| Design       : top_baxys
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (753)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (943)
5. checking no_input_delay (17)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (753)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: S15 (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ColorGen/Horl20/CLock_int_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk25Hz/Clk2_reg/Q (HIGH)

 There are 358 register/latch pins with no clock driven by root clock pin: clk25MHz/CLK25_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: game_ctrl/Mode/FSM_onehot_EP_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/xcord_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga_ctrl/ycord_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (943)
--------------------------------------------------
 There are 943 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.231        0.000                      0                   54        0.262        0.000                      0                   54        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.231        0.000                      0                   54        0.262        0.000                      0                   54        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.185ns (38.254%)  route 3.527ns (61.746%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  ColorGen/Horl20/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    ColorGen/Horl20/div_reg[12]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  ColorGen/Horl20/div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    ColorGen/Horl20/div_reg[16]_i_1_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.799 r  ColorGen/Horl20/div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.799    ColorGen/Horl20/div_reg[20]_i_1_n_6
    SLICE_X30Y52         FDCE                                         r  ColorGen/Horl20/div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  ColorGen/Horl20/div_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y52         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.101ns (37.332%)  route 3.527ns (62.668%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  ColorGen/Horl20/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    ColorGen/Horl20/div_reg[12]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  ColorGen/Horl20/div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    ColorGen/Horl20/div_reg[16]_i_1_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.715 r  ColorGen/Horl20/div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.715    ColorGen/Horl20/div_reg[20]_i_1_n_5
    SLICE_X30Y52         FDCE                                         r  ColorGen/Horl20/div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  ColorGen/Horl20/div_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y52         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[22]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.081ns (37.108%)  route 3.527ns (62.892%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  ColorGen/Horl20/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    ColorGen/Horl20/div_reg[12]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  ColorGen/Horl20/div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    ColorGen/Horl20/div_reg[16]_i_1_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.695 r  ColorGen/Horl20/div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.695    ColorGen/Horl20/div_reg[20]_i_1_n_7
    SLICE_X30Y52         FDCE                                         r  ColorGen/Horl20/div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  ColorGen/Horl20/div_reg[20]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y52         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[20]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.068ns (36.962%)  route 3.527ns (63.038%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  ColorGen/Horl20/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    ColorGen/Horl20/div_reg[12]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.682 r  ColorGen/Horl20/div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.682    ColorGen/Horl20/div_reg[16]_i_1_n_6
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[17]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.060ns (36.872%)  route 3.527ns (63.128%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  ColorGen/Horl20/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    ColorGen/Horl20/div_reg[12]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.674 r  ColorGen/Horl20/div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.674    ColorGen/Horl20/div_reg[16]_i_1_n_4
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[19]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.984ns (36.001%)  route 3.527ns (63.999%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  ColorGen/Horl20/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    ColorGen/Horl20/div_reg[12]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.598 r  ColorGen/Horl20/div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.598    ColorGen/Horl20/div_reg[16]_i_1_n_5
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[18]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.964ns (35.768%)  route 3.527ns (64.232%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  ColorGen/Horl20/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    ColorGen/Horl20/div_reg[12]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.578 r  ColorGen/Horl20/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.578    ColorGen/Horl20/div_reg[16]_i_1_n_7
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y51         FDCE                                         r  ColorGen/Horl20/div_reg[16]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.951ns (35.616%)  route 3.527ns (64.384%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.565 r  ColorGen/Horl20/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.565    ColorGen/Horl20/div_reg[12]_i_1_n_6
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 1.943ns (35.522%)  route 3.527ns (64.478%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.557 r  ColorGen/Horl20/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.557    ColorGen/Horl20/div_reg[12]_i_1_n_4
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[15]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 ColorGen/Horl20/div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.867ns (34.613%)  route 3.527ns (65.387%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.566     5.087    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  ColorGen/Horl20/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  ColorGen/Horl20/div_reg[9]/Q
                         net (fo=3, routed)           1.152     6.757    ColorGen/Horl20/div_reg[9]
    SLICE_X32Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.881 f  ColorGen/Horl20/div[0]_i_12/O
                         net (fo=1, routed)           0.667     7.548    ColorGen/Horl20/div[0]_i_12_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.672 f  ColorGen/Horl20/div[0]_i_8/O
                         net (fo=1, routed)           0.498     8.170    ColorGen/Horl20/div[0]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  ColorGen/Horl20/div[0]_i_2/O
                         net (fo=25, routed)          1.209     9.503    ColorGen/Horl20/eqOp
    SLICE_X30Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.627 r  ColorGen/Horl20/div[0]_i_4/O
                         net (fo=1, routed)           0.000     9.627    ColorGen/Horl20/div[0]_i_4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.007 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.242    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.481 r  ColorGen/Horl20/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.481    ColorGen/Horl20/div_reg[12]_i_1_n_5
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[14]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.109    15.030    ColorGen/Horl20/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ColorGen/Horl20/div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.487ns (73.462%)  route 0.176ns (26.538%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.564     1.447    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y47         FDCE                                         r  ColorGen/Horl20/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  ColorGen/Horl20/div_reg[0]/Q
                         net (fo=3, routed)           0.175     1.786    ColorGen/Horl20/div_reg[0]
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  ColorGen/Horl20/div[0]_i_6/O
                         net (fo=1, routed)           0.000     1.831    ColorGen/Horl20/div[0]_i_6_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.976 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.976    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.056 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.110 r  ColorGen/Horl20/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.110    ColorGen/Horl20/div_reg[12]_i_1_n_7
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.830     1.958    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/Horl20/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  clk25Hz/CPT_25_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk25Hz/CPT_25_reg[8]/Q
                         net (fo=3, routed)           0.115     1.702    clk25Hz/CPT_25_reg[8]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  clk25Hz/CPT_25_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    clk25Hz/CPT_25_reg[8]_i_1_n_7
    SLICE_X29Y46         FDCE                                         r  clk25Hz/CPT_25_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.833     1.960    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  clk25Hz/CPT_25_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    clk25Hz/CPT_25_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.564     1.447    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y47         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  clk25Hz/CPT_25_reg[12]/Q
                         net (fo=3, routed)           0.117     1.705    clk25Hz/CPT_25_reg[12]
    SLICE_X29Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  clk25Hz/CPT_25_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    clk25Hz/CPT_25_reg[12]_i_1_n_7
    SLICE_X29Y47         FDCE                                         r  clk25Hz/CPT_25_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.961    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y47         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y47         FDCE (Hold_fdce_C_D)         0.105     1.552    clk25Hz/CPT_25_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.564     1.447    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y47         FDCE                                         r  clk25Hz/CPT_25_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  clk25Hz/CPT_25_reg[14]/Q
                         net (fo=3, routed)           0.122     1.710    clk25Hz/CPT_25_reg[14]
    SLICE_X29Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  clk25Hz/CPT_25_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    clk25Hz/CPT_25_reg[12]_i_1_n_5
    SLICE_X29Y47         FDCE                                         r  clk25Hz/CPT_25_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.961    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y47         FDCE                                         r  clk25Hz/CPT_25_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y47         FDCE (Hold_fdce_C_D)         0.105     1.552    clk25Hz/CPT_25_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.842%)  route 0.129ns (34.158%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  clk25Hz/CPT_25_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk25Hz/CPT_25_reg[11]/Q
                         net (fo=3, routed)           0.129     1.716    clk25Hz/CPT_25_reg[11]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  clk25Hz/CPT_25_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    clk25Hz/CPT_25_reg[8]_i_1_n_4
    SLICE_X29Y46         FDCE                                         r  clk25Hz/CPT_25_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.833     1.960    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  clk25Hz/CPT_25_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    clk25Hz/CPT_25_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ColorGen/Horl20/div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColorGen/Horl20/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.500ns (73.972%)  route 0.176ns (26.028%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.564     1.447    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y47         FDCE                                         r  ColorGen/Horl20/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  ColorGen/Horl20/div_reg[0]/Q
                         net (fo=3, routed)           0.175     1.786    ColorGen/Horl20/div_reg[0]
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  ColorGen/Horl20/div[0]_i_6/O
                         net (fo=1, routed)           0.000     1.831    ColorGen/Horl20/div[0]_i_6_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.976 r  ColorGen/Horl20/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.976    ColorGen/Horl20/div_reg[0]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  ColorGen/Horl20/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    ColorGen/Horl20/div_reg[4]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.056 r  ColorGen/Horl20/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    ColorGen/Horl20/div_reg[8]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.123 r  ColorGen/Horl20/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.123    ColorGen/Horl20/div_reg[12]_i_1_n_5
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.830     1.958    ColorGen/Horl20/clk100_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  ColorGen/Horl20/div_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    ColorGen/Horl20/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  clk25Hz/CPT_25_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk25Hz/CPT_25_reg[7]/Q
                         net (fo=3, routed)           0.132     1.720    clk25Hz/CPT_25_reg[7]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  clk25Hz/CPT_25_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    clk25Hz/CPT_25_reg[4]_i_1_n_4
    SLICE_X29Y45         FDCE                                         r  clk25Hz/CPT_25_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.833     1.960    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  clk25Hz/CPT_25_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    clk25Hz/CPT_25_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk25MHz/div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25MHz/div_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.230ns (59.415%)  route 0.157ns (40.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clk25MHz/clk100_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  clk25MHz/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  clk25MHz/div_reg[2]/Q
                         net (fo=3, routed)           0.157     1.731    clk25MHz/div_reg[2]
    SLICE_X35Y48         LUT4 (Prop_lut4_I3_O)        0.102     1.833 r  clk25MHz/div[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    clk25MHz/p_0_in__0[2]
    SLICE_X35Y48         FDCE                                         r  clk25MHz/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.832     1.959    clk25MHz/clk100_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  clk25MHz/div_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.107     1.553    clk25MHz/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.564     1.447    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  clk25Hz/CPT_25_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  clk25Hz/CPT_25_reg[16]/Q
                         net (fo=3, routed)           0.130     1.718    clk25Hz/CPT_25_reg[16]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  clk25Hz/CPT_25_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    clk25Hz/CPT_25_reg[16]_i_1_n_7
    SLICE_X29Y48         FDCE                                         r  clk25Hz/CPT_25_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.961    clk25Hz/clk100_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  clk25Hz/CPT_25_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.105     1.552    clk25Hz/CPT_25_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clk25MHz/div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25MHz/div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.231ns (59.367%)  route 0.158ns (40.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clk25MHz/clk100_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  clk25MHz/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  clk25MHz/div_reg[2]/Q
                         net (fo=3, routed)           0.158     1.732    clk25MHz/div_reg[2]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.103     1.835 r  clk25MHz/div[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    clk25MHz/p_0_in__0[3]
    SLICE_X35Y48         FDCE                                         r  clk25MHz/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.832     1.959    clk25MHz/clk100_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  clk25MHz/div_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.107     1.553    clk25MHz/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   ColorGen/FSM_onehot_EP_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   ColorGen/FSM_onehot_EP_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y49   ColorGen/FSM_onehot_EP_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   ColorGen/Horl20/CLock_int_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y44   clk25Hz/CPT_25_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y47   ColorGen/Horl20/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   ColorGen/Horl20/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   clk25Hz/CPT_25_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   clk25Hz/CPT_25_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   ColorGen/FSM_onehot_EP_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   ColorGen/FSM_onehot_EP_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk25Hz/CPT_25_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   ColorGen/Horl20/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   ColorGen/Horl20/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   clk25Hz/CPT_25_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   clk25Hz/CPT_25_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   ColorGen/Horl20/div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   ColorGen/Horl20/div_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk25Hz/CPT_25_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   ColorGen/Horl20/CLock_int_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk25Hz/CPT_25_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk25Hz/CPT_25_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk25Hz/CPT_25_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk25Hz/CPT_25_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk25Hz/CPT_25_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk25Hz/CPT_25_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk25Hz/CPT_25_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk25Hz/CPT_25_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   ColorGen/Horl20/div_reg[12]/C



