{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680834212650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680834212650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 09:23:32 2023 " "Processing started: Fri Apr 07 09:23:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680834212650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680834212650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_21522233 -c Lab1_21522233 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_21522233 -c Lab1_21522233" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680834212650 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680834213056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/mux8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c:/quartus/mux8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8bit " "Found entity 1: MUX8bit" {  } { { "C:/Quartus/MUX8bit.bdf" "" { Schematic "C:/Quartus/MUX8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680834213105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680834213105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_21522233.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_21522233.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_21522233 " "Found entity 1: Lab1_21522233" {  } { { "Lab1_21522233.bdf" "" { Schematic "D:/LAB01/Lab1_21522233.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680834213105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680834213105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_21522233 " "Elaborating entity \"Lab1_21522233\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680834213143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst26 " "Elaborating entity \"7447\" for hierarchy \"7447:inst26\"" {  } { { "Lab1_21522233.bdf" "inst26" { Schematic "D:/LAB01/Lab1_21522233.bdf" { { 856 1248 1368 1016 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680834213172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst26 " "Elaborated megafunction instantiation \"7447:inst26\"" {  } { { "Lab1_21522233.bdf" "" { Schematic "D:/LAB01/Lab1_21522233.bdf" { { 856 1248 1368 1016 "inst26" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680834213172 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst5 inst5~_emulated inst5~1 " "Register \"inst5\" is converted into an equivalent circuit using register \"inst5~_emulated\" and latch \"inst5~1\"" {  } { { "Lab1_21522233.bdf" "" { Schematic "D:/LAB01/Lab1_21522233.bdf" { { 400 920 984 480 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680834213570 "|Lab1_21522233|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst7 inst7~_emulated inst7~1 " "Register \"inst7\" is converted into an equivalent circuit using register \"inst7~_emulated\" and latch \"inst7~1\"" {  } { { "Lab1_21522233.bdf" "" { Schematic "D:/LAB01/Lab1_21522233.bdf" { { 608 920 984 688 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680834213570 "|Lab1_21522233|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst6 inst6~_emulated inst6~1 " "Register \"inst6\" is converted into an equivalent circuit using register \"inst6~_emulated\" and latch \"inst6~1\"" {  } { { "Lab1_21522233.bdf" "" { Schematic "D:/LAB01/Lab1_21522233.bdf" { { 504 920 984 584 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680834213570 "|Lab1_21522233|inst6"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1680834213570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q3 GND " "Pin \"Q3\" is stuck at GND" {  } { { "Lab1_21522233.bdf" "" { Schematic "D:/LAB01/Lab1_21522233.bdf" { { 96 1064 1240 112 "Q3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680834213583 "|Lab1_21522233|Q3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680834213583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680834213740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680834213740 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3 " "No output dependent on input pin \"I3\"" {  } { { "Lab1_21522233.bdf" "" { Schematic "D:/LAB01/Lab1_21522233.bdf" { { 648 168 336 664 "I3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680834213769 "|Lab1_21522233|I3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1680834213769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680834213769 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680834213769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680834213769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680834213769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680834213789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 09:23:33 2023 " "Processing ended: Fri Apr 07 09:23:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680834213789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680834213789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680834213789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680834213789 ""}
