{"vcs1":{"timestamp_begin":1737352903.647774228, "rt":0.22, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1737352903.941127969, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1737352904.249992424, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737352903.408751006}
{"VCS_COMP_START_TIME": 1737352903.408751006}
{"VCS_COMP_END_TIME": 1737352904.459355263}
{"VCS_USER_OPTIONS": "-sverilog memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 263616}}
{"vcselab": {"peak_mem": 150300}}
