{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650617442668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650617442669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 11:50:42 2022 " "Processing started: Fri Apr 22 11:50:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650617442669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617442669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617442669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650617443132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650617443132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/simp_reg_sync_reset_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/simp_reg_sync_reset_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset_with_enable " "Found entity 1: simp_reg_sync_reset_with_enable" {  } { { "../EXP1/simp_reg_sync_reset_with_enable.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/simp_reg_sync_reset_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/simp_reg_sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/simp_reg_sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset " "Found entity 1: simp_reg_sync_reset" {  } { { "../EXP1/simp_reg_sync_reset.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/simp_reg_sync_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../EXP1/shift_reg.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/const_value.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/const_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_value " "Found entity 1: const_value" {  } { { "../EXP1/const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/const_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/alu_8op.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/alu_8op.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8op " "Found entity 1: alu_8op" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617451999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617451999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_unit " "Found entity 1: cont_unit" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617452001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.v 1 1 " "Found 1 design units, including 1 entities, in source file alp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alp " "Found entity 1: alp" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650617452002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alp " "Elaborating entity \"alp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650617452037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_unit cont_unit:cont_unit_deneme " "Elaborating entity \"cont_unit\" for hierarchy \"cont_unit:cont_unit_deneme\"" {  } { { "alp.v" "cont_unit_deneme" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cont_unit.v(62) " "Verilog HDL assignment warning at cont_unit.v(62): truncated value with size 32 to match size of target (2)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn cont_unit.v(151) " "Verilog HDL Always Construct warning at cont_unit.v(151): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qn1_out cont_unit.v(151) " "Verilog HDL Always Construct warning at cont_unit.v(151): variable \"qn1_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn cont_unit.v(155) " "Verilog HDL Always Construct warning at cont_unit.v(155): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qn1_out cont_unit.v(155) " "Verilog HDL Always Construct warning at cont_unit.v(155): variable \"qn1_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn cont_unit.v(163) " "Verilog HDL Always Construct warning at cont_unit.v(163): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qn1_out cont_unit.v(163) " "Verilog HDL Always Construct warning at cont_unit.v(163): variable \"qn1_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_R0_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_R0_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_R1_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_R1_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"R0_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"R1_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_alu_a_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_alu_a_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_alu_b_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_alu_b_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452040 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_reset cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qn1_reset cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"qn1_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"Q_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_PS cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"Q_PS\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_PS cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_PS\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_RL cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"Q_RL\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qn1_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"qn1_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_RL cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_RL\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q_reset cont_unit.v(12) " "Output port \"Q_reset\" at cont_unit.v(12) has no driver" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_RL cont_unit.v(148) " "Inferred latch for \"acc_RL\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452041 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qn1_en cont_unit.v(148) " "Inferred latch for \"qn1_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_RL cont_unit.v(148) " "Inferred latch for \"Q_RL\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_PS cont_unit.v(148) " "Inferred latch for \"acc_PS\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_en cont_unit.v(148) " "Inferred latch for \"acc_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_PS cont_unit.v(148) " "Inferred latch for \"Q_PS\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_en cont_unit.v(148) " "Inferred latch for \"Q_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qn1_reset cont_unit.v(148) " "Inferred latch for \"qn1_reset\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_reset cont_unit.v(148) " "Inferred latch for \"acc_reset\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] cont_unit.v(148) " "Inferred latch for \"alu_op\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] cont_unit.v(148) " "Inferred latch for \"alu_op\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] cont_unit.v(148) " "Inferred latch for \"alu_op\[2\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_b_sel\[0\] cont_unit.v(148) " "Inferred latch for \"mux_alu_b_sel\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_b_sel\[1\] cont_unit.v(148) " "Inferred latch for \"mux_alu_b_sel\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_a_sel cont_unit.v(148) " "Inferred latch for \"mux_alu_a_sel\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_en cont_unit.v(148) " "Inferred latch for \"R1_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0_en cont_unit.v(148) " "Inferred latch for \"R0_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R1_sel\[0\] cont_unit.v(148) " "Inferred latch for \"mux_R1_sel\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R1_sel\[1\] cont_unit.v(148) " "Inferred latch for \"mux_R1_sel\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R0_sel\[0\] cont_unit.v(148) " "Inferred latch for \"mux_R0_sel\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R0_sel\[1\] cont_unit.v(148) " "Inferred latch for \"mux_R0_sel\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST cont_unit.v(148) " "Inferred latch for \"RST\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452042 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_deneme " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_deneme\"" {  } { { "alp.v" "datapath_deneme" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452043 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "shift_reg Q " "Block or symbol \"shift_reg\" of instance \"Q\" overlaps another block or symbol" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -40 2544 2728 136 "Q" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1650617452047 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "zero " "Found inconsistent dimensions for element \"zero\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -24 440 504 -7 "zero\[3..0\]" "" } { 136 192 235 153 "zero\[3..0\]" "" } { 152 1176 1219 169 "zero\[3..0\]" "" } { 120 1096 1200 137 "zero\[3..0\]" "" } { 440 72 200 457 "zero\[3..0\]" "" } { 512 1184 1237 529 "zero\[3..0\]" "" } { 352 1976 2152 368 "zero" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452047 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zero " "Converted elements in bus name \"zero\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -24 440 504 -7 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452047 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 136 192 235 153 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452047 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 152 1176 1219 169 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452047 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 120 1096 1200 137 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452047 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 440 72 200 457 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452047 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 512 1184 1237 529 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452047 ""}  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -24 440 504 -7 "zero\[3..0\]" "" } { 136 192 235 153 "zero\[3..0\]" "" } { 152 1176 1219 169 "zero\[3..0\]" "" } { 120 1096 1200 137 "zero\[3..0\]" "" } { 440 72 200 457 "zero\[3..0\]" "" } { 512 1184 1237 529 "zero\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1650617452047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8op datapath:datapath_deneme\|alu_8op:alu " "Elaborating entity \"alu_8op\" for hierarchy \"datapath:datapath_deneme\|alu_8op:alu\"" {  } { { "datapath.bdf" "alu" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 264 1736 1920 408 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452054 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452055 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452055 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452055 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452055 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"B_new\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"A_new\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu_8op.v(22) " "Inferred latch for \"Z\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu_8op.v(22) " "Inferred latch for \"N\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu_8op.v(22) " "Inferred latch for \"OVF\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu_8op.v(22) " "Inferred latch for \"out\[0\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu_8op.v(22) " "Inferred latch for \"out\[1\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu_8op.v(22) " "Inferred latch for \"out\[2\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu_8op.v(22) " "Inferred latch for \"out\[3\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu_8op.v(22) " "Inferred latch for \"CO\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:datapath_deneme\|mux_2x1:mux_alu_a " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:datapath_deneme\|mux_2x1:mux_alu_a\"" {  } { { "datapath.bdf" "mux_alu_a" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 496 1232 1416 608 "mux_alu_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452056 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452057 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452057 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452057 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452057 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452057 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:Reg0 " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:Reg0\"" {  } { { "datapath.bdf" "Reg0" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 488 696 880 600 "Reg0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:datapath_deneme\|mux_4x1:mux_R0 " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:datapath_deneme\|mux_4x1:mux_R0\"" {  } { { "datapath.bdf" "mux_R0" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 424 200 384 568 "mux_R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452060 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_4x1.v(8) " "Verilog HDL Always Construct warning at mux_4x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650617452062 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_4x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452062 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_4x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452062 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_4x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452062 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_4x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617452062 "|datapath|mux_4x1:mux_R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg datapath:datapath_deneme\|shift_reg:Q " "Elaborating entity \"shift_reg\" for hierarchy \"datapath:datapath_deneme\|shift_reg:Q\"" {  } { { "datapath.bdf" "Q" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -40 2544 2728 136 "Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value datapath:datapath_deneme\|const_value:inst11 " "Elaborating entity \"const_value\" for hierarchy \"datapath:datapath_deneme\|const_value:inst11\"" {  } { { "datapath.bdf" "inst11" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -40 296 440 40 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 const_value.v(7) " "Verilog HDL assignment warning at const_value.v(7): truncated value with size 32 to match size of target (4)" {  } { { "../EXP1/const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/const_value.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650617452065 "|datapath|const_value:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:qn1 " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:qn1\"" {  } { { "datapath.bdf" "qn1" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -40 2912 3096 72 "qn1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617452066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|OVF " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|OVF\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650617452341 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cont_unit:cont_unit_deneme\|R1_en cont_unit:cont_unit_deneme\|R0_en " "Duplicate LATCH primitive \"cont_unit:cont_unit_deneme\|R1_en\" merged with LATCH primitive \"cont_unit:cont_unit_deneme\|R0_en\"" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452497 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cont_unit:cont_unit_deneme\|qn1_reset cont_unit:cont_unit_deneme\|acc_reset " "Duplicate LATCH primitive \"cont_unit:cont_unit_deneme\|qn1_reset\" merged with LATCH primitive \"cont_unit:cont_unit_deneme\|acc_reset\"" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650617452497 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1650617452497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|alu_op\[0\] " "Latch cont_unit:cont_unit_deneme\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452497 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|alu_op\[1\] " "Latch cont_unit:cont_unit_deneme\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452497 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|alu_op\[2\] " "Latch cont_unit:cont_unit_deneme\|alu_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452497 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_alu_b_sel\[1\] " "Latch cont_unit:cont_unit_deneme\|mux_alu_b_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452497 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_alu_a_sel " "Latch cont_unit:cont_unit_deneme\|mux_alu_a_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R0_sel\[0\] " "Latch cont_unit:cont_unit_deneme\|mux_R0_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R0_sel\[1\] " "Latch cont_unit:cont_unit_deneme\|mux_R0_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|R0_en " "Latch cont_unit:cont_unit_deneme\|R0_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R1_sel\[0\] " "Latch cont_unit:cont_unit_deneme\|mux_R1_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R1_sel\[1\] " "Latch cont_unit:cont_unit_deneme\|mux_R1_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|acc_reset " "Latch cont_unit:cont_unit_deneme\|acc_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|acc_en " "Latch cont_unit:cont_unit_deneme\|acc_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.01 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.01" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|acc_PS " "Latch cont_unit:cont_unit_deneme\|acc_PS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.01 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.01" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452498 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|Q_PS " "Latch cont_unit:cont_unit_deneme\|Q_PS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452499 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|Q_en " "Latch cont_unit:cont_unit_deneme\|Q_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.01 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.01" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650617452499 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650617452499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650617452680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650617452880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650617453000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650617453000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650617453035 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650617453035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650617453035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650617453035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650617453058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 11:50:53 2022 " "Processing ended: Fri Apr 22 11:50:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650617453058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650617453058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650617453058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650617453058 ""}
