$date
	Mon Sep 08 10:08:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4_to_1_tb $end
$var wire 1 ! y $end
$var reg 4 " d_in [3:0] $end
$var reg 192 # name [191:0] $end
$var reg 2 $ s [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 #
b1010 "
0!
$end
#10
1!
b1 $
#20
0!
b10 $
#30
1!
b11 $
#40
1!
b0 $
b101 "
#50
0!
b1 $
#60
1!
b10 $
#70
0!
b11 $
#80
1!
b0 $
b1111 "
#90
b1 $
#100
1!
b10 $
#110
b11 $
#120
