{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697150134792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697150134800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 15:35:34 2023 " "Processing started: Thu Oct 12 15:35:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697150134800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150134800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_mini_games -c FPGA_mini_games " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_mini_games -c FPGA_mini_games" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150134801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697150135273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697150135273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/lfsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697150147888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150147888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_mini_games.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_mini_games.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_mini_games " "Found entity 1: FPGA_mini_games" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697150147890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150147890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file game1_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game1_fsm " "Found entity 1: game1_fsm" {  } { { "game1_fsm.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/game1_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697150147891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150147891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/Clock_Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697150147892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150147892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_mini_games " "Elaborating entity \"FPGA_mini_games\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697150147921 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR FPGA_mini_games.sv(34) " "Output port \"DRAM_ADDR\" at FPGA_mini_games.sv(34) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA FPGA_mini_games.sv(35) " "Output port \"DRAM_BA\" at FPGA_mini_games.sv(35) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 FPGA_mini_games.sv(59) " "Output port \"HEX0\" at FPGA_mini_games.sv(59) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 FPGA_mini_games.sv(62) " "Output port \"HEX1\" at FPGA_mini_games.sv(62) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 FPGA_mini_games.sv(65) " "Output port \"HEX2\" at FPGA_mini_games.sv(65) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 FPGA_mini_games.sv(68) " "Output port \"HEX3\" at FPGA_mini_games.sv(68) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 FPGA_mini_games.sv(71) " "Output port \"HEX4\" at FPGA_mini_games.sv(71) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 FPGA_mini_games.sv(74) " "Output port \"HEX5\" at FPGA_mini_games.sv(74) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] FPGA_mini_games.sv(140) " "Output port \"LEDR\[9..4\]\" at FPGA_mini_games.sv(140) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B FPGA_mini_games.sv(159) " "Output port \"VGA_B\" at FPGA_mini_games.sv(159) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G FPGA_mini_games.sv(162) " "Output port \"VGA_G\" at FPGA_mini_games.sv(162) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R FPGA_mini_games.sv(164) " "Output port \"VGA_R\" at FPGA_mini_games.sv(164) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST FPGA_mini_games.sv(8) " "Output port \"ADC_CONVST\" at FPGA_mini_games.sv(8) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN FPGA_mini_games.sv(9) " "Output port \"ADC_DIN\" at FPGA_mini_games.sv(9) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK FPGA_mini_games.sv(11) " "Output port \"ADC_SCLK\" at FPGA_mini_games.sv(11) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147923 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT FPGA_mini_games.sv(17) " "Output port \"AUD_DACDAT\" at FPGA_mini_games.sv(17) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK FPGA_mini_games.sv(19) " "Output port \"AUD_XCK\" at FPGA_mini_games.sv(19) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N FPGA_mini_games.sv(36) " "Output port \"DRAM_CAS_N\" at FPGA_mini_games.sv(36) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE FPGA_mini_games.sv(37) " "Output port \"DRAM_CKE\" at FPGA_mini_games.sv(37) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK FPGA_mini_games.sv(38) " "Output port \"DRAM_CLK\" at FPGA_mini_games.sv(38) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N FPGA_mini_games.sv(39) " "Output port \"DRAM_CS_N\" at FPGA_mini_games.sv(39) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM FPGA_mini_games.sv(41) " "Output port \"DRAM_LDQM\" at FPGA_mini_games.sv(41) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N FPGA_mini_games.sv(42) " "Output port \"DRAM_RAS_N\" at FPGA_mini_games.sv(42) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM FPGA_mini_games.sv(43) " "Output port \"DRAM_UDQM\" at FPGA_mini_games.sv(43) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N FPGA_mini_games.sv(44) " "Output port \"DRAM_WE_N\" at FPGA_mini_games.sv(44) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL FPGA_mini_games.sv(47) " "Output port \"FAN_CTRL\" at FPGA_mini_games.sv(47) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK FPGA_mini_games.sv(50) " "Output port \"FPGA_I2C_SCLK\" at FPGA_mini_games.sv(50) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD FPGA_mini_games.sv(134) " "Output port \"IRDA_TXD\" at FPGA_mini_games.sv(134) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N FPGA_mini_games.sv(155) " "Output port \"TD_RESET_N\" at FPGA_mini_games.sv(155) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N FPGA_mini_games.sv(160) " "Output port \"VGA_BLANK_N\" at FPGA_mini_games.sv(160) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK FPGA_mini_games.sv(161) " "Output port \"VGA_CLK\" at FPGA_mini_games.sv(161) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS FPGA_mini_games.sv(163) " "Output port \"VGA_HS\" at FPGA_mini_games.sv(163) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N FPGA_mini_games.sv(165) " "Output port \"VGA_SYNC_N\" at FPGA_mini_games.sv(165) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS FPGA_mini_games.sv(167) " "Output port \"VGA_VS\" at FPGA_mini_games.sv(167) has no driver" {  } { { "FPGA_mini_games.sv" "" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697150147924 "|FPGA_mini_games"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clock_1khz " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clock_1khz\"" {  } { { "FPGA_mini_games.sv" "clock_1khz" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697150147936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:random_number " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:random_number\"" {  } { { "FPGA_mini_games.sv" "random_number" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697150147951 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "lsfr random_number " "Port \"lsfr\" does not exist in macrofunction \"random_number\"" {  } { { "FPGA_mini_games.sv" "random_number" { Text "C:/Users/annas/Documents/FPGA-mini-games/FPGA_mini_games.sv" 183 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697150147977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697150147986 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697150148219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 12 15:35:48 2023 " "Processing ended: Thu Oct 12 15:35:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697150148219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697150148219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697150148219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150148219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697150148839 ""}
