Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Feb  8 20:18:40 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-339119356.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.255        0.000                      0                21704        0.035        0.000                      0                21704       -0.822       -7.222                      21                  7838  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                             {0.000 0.673}        1.347           742.391         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            1.241        0.000                      0                  381        0.114        0.000                      0                  381        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.622        0.000                      0                  227        0.122        0.000                      0                  227        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -3.840                      12                    12  
hdmi_in0_pix_clk                                      0.505        0.000                      0                 2752        0.044        0.000                      0                 2752        2.117        0.000                       0                  1111  
hdmi_out0_pix5x_clk                                                                                                                                                                              -0.320       -2.560                       8                     8  
hdmi_out0_pix_clk                                     0.532        0.000                      0                 1484        0.035        0.000                      0                 1484        2.117        0.000                       0                   857  
pix1p25x_clk                                          0.982        0.000                      0                  685        0.122        0.000                      0                  685        2.193        0.000                       0                   368  
sys_clk                                               0.255        0.000                      0                16161        0.035        0.000                      0                16161        2.500        0.000                       0                  5114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_9/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.518     7.066 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.256    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y149       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714     8.192    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.356     8.548    
                         clock uncertainty           -0.053     8.495    
    SLICE_X162Y149       FDPE (Setup_fdpe_C_D)       -0.016     8.479    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.773ns (35.648%)  route 1.395ns (64.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.478     7.026 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.882    videosoc_reset_counter[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I0_O)        0.295     8.177 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.539     8.716    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.331    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)       -0.031    11.439    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.478     7.026 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.519    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.331    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X162Y148       FDSE (Setup_fdse_C_S)       -0.695    10.775    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.478     7.026 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.519    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.331    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X162Y148       FDSE (Setup_fdse_C_S)       -0.695    10.775    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.478     7.026 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.519    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.331    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X162Y148       FDSE (Setup_fdse_C_S)       -0.695    10.775    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.478     7.026 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.519    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.331    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X162Y148       FDSE (Setup_fdse_C_S)       -0.695    10.775    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.164     2.118 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.174    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y149       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y149       FDPE (Hold_fdpe_C_D)         0.060     2.014    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.049%)  route 0.180ns (41.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     2.282    videosoc_reset_counter[1]
    SLICE_X162Y148       LUT2 (Prop_lut2_I1_O)        0.101     2.383 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.383    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_D)         0.131     2.085    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.513%)  route 0.184ns (42.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.286    videosoc_reset_counter[1]
    SLICE_X162Y148       LUT4 (Prop_lut4_I2_O)        0.101     2.387 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.387    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_D)         0.131     2.085    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.216%)  route 0.184ns (42.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.286    videosoc_reset_counter[1]
    SLICE_X162Y148       LUT3 (Prop_lut3_I0_O)        0.098     2.384 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.384    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_D)         0.121     2.075    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.227%)  route 0.368ns (63.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.164     2.118 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.368     2.486    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT1 (Prop_lut1_I0_O)        0.045     2.531 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.531    videosoc_reset_counter0[0]
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_D)         0.120     2.074    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.247ns (44.686%)  route 0.306ns (55.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.224    videosoc_reset_counter[3]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.099     2.323 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.183     2.506    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     2.029    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y149   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y149   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y148   videosoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y148   videosoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y147   videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y147   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.826     1.826    eth_rx_clk
    SLICE_X76Y96         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDPE (Prop_fdpe_C_Q)         0.518     2.344 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.534    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X76Y96         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         1.697     3.697    eth_rx_clk
    SLICE_X76Y96         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.129     3.826    
                         clock uncertainty           -0.035     3.791    
    SLICE_X76Y96         FDPE (Setup_fdpe_C_D)       -0.016     3.775    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.636ns (26.041%)  route 4.646ns (73.959%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 9.525 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.833     1.833    eth_rx_clk
    SLICE_X72Y98         FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.518     2.351 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=8, routed)           1.116     3.468    p_7_in203_in
    SLICE_X74Y106        LUT2 (Prop_lut2_I0_O)        0.150     3.618 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.574     4.191    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I0_O)        0.348     4.539 f  ethmac_crc32_checker_crc_reg[24]_i_1/O
                         net (fo=2, routed)           0.767     5.306    ethmac_crc32_checker_crc_next_reg[24]
    SLICE_X74Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.430 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.896    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.020 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.520     6.540    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.432     7.096    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.220 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.772     7.992    ethmac_crc32_checker_source_source_payload_error
    SLICE_X79Y100        LUT4 (Prop_lut4_I3_O)        0.124     8.116 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.116    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X79Y100        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.525     9.525    eth_rx_clk
    SLICE_X79Y100        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.533    
                         clock uncertainty           -0.035     9.498    
    SLICE_X79Y100        FDRE (Setup_fdre_C_D)        0.029     9.527    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.512ns (23.723%)  route 4.861ns (76.277%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 9.689 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.833     1.833    eth_rx_clk
    SLICE_X72Y98         FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.518     2.351 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=8, routed)           1.116     3.468    p_7_in203_in
    SLICE_X74Y106        LUT2 (Prop_lut2_I0_O)        0.150     3.618 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.574     4.191    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I0_O)        0.348     4.539 f  ethmac_crc32_checker_crc_reg[24]_i_1/O
                         net (fo=2, routed)           0.767     5.306    ethmac_crc32_checker_crc_next_reg[24]
    SLICE_X74Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.430 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.896    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.020 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.520     6.540    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.432     7.096    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.220 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.987     8.207    ethmac_crc32_checker_source_source_payload_error
    SLICE_X78Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.689     9.689    eth_rx_clk
    SLICE_X78Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.088     9.777    
                         clock uncertainty           -0.035     9.742    
    SLICE_X78Y95         FDRE (Setup_fdre_C_D)       -0.062     9.680    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 0.697ns (11.273%)  route 5.486ns (88.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 9.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.522     7.057    ethphy_rx_ctl
    SLICE_X77Y100        LUT3 (Prop_lut3_I1_O)        0.180     7.237 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.964     8.201    ethmac_preamble_checker_source_last
    SLICE_X78Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.689     9.689    eth_rx_clk
    SLICE_X78Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.088     9.777    
                         clock uncertainty           -0.035     9.742    
    SLICE_X78Y96         FDRE (Setup_fdre_C_D)       -0.047     9.695    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.821ns (13.197%)  route 5.400ns (86.803%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.522     7.057    ethphy_rx_ctl
    SLICE_X77Y100        LUT3 (Prop_lut3_I1_O)        0.180     7.237 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.878     8.115    ethmac_preamble_checker_source_last
    SLICE_X78Y98         LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.239    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X78Y98         FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X78Y98         FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X78Y98         FDRE (Setup_fdre_C_D)        0.029     9.772    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.512ns (23.916%)  route 4.810ns (76.084%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.833     1.833    eth_rx_clk
    SLICE_X72Y98         FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.518     2.351 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=8, routed)           1.116     3.468    p_7_in203_in
    SLICE_X74Y106        LUT2 (Prop_lut2_I0_O)        0.150     3.618 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.574     4.191    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I0_O)        0.348     4.539 f  ethmac_crc32_checker_crc_reg[24]_i_1/O
                         net (fo=2, routed)           0.767     5.306    ethmac_crc32_checker_crc_next_reg[24]
    SLICE_X74Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.430 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.896    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.020 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.520     6.540    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.432     7.096    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.220 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.936     8.155    ethmac_crc32_checker_source_source_payload_error
    SLICE_X79Y99         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X79Y99         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)       -0.047     9.696    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.725ns (12.296%)  route 5.171ns (87.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 9.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.522     7.057    ethphy_rx_ctl
    SLICE_X77Y100        LUT5 (Prop_lut5_I2_O)        0.208     7.265 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.649     7.914    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X77Y99         FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.698     9.698    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.088     9.786    
                         clock uncertainty           -0.035     9.751    
    SLICE_X77Y99         FDRE (Setup_fdre_C_D)       -0.289     9.462    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.847ns (13.559%)  route 5.400ns (86.441%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.522     7.057    ethphy_rx_ctl
    SLICE_X77Y100        LUT3 (Prop_lut3_I1_O)        0.180     7.237 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.878     8.115    ethmac_preamble_checker_source_last
    SLICE_X78Y98         LUT5 (Prop_lut5_I1_O)        0.150     8.265 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.265    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X78Y98         FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X78Y98         FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X78Y98         FDRE (Setup_fdre_C_D)        0.075     9.818    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.512ns (24.207%)  route 4.734ns (75.793%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 9.689 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.833     1.833    eth_rx_clk
    SLICE_X72Y98         FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.518     2.351 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=8, routed)           1.116     3.468    p_7_in203_in
    SLICE_X74Y106        LUT2 (Prop_lut2_I0_O)        0.150     3.618 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.574     4.191    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I0_O)        0.348     4.539 f  ethmac_crc32_checker_crc_reg[24]_i_1/O
                         net (fo=2, routed)           0.767     5.306    ethmac_crc32_checker_crc_next_reg[24]
    SLICE_X74Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.430 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.896    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.020 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.520     6.540    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.432     7.096    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.220 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.860     8.079    ethmac_crc32_checker_source_source_payload_error
    SLICE_X79Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.689     9.689    eth_rx_clk
    SLICE_X79Y95         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.088     9.777    
                         clock uncertainty           -0.035     9.742    
    SLICE_X79Y95         FDRE (Setup_fdre_C_D)       -0.062     9.680    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.512ns (24.200%)  route 4.736ns (75.800%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.833     1.833    eth_rx_clk
    SLICE_X72Y98         FDRE                                         r  ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.518     2.351 r  ethphy_source_payload_data_reg[5]/Q
                         net (fo=8, routed)           1.116     3.468    p_7_in203_in
    SLICE_X74Y106        LUT2 (Prop_lut2_I0_O)        0.150     3.618 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.574     4.191    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I0_O)        0.348     4.539 f  ethmac_crc32_checker_crc_reg[24]_i_1/O
                         net (fo=2, routed)           0.767     5.306    ethmac_crc32_checker_crc_next_reg[24]
    SLICE_X74Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.430 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.896    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.020 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.520     6.540    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.664 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.432     7.096    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.220 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.861     8.081    ethmac_crc32_checker_source_source_payload_error
    SLICE_X78Y99         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X78Y99         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)       -0.047     9.696    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  1.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.549%)  route 0.222ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     0.642    eth_rx_clk
    SLICE_X75Y99         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.770 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.992    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X76Y98         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y98         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.237     0.677    
    SLICE_X76Y98         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.878    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.632     0.632    eth_rx_clk
    SLICE_X79Y96         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.829    xilinxmultiregimpl7_regs0[3]
    SLICE_X79Y96         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.907     0.907    eth_rx_clk
    SLICE_X79Y96         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.274     0.632    
    SLICE_X79Y96         FDRE (Hold_fdre_C_D)         0.075     0.707    xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.632     0.632    eth_rx_clk
    SLICE_X79Y96         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.829    xilinxmultiregimpl7_regs0[4]
    SLICE_X79Y96         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.907     0.907    eth_rx_clk
    SLICE_X79Y96         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.274     0.632    
    SLICE_X79Y96         FDRE (Hold_fdre_C_D)         0.071     0.703    xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y19    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X76Y96    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X76Y96    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X76Y100   liteethmaccrc32checker_state_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 1.808ns (25.621%)  route 5.249ns (74.379%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 9.803 - 8.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.928     1.928    eth_tx_clk
    SLICE_X19Y77         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.419     2.347 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     3.168    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X18Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.467 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     4.137    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.505     4.767    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X17Y79         LUT3 (Prop_lut3_I0_O)        0.124     4.891 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.456     5.346    ethmac_padding_inserter_source_valid
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.470 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.433     5.903    ethmac_crc32_inserter_source_valid
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.116     6.019 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.344     6.363    ethmac_preamble_inserter_sink_ready
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.328     6.691 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.620     7.311    ethmac_tx_converter_converter_mux0
    SLICE_X20Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.435 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.773     8.208    storage_11_reg_i_46_n_0
    SLICE_X18Y76         LUT5 (Prop_lut5_I1_O)        0.150     8.358 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.627     8.985    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X18Y76         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.803     9.803    eth_tx_clk
    SLICE_X18Y76         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.102     9.905    
                         clock uncertainty           -0.069     9.836    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)       -0.229     9.607    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.782ns (26.630%)  route 4.910ns (73.370%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.928     1.928    eth_tx_clk
    SLICE_X19Y77         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.419     2.347 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     3.168    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X18Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.467 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     4.137    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.505     4.767    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X17Y79         LUT3 (Prop_lut3_I0_O)        0.124     4.891 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.456     5.346    ethmac_padding_inserter_source_valid
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.470 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.433     5.903    ethmac_crc32_inserter_source_valid
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.116     6.019 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.344     6.363    ethmac_preamble_inserter_sink_ready
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.328     6.691 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.618     7.309    ethmac_tx_converter_converter_mux0
    SLICE_X20Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.414     7.847    ethmac_tx_converter_converter_mux__0
    SLICE_X21Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.649     8.620    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 3.054ns (47.785%)  route 3.337ns (52.215%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.426 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.013     5.439    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X23Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.563 r  ODDR_2_i_9/O
                         net (fo=2, routed)           1.077     6.640    ODDR_2_i_9_n_0
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.148     6.788 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.469     7.257    ODDR_2_i_7_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.328     7.585 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.778     8.363    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 3.043ns (47.726%)  route 3.333ns (52.274%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.426 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.089     5.515    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X24Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.639 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.909     6.549    ODDR_4_i_8_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I3_O)        0.117     6.666 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.445     7.110    ODDR_4_i_6_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.348     7.458 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.889     8.348    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 1.782ns (26.980%)  route 4.823ns (73.020%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.928     1.928    eth_tx_clk
    SLICE_X19Y77         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.419     2.347 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     3.168    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X18Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.467 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     4.137    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.505     4.767    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X17Y79         LUT3 (Prop_lut3_I0_O)        0.124     4.891 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.456     5.346    ethmac_padding_inserter_source_valid
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.470 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.433     5.903    ethmac_crc32_inserter_source_valid
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.116     6.019 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.344     6.363    ethmac_preamble_inserter_sink_ready
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.328     6.691 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.618     7.309    ethmac_tx_converter_converter_mux0
    SLICE_X20Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.381     7.814    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y77         LUT4 (Prop_lut4_I0_O)        0.124     7.938 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.596     8.533    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.782ns (26.996%)  route 4.819ns (73.004%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.928     1.928    eth_tx_clk
    SLICE_X19Y77         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.419     2.347 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     3.168    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X18Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.467 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     4.137    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.505     4.767    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X17Y79         LUT3 (Prop_lut3_I0_O)        0.124     4.891 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.456     5.346    ethmac_padding_inserter_source_valid
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.470 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.433     5.903    ethmac_crc32_inserter_source_valid
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.116     6.019 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.344     6.363    ethmac_preamble_inserter_sink_ready
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.328     6.691 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.618     7.309    ethmac_tx_converter_converter_mux0
    SLICE_X20Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.519     7.952    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.076 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.453     8.529    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.782ns (27.032%)  route 4.810ns (72.968%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.928     1.928    eth_tx_clk
    SLICE_X19Y77         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.419     2.347 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     3.168    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X18Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.467 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     4.137    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.505     4.767    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X17Y79         LUT3 (Prop_lut3_I0_O)        0.124     4.891 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.456     5.346    ethmac_padding_inserter_source_valid
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.470 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.433     5.903    ethmac_crc32_inserter_source_valid
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.116     6.019 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.344     6.363    ethmac_preamble_inserter_sink_ready
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.328     6.691 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.618     7.309    ethmac_tx_converter_converter_mux0
    SLICE_X20Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.378     7.811    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.124     7.935 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.586     8.521    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 1.782ns (27.204%)  route 4.768ns (72.796%))
  Logic Levels:           8  (LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.928     1.928    eth_tx_clk
    SLICE_X19Y77         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.419     2.347 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     3.168    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X18Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.467 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     4.137    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.505     4.767    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X17Y79         LUT3 (Prop_lut3_I0_O)        0.124     4.891 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.456     5.346    ethmac_padding_inserter_source_valid
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.470 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.433     5.903    ethmac_crc32_inserter_source_valid
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.116     6.019 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.344     6.363    ethmac_preamble_inserter_sink_ready
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.328     6.691 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.620     7.311    ethmac_tx_converter_converter_mux0
    SLICE_X20Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.435 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.318     7.753    storage_11_reg_i_46_n_0
    SLICE_X20Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.877 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.602     8.479    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 3.029ns (48.636%)  route 3.199ns (51.364%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.426 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.152     5.578    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X23Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.702 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.988     6.690    ODDR_4_i_7_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.119     6.809 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.267     7.076    ODDR_4_i_4_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.332     7.408 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.792     8.200    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 1.782ns (27.519%)  route 4.693ns (72.481%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.928     1.928    eth_tx_clk
    SLICE_X19Y77         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.419     2.347 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     3.168    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X18Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.467 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     4.137    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X18Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.505     4.767    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X17Y79         LUT3 (Prop_lut3_I0_O)        0.124     4.891 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.456     5.346    ethmac_padding_inserter_source_valid
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.470 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.433     5.903    ethmac_crc32_inserter_source_valid
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.116     6.019 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.344     6.363    ethmac_preamble_inserter_sink_ready
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.328     6.691 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.618     7.309    ethmac_tx_converter_converter_mux0
    SLICE_X20Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.242     7.675    ethmac_tx_converter_converter_mux__0
    SLICE_X20Y77         LUT5 (Prop_lut5_I2_O)        0.124     7.799 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.605     8.404    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X23Y79         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDPE (Prop_fdpe_C_Q)         0.141     0.822 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.878    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X23Y79         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X23Y79         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.273     0.681    
    SLICE_X23Y79         FDPE (Hold_fdpe_C_D)         0.075     0.756    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X17Y76         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[0]
    SLICE_X17Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X17Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.272     0.681    
    SLICE_X17Y76         FDRE (Hold_fdre_C_D)         0.075     0.756    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X19Y75         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.877    xilinxmultiregimpl4_regs0[5]
    SLICE_X19Y75         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X19Y75         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.272     0.680    
    SLICE_X19Y75         FDRE (Hold_fdre_C_D)         0.075     0.755    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X17Y76         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[6]
    SLICE_X17Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X17Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.272     0.681    
    SLICE_X17Y76         FDRE (Hold_fdre_C_D)         0.071     0.752    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X18Y78         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y78         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.903    xilinxmultiregimpl4_regs0[1]
    SLICE_X18Y78         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X18Y78         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X18Y78         FDRE (Hold_fdre_C_D)         0.060     0.743    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y79         FDRE (Prop_fdre_C_Q)         0.164     0.848 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.904    xilinxmultiregimpl4_regs0[3]
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.273     0.684    
    SLICE_X18Y79         FDRE (Hold_fdre_C_D)         0.060     0.744    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X18Y78         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y78         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.903    xilinxmultiregimpl4_regs0[2]
    SLICE_X18Y78         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X18Y78         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X18Y78         FDRE (Hold_fdre_C_D)         0.053     0.736    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y79         FDRE (Prop_fdre_C_Q)         0.164     0.848 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.904    xilinxmultiregimpl4_regs0[4]
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.684    
    SLICE_X18Y79         FDRE (Hold_fdre_C_D)         0.053     0.737    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.937%)  route 0.155ns (45.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X9Y78          FDSE                                         r  ethmac_crc32_inserter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDSE (Prop_fdse_C_Q)         0.141     0.824 r  ethmac_crc32_inserter_reg_reg[20]/Q
                         net (fo=2, routed)           0.155     0.979    p_35_in188_in
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.048     1.027 r  ethmac_crc32_inserter_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.027    ethmac_crc32_inserter_next_reg[28]
    SLICE_X10Y78         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X10Y78         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/C
                         clock pessimism             -0.237     0.720    
    SLICE_X10Y78         FDSE (Hold_fdse_C_D)         0.131     0.851    ethmac_crc32_inserter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X13Y79         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.151     0.976    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.021 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.021    liteethmacgap_state_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.260     0.697    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.120     0.817    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X23Y79  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X23Y79  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y79  liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y79  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X23Y79  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X23Y79  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y76  xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y75  xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y76  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y76  xilinxmultiregimpl4_regs1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y75  xilinxmultiregimpl4_regs1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y76  xilinxmultiregimpl4_regs1_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y77  ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y76   ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y78  liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y78  liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y78  liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  xilinxmultiregimpl4_regs1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  xilinxmultiregimpl4_regs1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   ethmac_crc32_inserter_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.840ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 frame_fifo_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.585ns (26.993%)  route 4.287ns (73.007%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.755     1.755    hdmi_in0_pix_clk
    SLICE_X146Y145       FDRE                                         r  frame_fifo_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDRE (Prop_fdre_C_Q)         0.478     2.233 r  frame_fifo_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.209    frame_fifo_graycounter0_q[1]
    SLICE_X145Y146       LUT4 (Prop_lut4_I0_O)        0.296     3.505 r  storage_18_reg_0_i_18/O
                         net (fo=1, routed)           0.491     3.995    storage_18_reg_0_i_18_n_0
    SLICE_X144Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.119 r  storage_18_reg_0_i_17/O
                         net (fo=1, routed)           0.430     4.549    storage_18_reg_0_i_17_n_0
    SLICE_X143Y146       LUT6 (Prop_lut6_I5_O)        0.124     4.673 r  storage_18_reg_0_i_14/O
                         net (fo=2, routed)           0.540     5.213    storage_18_reg_0_i_14_n_0
    SLICE_X142Y146       LUT5 (Prop_lut5_I4_O)        0.124     5.337 r  storage_18_reg_0_i_10/O
                         net (fo=29, routed)          0.874     6.211    frame_fifo_asyncfifo_writable
    SLICE_X147Y144       LUT3 (Prop_lut3_I0_O)        0.118     6.329 r  frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=7, routed)           0.488     6.817    frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X147Y144       LUT5 (Prop_lut5_I0_O)        0.321     7.138 r  frame_fifo_graycounter0_q_binary[9]_i_1/O
                         net (fo=2, routed)           0.489     7.627    frame_fifo_graycounter0_q_next_binary[9]
    SLICE_X147Y144       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.635     8.369    hdmi_in0_pix_clk
    SLICE_X147Y144       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[9]/C
                         clock pessimism              0.095     8.464    
                         clock uncertainty           -0.057     8.408    
    SLICE_X147Y144       FDRE (Setup_fdre_C_D)       -0.275     8.133    frame_fifo_graycounter0_q_binary_reg[9]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 frame_fifo_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.585ns (27.416%)  route 4.196ns (72.584%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.755     1.755    hdmi_in0_pix_clk
    SLICE_X146Y145       FDRE                                         r  frame_fifo_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y145       FDRE (Prop_fdre_C_Q)         0.478     2.233 r  frame_fifo_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.975     3.209    frame_fifo_graycounter0_q[1]
    SLICE_X145Y146       LUT4 (Prop_lut4_I0_O)        0.296     3.505 r  storage_18_reg_0_i_18/O
                         net (fo=1, routed)           0.491     3.995    storage_18_reg_0_i_18_n_0
    SLICE_X144Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.119 r  storage_18_reg_0_i_17/O
                         net (fo=1, routed)           0.430     4.549    storage_18_reg_0_i_17_n_0
    SLICE_X143Y146       LUT6 (Prop_lut6_I5_O)        0.124     4.673 r  storage_18_reg_0_i_14/O
                         net (fo=2, routed)           0.540     5.213    storage_18_reg_0_i_14_n_0
    SLICE_X142Y146       LUT5 (Prop_lut5_I4_O)        0.124     5.337 r  storage_18_reg_0_i_10/O
                         net (fo=29, routed)          0.874     6.211    frame_fifo_asyncfifo_writable
    SLICE_X147Y144       LUT3 (Prop_lut3_I0_O)        0.118     6.329 r  frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=7, routed)           0.488     6.817    frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X147Y144       LUT5 (Prop_lut5_I0_O)        0.321     7.138 r  frame_fifo_graycounter0_q_binary[9]_i_1/O
                         net (fo=2, routed)           0.399     7.537    frame_fifo_graycounter0_q_next_binary[9]
    SLICE_X147Y144       FDRE                                         r  frame_fifo_graycounter0_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.635     8.369    hdmi_in0_pix_clk
    SLICE_X147Y144       FDRE                                         r  frame_fifo_graycounter0_q_reg[9]/C
                         clock pessimism              0.095     8.464    
                         clock uncertainty           -0.057     8.408    
    SLICE_X147Y144       FDRE (Setup_fdre_C_D)       -0.266     8.142    frame_fifo_graycounter0_q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 s7datacapture2_gearbox_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            charsync2_control_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.684ns (29.529%)  route 4.019ns (70.471%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 8.367 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.830     1.830    hdmi_in0_pix_clk
    SLICE_X156Y145       FDRE                                         r  s7datacapture2_gearbox_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y145       FDRE (Prop_fdre_C_Q)         0.456     2.286 r  s7datacapture2_gearbox_o_reg[2]/Q
                         net (fo=12, routed)          1.419     3.705    s7datacapture2_gearbox_o_reg_n_0_[2]
    SLICE_X144Y143       LUT3 (Prop_lut3_I1_O)        0.146     3.851 r  charsync2_control_position[2]_i_7/O
                         net (fo=1, routed)           0.469     4.321    charsync2_control_position[2]_i_7_n_0
    SLICE_X144Y143       LUT5 (Prop_lut5_I1_O)        0.328     4.649 r  charsync2_control_position[2]_i_4/O
                         net (fo=3, routed)           0.653     5.302    charsync2_control_position[2]_i_4_n_0
    SLICE_X144Y144       LUT2 (Prop_lut2_I0_O)        0.150     5.452 r  charsync2_control_position[0]_i_2/O
                         net (fo=2, routed)           0.472     5.924    charsync2_control_position[0]_i_2_n_0
    SLICE_X142Y144       LUT6 (Prop_lut6_I5_O)        0.328     6.252 r  charsync2_control_position[2]_i_2/O
                         net (fo=3, routed)           0.173     6.425    charsync2_control_position[2]_i_2_n_0
    SLICE_X142Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  charsync2_control_position[3]_i_3/O
                         net (fo=2, routed)           0.832     7.381    charsync2_control_position[3]_i_3_n_0
    SLICE_X142Y143       LUT3 (Prop_lut3_I1_O)        0.152     7.533 r  charsync2_control_position[3]_i_1/O
                         net (fo=1, routed)           0.000     7.533    charsync2_control_position[3]_i_1_n_0
    SLICE_X142Y143       FDRE                                         r  charsync2_control_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.633     8.367    hdmi_in0_pix_clk
    SLICE_X142Y143       FDRE                                         r  charsync2_control_position_reg[3]/C
                         clock pessimism              0.080     8.447    
                         clock uncertainty           -0.057     8.391    
    SLICE_X142Y143       FDRE (Setup_fdre_C_D)        0.118     8.509    charsync2_control_position_reg[3]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.478ns (9.444%)  route 4.584ns (90.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=843, routed)         4.584     6.799    hdmi_in0_pix_rst
    SLICE_X147Y146       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.635     8.369    hdmi_in0_pix_clk
    SLICE_X147Y146       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[4]/C
                         clock pessimism              0.080     8.449    
                         clock uncertainty           -0.057     8.393    
    SLICE_X147Y146       FDRE (Setup_fdre_C_R)       -0.600     7.793    frame_fifo_graycounter0_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.478ns (9.444%)  route 4.584ns (90.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=843, routed)         4.584     6.799    hdmi_in0_pix_rst
    SLICE_X147Y146       FDRE                                         r  frame_fifo_graycounter0_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.635     8.369    hdmi_in0_pix_clk
    SLICE_X147Y146       FDRE                                         r  frame_fifo_graycounter0_q_reg[4]/C
                         clock pessimism              0.080     8.449    
                         clock uncertainty           -0.057     8.393    
    SLICE_X147Y146       FDRE (Setup_fdre_C_R)       -0.600     7.793    frame_fifo_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.478ns (9.686%)  route 4.457ns (90.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=843, routed)         4.457     6.672    hdmi_in0_pix_rst
    SLICE_X148Y144       FDRE                                         r  frame_cur_word_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.636     8.370    hdmi_in0_pix_clk
    SLICE_X148Y144       FDRE                                         r  frame_cur_word_reg[12]/C
                         clock pessimism              0.080     8.450    
                         clock uncertainty           -0.057     8.394    
    SLICE_X148Y144       FDRE (Setup_fdre_C_R)       -0.695     7.699    frame_cur_word_reg[12]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.478ns (9.686%)  route 4.457ns (90.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=843, routed)         4.457     6.672    hdmi_in0_pix_rst
    SLICE_X148Y144       FDRE                                         r  frame_cur_word_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.636     8.370    hdmi_in0_pix_clk
    SLICE_X148Y144       FDRE                                         r  frame_cur_word_reg[14]/C
                         clock pessimism              0.080     8.450    
                         clock uncertainty           -0.057     8.394    
    SLICE_X148Y144       FDRE (Setup_fdre_C_R)       -0.695     7.699    frame_cur_word_reg[14]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.478ns (9.686%)  route 4.457ns (90.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=843, routed)         4.457     6.672    hdmi_in0_pix_rst
    SLICE_X148Y144       FDRE                                         r  frame_cur_word_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.636     8.370    hdmi_in0_pix_clk
    SLICE_X148Y144       FDRE                                         r  frame_cur_word_reg[8]/C
                         clock pessimism              0.080     8.450    
                         clock uncertainty           -0.057     8.394    
    SLICE_X148Y144       FDRE (Setup_fdre_C_R)       -0.695     7.699    frame_cur_word_reg[8]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.478ns (9.693%)  route 4.453ns (90.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=843, routed)         4.453     6.669    hdmi_in0_pix_rst
    SLICE_X146Y145       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.635     8.369    hdmi_in0_pix_clk
    SLICE_X146Y145       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[1]/C
                         clock pessimism              0.080     8.449    
                         clock uncertainty           -0.057     8.393    
    SLICE_X146Y145       FDRE (Setup_fdre_C_R)       -0.695     7.698    frame_fifo_graycounter0_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.478ns (9.693%)  route 4.453ns (90.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=843, routed)         4.453     6.669    hdmi_in0_pix_rst
    SLICE_X146Y145       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1111, routed)        1.635     8.369    hdmi_in0_pix_clk
    SLICE_X146Y145       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[2]/C
                         clock pessimism              0.080     8.449    
                         clock uncertainty           -0.057     8.393    
    SLICE_X146Y145       FDRE (Setup_fdre_C_R)       -0.695     7.698    frame_fifo_graycounter0_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  1.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.796%)  route 0.240ns (65.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  frame_cur_word_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.128     0.749 r  frame_cur_word_reg[110]/Q
                         net (fo=1, routed)           0.240     0.988    frame_cur_word[110]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_1/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.935     0.935    hdmi_in0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.701    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     0.944    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 decoding0_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.615     0.615    hdmi_in0_pix_clk
    SLICE_X143Y136       FDRE                                         r  decoding0_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y136       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  decoding0_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.823    storage_15_reg_0_7_18_20/DIA0
    SLICE_X142Y136       RAMD32                                       r  storage_15_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.886     0.886    storage_15_reg_0_7_18_20/WCLK
    SLICE_X142Y136       RAMD32                                       r  storage_15_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.258     0.628    
    SLICE_X142Y136       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.775    storage_15_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 decoding1_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y140       FDRE                                         r  decoding1_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y140       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  decoding1_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.826    storage_16_reg_0_7_18_20/DIA0
    SLICE_X142Y140       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.890     0.890    storage_16_reg_0_7_18_20/WCLK
    SLICE_X142Y140       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y140       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.778    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_yraw_r1_reg[1]_frame_rgb2ycbcr_valid_n2_reg_r/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.212ns (46.568%)  route 0.243ns (53.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.594     0.594    hdmi_in0_pix_clk
    SLICE_X132Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_r1_reg[1]_frame_rgb2ycbcr_valid_n2_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y150       FDRE (Prop_fdre_C_Q)         0.164     0.758 r  frame_rgb2ycbcr_yraw_r1_reg[1]_frame_rgb2ycbcr_valid_n2_reg_r/Q
                         net (fo=1, routed)           0.243     1.001    frame_rgb2ycbcr_yraw_r1_reg[1]_frame_rgb2ycbcr_valid_n2_reg_r_n_0
    SLICE_X132Y149       LUT2 (Prop_lut2_I0_O)        0.048     1.049 r  frame_rgb2ycbcr_yraw_r1_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.049    frame_rgb2ycbcr_yraw_r1_reg_gate__1_n_0
    SLICE_X132Y149       FDRE                                         r  frame_rgb2ycbcr_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.867     0.867    hdmi_in0_pix_clk
    SLICE_X132Y149       FDRE                                         r  frame_rgb2ycbcr_y_reg[1]/C
                         clock pessimism              0.000     0.867    
    SLICE_X132Y149       FDRE (Hold_fdre_C_D)         0.131     0.998    frame_rgb2ycbcr_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_yraw_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_yraw_r0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.790%)  route 0.228ns (58.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X124Y149       FDRE                                         r  frame_rgb2ycbcr_yraw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y149       FDRE (Prop_fdre_C_Q)         0.164     0.759 r  frame_rgb2ycbcr_yraw_reg[8]/Q
                         net (fo=1, routed)           0.228     0.987    frame_rgb2ycbcr_yraw[8]
    SLICE_X125Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_r0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.863     0.863    hdmi_in0_pix_clk
    SLICE_X125Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_r0_reg[8]/C
                         clock pessimism              0.000     0.863    
    SLICE_X125Y150       FDRE (Hold_fdre_C_D)         0.066     0.929    frame_rgb2ycbcr_yraw_r0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_record0_rgb_n_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_record1_rgb_n_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.045%)  route 0.226ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X124Y149       FDRE                                         r  frame_rgb2ycbcr_record0_rgb_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y149       FDRE (Prop_fdre_C_Q)         0.164     0.759 r  frame_rgb2ycbcr_record0_rgb_n_r_reg[7]/Q
                         net (fo=1, routed)           0.226     0.985    frame_rgb2ycbcr_record0_rgb_n_r[7]
    SLICE_X116Y150       FDRE                                         r  frame_rgb2ycbcr_record1_rgb_n_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.863     0.863    hdmi_in0_pix_clk
    SLICE_X116Y150       FDRE                                         r  frame_rgb2ycbcr_record1_rgb_n_r_reg[7]/C
                         clock pessimism              0.000     0.863    
    SLICE_X116Y150       FDRE (Hold_fdre_C_D)         0.059     0.922    frame_rgb2ycbcr_record1_rgb_n_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.164%)  route 0.240ns (61.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X150Y146       FDRE                                         r  frame_cur_word_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y146       FDRE (Prop_fdre_C_Q)         0.148     0.768 r  frame_cur_word_reg[111]/Q
                         net (fo=1, routed)           0.240     1.007    frame_cur_word[111]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.935     0.935    hdmi_in0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.701    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.242     0.943    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.836%)  route 0.243ns (62.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X150Y146       FDRE                                         r  frame_cur_word_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y146       FDRE (Prop_fdre_C_Q)         0.148     0.768 r  frame_cur_word_reg[99]/Q
                         net (fo=1, routed)           0.243     1.011    frame_cur_word[99]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_1/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.935     0.935    hdmi_in0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.701    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.243     0.944    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_yraw_r1_reg[0]_frame_rgb2ycbcr_valid_n2_reg_r/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.349%)  route 0.252ns (54.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.594     0.594    hdmi_in0_pix_clk
    SLICE_X132Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_r1_reg[0]_frame_rgb2ycbcr_valid_n2_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y150       FDRE (Prop_fdre_C_Q)         0.164     0.758 r  frame_rgb2ycbcr_yraw_r1_reg[0]_frame_rgb2ycbcr_valid_n2_reg_r/Q
                         net (fo=1, routed)           0.252     1.010    frame_rgb2ycbcr_yraw_r1_reg[0]_frame_rgb2ycbcr_valid_n2_reg_r_n_0
    SLICE_X132Y149       LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  frame_rgb2ycbcr_yraw_r1_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.055    frame_rgb2ycbcr_yraw_r1_reg_gate__2_n_0
    SLICE_X132Y149       FDRE                                         r  frame_rgb2ycbcr_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.867     0.867    hdmi_in0_pix_clk
    SLICE_X132Y149       FDRE                                         r  frame_rgb2ycbcr_y_reg[0]/C
                         clock pessimism              0.000     0.867    
    SLICE_X132Y149       FDRE (Hold_fdre_C_D)         0.121     0.988    frame_rgb2ycbcr_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.617     0.617    hdmi_in0_pix_clk
    SLICE_X141Y142       FDRE                                         r  chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.281     1.039    storage_16_reg_0_7_6_11/ADDRD1
    SLICE_X142Y141       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1111, routed)        0.890     0.890    storage_16_reg_0_7_6_11/WCLK
    SLICE_X142Y141       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.656    
    SLICE_X142Y141       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.965    storage_16_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y60     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y58     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y28    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y29    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X127Y145  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X127Y145  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X127Y145  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X103Y152  frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y154  frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y154  frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y137  storage_15_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.560ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFG_10/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.784ns (45.626%)  route 3.318ns (54.374%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.244     5.872    storage_24_reg_0_i_16_n_0
    SLICE_X138Y135       LUT3 (Prop_lut3_I0_O)        0.124     5.996 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.377     6.372    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X136Y135       LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.324     6.820    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y135       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.400 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.400    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X139Y138       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.851 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.851    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X139Y138       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X139Y138       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.080     8.382    
                         clock uncertainty           -0.062     8.321    
    SLICE_X139Y138       FDRE (Setup_fdre_C_D)        0.062     8.383    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.781ns (45.600%)  route 3.318ns (54.400%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 8.301 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.244     5.872    storage_24_reg_0_i_16_n_0
    SLICE_X138Y135       LUT3 (Prop_lut3_I0_O)        0.124     5.996 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.377     6.372    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X136Y135       LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.324     6.820    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y135       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.400 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.400    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y137       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.848 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.848    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.567     8.301    hdmi_out0_pix_clk
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.080     8.381    
                         clock uncertainty           -0.062     8.320    
    SLICE_X139Y137       FDRE (Setup_fdre_C_D)        0.062     8.382    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 2.760ns (45.412%)  route 3.318ns (54.588%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 8.301 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.244     5.872    storage_24_reg_0_i_16_n_0
    SLICE_X138Y135       LUT3 (Prop_lut3_I0_O)        0.124     5.996 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.377     6.372    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X136Y135       LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.324     6.820    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y135       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.400 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.400    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y137       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.827 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.827    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.567     8.301    hdmi_out0_pix_clk
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.080     8.381    
                         clock uncertainty           -0.062     8.320    
    SLICE_X139Y137       FDRE (Setup_fdre_C_D)        0.062     8.382    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.629ns (29.243%)  route 3.942ns (70.757%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 8.398 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.739     6.366    storage_24_reg_0_i_16_n_0
    SLICE_X139Y134       LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  storage_24_reg_0_i_12/O
                         net (fo=2, routed)           0.830     7.320    hdmi_out0_dram_port_litedramport1_rdata_valid
    RAMB36_X7Y25         RAMB36E1                                     r  storage_24_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.664     8.398    hdmi_out0_pix_clk
    RAMB36_X7Y25         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.096     8.494    
                         clock uncertainty           -0.062     8.432    
    RAMB36_X7Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.900    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.753ns (31.642%)  route 3.787ns (68.358%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 8.404 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.292     5.364    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y136       LUT5 (Prop_lut5_I2_O)        0.124     5.488 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.339     5.827    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X138Y138       LUT6 (Prop_lut6_I3_O)        0.124     5.951 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.365     6.315    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X139Y139       LUT3 (Prop_lut3_I1_O)        0.124     6.439 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.850     7.289    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X7Y28         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.670     8.404    hdmi_out0_pix_clk
    RAMB36_X7Y28         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.096     8.500    
                         clock uncertainty           -0.062     8.438    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.872    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.753ns (31.683%)  route 3.780ns (68.317%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 8.404 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.292     5.364    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y136       LUT5 (Prop_lut5_I2_O)        0.124     5.488 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.339     5.827    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X138Y138       LUT6 (Prop_lut6_I3_O)        0.124     5.951 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.360     6.311    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X139Y140       LUT5 (Prop_lut5_I3_O)        0.124     6.435 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.848     7.282    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y28         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.670     8.404    hdmi_out0_pix_clk
    RAMB36_X7Y28         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.096     8.500    
                         clock uncertainty           -0.062     8.438    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.872    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 1.629ns (29.394%)  route 3.913ns (70.606%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 8.403 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.739     6.366    storage_24_reg_0_i_16_n_0
    SLICE_X139Y134       LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  storage_24_reg_0_i_12/O
                         net (fo=2, routed)           0.801     7.291    hdmi_out0_dram_port_litedramport1_rdata_valid
    RAMB36_X7Y26         RAMB36E1                                     r  storage_24_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.669     8.403    hdmi_out0_pix_clk
    RAMB36_X7Y26         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism              0.096     8.499    
                         clock uncertainty           -0.062     8.437    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.905    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 2.686ns (44.739%)  route 3.318ns (55.261%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 8.301 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.244     5.872    storage_24_reg_0_i_16_n_0
    SLICE_X138Y135       LUT3 (Prop_lut3_I0_O)        0.124     5.996 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.377     6.372    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X136Y135       LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.324     6.820    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y135       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.400 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.400    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.753 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.753    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.567     8.301    hdmi_out0_pix_clk
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.080     8.381    
                         clock uncertainty           -0.062     8.320    
    SLICE_X139Y137       FDRE (Setup_fdre_C_D)        0.062     8.382    hdmi_out0_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 2.670ns (44.591%)  route 3.318ns (55.409%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 8.301 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.244     5.872    storage_24_reg_0_i_16_n_0
    SLICE_X138Y135       LUT3 (Prop_lut3_I0_O)        0.124     5.996 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.377     6.372    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X136Y135       LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.324     6.820    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y135       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.400 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.400    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.737 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.737    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_7
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.567     8.301    hdmi_out0_pix_clk
    SLICE_X139Y137       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/C
                         clock pessimism              0.080     8.381    
                         clock uncertainty           -0.062     8.320    
    SLICE_X139Y137       FDRE (Setup_fdre_C_D)        0.062     8.382    hdmi_out0_core_dmareader_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.667ns (44.563%)  route 3.318ns (55.437%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 8.300 - 6.734 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         1.749     1.749    hdmi_out0_pix_clk
    SLICE_X140Y135       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y135       FDRE (Prop_fdre_C_Q)         0.478     2.227 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.839     3.066    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y136       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.390 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.642     4.032    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X138Y135       LUT4 (Prop_lut4_I2_O)        0.331     4.363 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.299     4.663    storage_21_reg_0_i_86_n_0
    SLICE_X138Y136       LUT5 (Prop_lut5_I4_O)        0.124     4.787 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.161     4.948    storage_21_reg_0_i_85_n_0
    SLICE_X138Y136       LUT6 (Prop_lut6_I5_O)        0.124     5.072 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.432     5.504    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.124     5.628 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.244     5.872    storage_24_reg_0_i_16_n_0
    SLICE_X138Y135       LUT3 (Prop_lut3_I0_O)        0.124     5.996 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.377     6.372    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X136Y135       LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.324     6.820    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y135       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.400 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.400    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.734    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_6
    SLICE_X139Y136       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=857, routed)         1.566     8.300    hdmi_out0_pix_clk
    SLICE_X139Y136       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
                         clock pessimism              0.080     8.380    
                         clock uncertainty           -0.062     8.319    
    SLICE_X139Y136       FDRE (Setup_fdre_C_D)        0.062     8.381    hdmi_out0_core_dmareader_fifo_level0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  0.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.970    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X150Y130       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.935    storage_27_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.128     0.740 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.963    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.880    storage_27_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X151Y130       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.128     0.740 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.963    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=857, routed)         0.882     0.882    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y130       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X150Y130       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.880    storage_27_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y26    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y25    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y27    storage_21_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y28    storage_21_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y26    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y25    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y128  storage_20_reg_0_3_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_25_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_25_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y129  storage_20_reg_0_3_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.861ns (42.064%)  route 2.563ns (57.936%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.449 r  ISERDESE2_20/Q3
                         net (fo=14, routed)          1.250     2.699    s7datacapture2_serdes_m_q[5]
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.823 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.432     3.256    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y146       LUT5 (Prop_lut5_I4_O)        0.124     3.380 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.881     4.260    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X162Y145       LUT4 (Prop_lut4_I2_O)        0.124     4.384 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.384    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.897 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.897    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.220 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.220    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.109     6.203    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.777ns (40.943%)  route 2.563ns (59.057%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.449 r  ISERDESE2_20/Q3
                         net (fo=14, routed)          1.250     2.699    s7datacapture2_serdes_m_q[5]
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.823 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.432     3.256    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y146       LUT5 (Prop_lut5_I4_O)        0.124     3.380 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.881     4.260    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X162Y145       LUT4 (Prop_lut4_I2_O)        0.124     4.384 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.384    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.897 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.897    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.136 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.136    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X162Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X162Y146       FDSE (Setup_fdse_C_D)        0.109     6.203    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.891ns (44.177%)  route 2.389ns (55.823%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.448 r  ISERDESE2_18/Q6
                         net (fo=13, routed)          1.236     2.684    s7datacapture1_serdes_m_q[2]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124     2.808 f  s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.241    s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I4_O)        0.124     3.365 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.720     4.085    s7datacapture1_lateness[4]_i_7_n_0
    SLICE_X161Y139       LUT3 (Prop_lut3_I1_O)        0.124     4.209 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.209    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X161Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.741 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.741    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X161Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.075 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.075    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X161Y140       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X161Y140       FDRE (Setup_fdre_C_D)        0.062     6.154    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.718ns (19.711%)  route 2.925ns (80.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.845     0.845    pix1p25x_clk
    SLICE_X155Y125       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y125       FDPE (Prop_fdpe_C_Q)         0.419     1.264 r  FDPE_13/Q
                         net (fo=34, routed)          2.386     3.650    pix1p25x_rst
    SLICE_X163Y145       LUT3 (Prop_lut3_I0_O)        0.299     3.949 r  s7datacapture2_lateness[7]_i_1/O
                         net (fo=8, routed)           0.539     4.488    s7datacapture2_lateness[7]_i_1_n_0
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X162Y146       FDRE (Setup_fdre_C_R)       -0.524     5.570    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.718ns (19.711%)  route 2.925ns (80.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.845     0.845    pix1p25x_clk
    SLICE_X155Y125       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y125       FDPE (Prop_fdpe_C_Q)         0.419     1.264 r  FDPE_13/Q
                         net (fo=34, routed)          2.386     3.650    pix1p25x_rst
    SLICE_X163Y145       LUT3 (Prop_lut3_I0_O)        0.299     3.949 r  s7datacapture2_lateness[7]_i_1/O
                         net (fo=8, routed)           0.539     4.488    s7datacapture2_lateness[7]_i_1_n_0
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X162Y146       FDRE (Setup_fdre_C_R)       -0.524     5.570    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.718ns (19.711%)  route 2.925ns (80.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.845     0.845    pix1p25x_clk
    SLICE_X155Y125       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y125       FDPE (Prop_fdpe_C_Q)         0.419     1.264 r  FDPE_13/Q
                         net (fo=34, routed)          2.386     3.650    pix1p25x_rst
    SLICE_X163Y145       LUT3 (Prop_lut3_I0_O)        0.299     3.949 r  s7datacapture2_lateness[7]_i_1/O
                         net (fo=8, routed)           0.539     4.488    s7datacapture2_lateness[7]_i_1_n_0
    SLICE_X162Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X162Y146       FDSE (Setup_fdse_C_S)       -0.524     5.570    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.757ns (40.669%)  route 2.563ns (59.331%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.449 r  ISERDESE2_20/Q3
                         net (fo=14, routed)          1.250     2.699    s7datacapture2_serdes_m_q[5]
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.823 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.432     3.256    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y146       LUT5 (Prop_lut5_I4_O)        0.124     3.380 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.881     4.260    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X162Y145       LUT4 (Prop_lut4_I2_O)        0.124     4.384 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.384    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.897 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.897    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.116 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.116    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.109     6.203    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.025ns (25.820%)  route 2.945ns (74.180%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.448 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.378     2.826    s7datacapture1_serdes_m_q[1]
    SLICE_X161Y141       LUT6 (Prop_lut6_I0_O)        0.124     2.950 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.433     3.383    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.621     4.128    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.513     4.765    s7datacapture1_lateness
    SLICE_X161Y140       FDRE                                         r  s7datacapture1_lateness_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X161Y140       FDRE (Setup_fdre_C_CE)      -0.205     5.887    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.025ns (25.820%)  route 2.945ns (74.180%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.448 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.378     2.826    s7datacapture1_serdes_m_q[1]
    SLICE_X161Y141       LUT6 (Prop_lut6_I0_O)        0.124     2.950 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.433     3.383    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.621     4.128    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.513     4.765    s7datacapture1_lateness
    SLICE_X161Y140       FDRE                                         r  s7datacapture1_lateness_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X161Y140       FDRE (Setup_fdre_C_CE)      -0.205     5.887    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.025ns (25.820%)  route 2.945ns (74.180%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.448 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.378     2.826    s7datacapture1_serdes_m_q[1]
    SLICE_X161Y141       LUT6 (Prop_lut6_I0_O)        0.124     2.950 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.433     3.383    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.621     4.128    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.513     4.765    s7datacapture1_lateness
    SLICE_X161Y140       FDSE                                         r  s7datacapture1_lateness_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X161Y140       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X161Y140       FDSE (Setup_fdse_C_CE)      -0.205     5.887    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.309ns
    Source Clock Delay      (SCD):    0.274ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.274     0.274    pix1p25x_clk
    SLICE_X155Y125       FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y125       FDPE (Prop_fdpe_C_Q)         0.141     0.415 r  FDPE_12/Q
                         net (fo=1, routed)           0.056     0.471    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X155Y125       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.309     0.309    pix1p25x_clk
    SLICE_X155Y125       FDPE                                         r  FDPE_13/C
                         clock pessimism             -0.035     0.274    
    SLICE_X155Y125       FDPE (Hold_fdpe_C_D)         0.075     0.349    FDPE_13
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.251     0.251    pix1p25x_clk
    SLICE_X161Y126       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.141     0.392 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.448    xilinxmultiregimpl12_regs0
    SLICE_X161Y126       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.284     0.284    pix1p25x_clk
    SLICE_X161Y126       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.033     0.251    
    SLICE_X161Y126       FDRE (Hold_fdre_C_D)         0.075     0.326    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl24_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl24_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.261ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.261     0.261    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl24_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141     0.402 r  xilinxmultiregimpl24_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.458    xilinxmultiregimpl24_regs0
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.297     0.297    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/C
                         clock pessimism             -0.036     0.261    
    SLICE_X163Y139       FDRE (Hold_fdre_C_D)         0.075     0.336    xilinxmultiregimpl24_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl27_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl27_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.324ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X151Y139       FDRE                                         r  xilinxmultiregimpl27_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y139       FDRE (Prop_fdre_C_Q)         0.141     0.428 r  xilinxmultiregimpl27_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.484    xilinxmultiregimpl27_regs0
    SLICE_X151Y139       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.324     0.324    pix1p25x_clk
    SLICE_X151Y139       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/C
                         clock pessimism             -0.037     0.287    
    SLICE_X151Y139       FDRE (Hold_fdre_C_D)         0.075     0.362    xilinxmultiregimpl27_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl32_regs0
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X161Y147       FDRE                                         r  xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y147       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl35_regs0
    SLICE_X161Y147       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X161Y147       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X161Y147       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl37_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl37_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.318ns
    Source Clock Delay      (SCD):    0.284ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.284     0.284    pix1p25x_clk
    SLICE_X153Y116       FDRE                                         r  xilinxmultiregimpl37_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y116       FDRE (Prop_fdre_C_Q)         0.141     0.425 r  xilinxmultiregimpl37_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.481    xilinxmultiregimpl37_regs0
    SLICE_X153Y116       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.318     0.318    pix1p25x_clk
    SLICE_X153Y116       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/C
                         clock pessimism             -0.034     0.284    
    SLICE_X153Y116       FDRE (Hold_fdre_C_D)         0.075     0.359    xilinxmultiregimpl37_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl22_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl15_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl15_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.251     0.251    pix1p25x_clk
    SLICE_X161Y126       FDRE                                         r  xilinxmultiregimpl15_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.141     0.392 r  xilinxmultiregimpl15_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.448    xilinxmultiregimpl15_regs0
    SLICE_X161Y126       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.284     0.284    pix1p25x_clk
    SLICE_X161Y126       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/C
                         clock pessimism             -0.033     0.251    
    SLICE_X161Y126       FDRE (Hold_fdre_C_D)         0.071     0.322    xilinxmultiregimpl15_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl23_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.071     0.333    xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR_1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X155Y125  FDPE_12/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X155Y125  FDPE_13/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y127  s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y127  s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y137  s7datacapture0_gearbox_storage_reg[32]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y137  s7datacapture0_gearbox_storage_reg[33]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y137  s7datacapture0_gearbox_storage_reg[34]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y137  s7datacapture0_gearbox_storage_reg[35]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y137  s7datacapture0_gearbox_storage_reg[36]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y137  s7datacapture0_gearbox_storage_reg[37]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y132  s7datacapture0_mdata_d_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y132  s7datacapture0_mdata_d_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y132  s7datacapture0_mdata_d_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y132  s7datacapture0_mdata_d_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y132  s7datacapture0_mdata_d_reg[4]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y132  s7datacapture0_mdata_d_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 0.456ns (4.803%)  route 9.038ns (95.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.688     1.688    sys_clk
    SLICE_X122Y104       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y104       FDRE (Prop_fdre_C_Q)         0.456     2.144 r  videosoc_videosoc_interface_dat_w_reg[0]/Q
                         net (fo=123, routed)         9.038    11.182    videosoc_videosoc_interface_dat_w_reg_n_0_[0]
    SLICE_X138Y155       FDRE                                         r  videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.561    11.561    sys_clk
    SLICE_X138Y155       FDRE                                         r  videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[0]/C
                         clock pessimism              0.000    11.561    
                         clock uncertainty           -0.057    11.504    
    SLICE_X138Y155       FDRE (Setup_fdre_C_D)       -0.067    11.437    videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 videosoc_controllerinjector_bankmachine6_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_bankmachine7_consume_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 3.113ns (32.533%)  route 6.456ns (67.467%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.685     1.685    sys_clk
    SLICE_X117Y140       FDRE                                         r  videosoc_controllerinjector_bankmachine6_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y140       FDRE (Prop_fdre_C_Q)         0.419     2.104 r  videosoc_controllerinjector_bankmachine6_consume_reg[2]/Q
                         net (fo=25, routed)          0.901     3.005    storage_8_reg_0_7_6_11/ADDRB2
    SLICE_X116Y139       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.327 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.108     4.435    p_0_in4_in[0]
    SLICE_X117Y141       LUT6 (Prop_lut6_I1_O)        0.348     4.783 r  bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000     4.783    bankmachine6_state[2]_i_15_n_0
    SLICE_X117Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.315 r  bankmachine6_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.315    bankmachine6_state_reg[2]_i_10_n_0
    SLICE_X117Y142       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.586 f  bankmachine6_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.536     6.122    videosoc_controllerinjector_bankmachine6_hit
    SLICE_X115Y143       LUT6 (Prop_lut6_I0_O)        0.373     6.495 r  videosoc_controllerinjector_bankmachine1_consume[2]_i_16/O
                         net (fo=1, routed)           0.495     6.990    videosoc_controllerinjector_bankmachine1_consume[2]_i_16_n_0
    SLICE_X114Y143       LUT6 (Prop_lut6_I3_O)        0.124     7.114 r  videosoc_controllerinjector_bankmachine1_consume[2]_i_9/O
                         net (fo=6, routed)           0.624     7.738    videosoc_controllerinjector_bankmachine1_consume[2]_i_9_n_0
    SLICE_X112Y143       LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  videosoc_controllerinjector_bankmachine1_consume[2]_i_4/O
                         net (fo=9, routed)           0.716     8.578    videosoc_controllerinjector_bankmachine1_consume[2]_i_4_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.702 f  videosoc_controllerinjector_bankmachine1_consume[2]_i_3/O
                         net (fo=59, routed)          1.276     9.978    videosoc_controllerinjector_bankmachine1_consume[2]_i_3_n_0
    SLICE_X111Y133       LUT4 (Prop_lut4_I3_O)        0.150    10.128 r  videosoc_controllerinjector_bankmachine7_consume[2]_i_2/O
                         net (fo=3, routed)           0.800    10.928    videosoc_controllerinjector_bankmachine7_do_read
    SLICE_X117Y134       LUT3 (Prop_lut3_I1_O)        0.326    11.254 r  videosoc_controllerinjector_bankmachine7_consume[1]_i_1/O
                         net (fo=1, routed)           0.000    11.254    videosoc_controllerinjector_bankmachine7_consume[1]_i_1_n_0
    SLICE_X117Y134       FDRE                                         r  videosoc_controllerinjector_bankmachine7_consume_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.561    11.561    sys_clk
    SLICE_X117Y134       FDRE                                         r  videosoc_controllerinjector_bankmachine7_consume_reg[1]/C
                         clock pessimism              0.095    11.656    
                         clock uncertainty           -0.057    11.600    
    SLICE_X117Y134       FDRE (Setup_fdre_C_D)        0.029    11.629    videosoc_controllerinjector_bankmachine7_consume_reg[1]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 videosoc_controllerinjector_bankmachine6_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_bankmachine7_consume_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 3.139ns (32.716%)  route 6.456ns (67.284%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.685     1.685    sys_clk
    SLICE_X117Y140       FDRE                                         r  videosoc_controllerinjector_bankmachine6_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y140       FDRE (Prop_fdre_C_Q)         0.419     2.104 r  videosoc_controllerinjector_bankmachine6_consume_reg[2]/Q
                         net (fo=25, routed)          0.901     3.005    storage_8_reg_0_7_6_11/ADDRB2
    SLICE_X116Y139       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.327 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.108     4.435    p_0_in4_in[0]
    SLICE_X117Y141       LUT6 (Prop_lut6_I1_O)        0.348     4.783 r  bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000     4.783    bankmachine6_state[2]_i_15_n_0
    SLICE_X117Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.315 r  bankmachine6_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.315    bankmachine6_state_reg[2]_i_10_n_0
    SLICE_X117Y142       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.586 f  bankmachine6_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.536     6.122    videosoc_controllerinjector_bankmachine6_hit
    SLICE_X115Y143       LUT6 (Prop_lut6_I0_O)        0.373     6.495 r  videosoc_controllerinjector_bankmachine1_consume[2]_i_16/O
                         net (fo=1, routed)           0.495     6.990    videosoc_controllerinjector_bankmachine1_consume[2]_i_16_n_0
    SLICE_X114Y143       LUT6 (Prop_lut6_I3_O)        0.124     7.114 r  videosoc_controllerinjector_bankmachine1_consume[2]_i_9/O
                         net (fo=6, routed)           0.624     7.738    videosoc_controllerinjector_bankmachine1_consume[2]_i_9_n_0
    SLICE_X112Y143       LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  videosoc_controllerinjector_bankmachine1_consume[2]_i_4/O
                         net (fo=9, routed)           0.716     8.578    videosoc_controllerinjector_bankmachine1_consume[2]_i_4_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.702 f  videosoc_controllerinjector_bankmachine1_consume[2]_i_3/O
                         net (fo=59, routed)          1.276     9.978    videosoc_controllerinjector_bankmachine1_consume[2]_i_3_n_0
    SLICE_X111Y133       LUT4 (Prop_lut4_I3_O)        0.150    10.128 r  videosoc_controllerinjector_bankmachine7_consume[2]_i_2/O
                         net (fo=3, routed)           0.800    10.928    videosoc_controllerinjector_bankmachine7_do_read
    SLICE_X117Y134       LUT4 (Prop_lut4_I2_O)        0.352    11.280 r  videosoc_controllerinjector_bankmachine7_consume[2]_i_1/O
                         net (fo=1, routed)           0.000    11.280    videosoc_controllerinjector_bankmachine7_consume[2]_i_1_n_0
    SLICE_X117Y134       FDRE                                         r  videosoc_controllerinjector_bankmachine7_consume_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.561    11.561    sys_clk
    SLICE_X117Y134       FDRE                                         r  videosoc_controllerinjector_bankmachine7_consume_reg[2]/C
                         clock pessimism              0.095    11.656    
                         clock uncertainty           -0.057    11.600    
    SLICE_X117Y134       FDRE (Setup_fdre_C_D)        0.075    11.675    videosoc_controllerinjector_bankmachine7_consume_reg[2]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 videosoc_bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache_refill_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.693ns (40.044%)  route 5.529ns (59.956%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.654     1.654    sys_clk
    SLICE_X88Y115        FDRE                                         r  videosoc_bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.518     2.172 r  videosoc_bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.597     2.770    videosoc_bridge_word_counter[1]
    SLICE_X88Y117        LUT2 (Prop_lut2_I1_O)        0.124     2.894 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     2.894    tag_mem_reg_i_42_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.427 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.427    tag_mem_reg_i_33_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.544    tag_mem_reg_i_32_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.661 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.661    tag_mem_reg_i_31_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.778 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.778    tag_mem_reg_i_37_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.895    tag_mem_reg_i_36_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.012 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.012    tag_mem_reg_i_35_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.251 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.462     4.712    lm32_cpu/load_store_unit/videosoc_bridge_wishbone_adr[26]
    SLICE_X90Y121        LUT5 (Prop_lut5_I0_O)        0.301     5.013 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=15, routed)          0.975     5.988    lm32_cpu/load_store_unit/tag_mem_reg_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I3_O)        0.124     6.112 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.112    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.662 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.996     7.658    lm32_cpu/load_store_unit/videosoc_interface0_wb_sdram_ack0
    SLICE_X91Y124        LUT4 (Prop_lut4_I1_O)        0.150     7.808 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_8/O
                         net (fo=1, routed)           0.699     8.507    lm32_cpu/load_store_unit/icache_refill_data[31]_i_8_n_0
    SLICE_X91Y119        LUT6 (Prop_lut6_I0_O)        0.326     8.833 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.448     9.281    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X91Y118        LUT4 (Prop_lut4_I0_O)        0.124     9.405 r  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.970    10.375    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.119    10.494 r  lm32_cpu/load_store_unit/dcache/dcache_refill_ready_i_1/O
                         net (fo=1, routed)           0.383    10.877    lm32_cpu/load_store_unit/dcache_refill_ready
    SLICE_X101Y117       FDRE                                         r  lm32_cpu/load_store_unit/dcache_refill_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.546    11.546    lm32_cpu/load_store_unit/out
    SLICE_X101Y117       FDRE                                         r  lm32_cpu/load_store_unit/dcache_refill_ready_reg/C
                         clock pessimism              0.080    11.626    
                         clock uncertainty           -0.057    11.570    
    SLICE_X101Y117       FDRE (Setup_fdre_C_D)       -0.269    11.301    lm32_cpu/load_store_unit/dcache_refill_ready_reg
  -------------------------------------------------------------------
                         required time                         11.301    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_phaseinjector1_wrdata_storage_full_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 0.518ns (5.515%)  route 8.875ns (94.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 11.628 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.667     1.667    sys_clk
    SLICE_X98Y136        FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDRE (Prop_fdre_C_Q)         0.518     2.185 r  videosoc_videosoc_interface_dat_w_reg[4]/Q
                         net (fo=82, routed)          8.875    11.060    p_0_in219_in
    SLICE_X155Y151       FDRE                                         r  videosoc_controllerinjector_phaseinjector1_wrdata_storage_full_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.628    11.628    sys_clk
    SLICE_X155Y151       FDRE                                         r  videosoc_controllerinjector_phaseinjector1_wrdata_storage_full_reg[12]/C
                         clock pessimism              0.000    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X155Y151       FDRE (Setup_fdre_C_D)       -0.081    11.490    videosoc_controllerinjector_phaseinjector1_wrdata_storage_full_reg[12]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 0.419ns (4.764%)  route 8.375ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.833     1.833    sys_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3221, routed)        8.375    10.628    sys_rst
    SLICE_X162Y79        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.867    11.867    sys_clk
    SLICE_X162Y79        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[11]/C
                         clock pessimism              0.008    11.875    
                         clock uncertainty           -0.057    11.818    
    SLICE_X162Y79        FDRE (Setup_fdre_C_R)       -0.699    11.119    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[11]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 0.419ns (4.764%)  route 8.375ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.833     1.833    sys_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3221, routed)        8.375    10.628    sys_rst
    SLICE_X162Y79        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.867    11.867    sys_clk
    SLICE_X162Y79        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[13]/C
                         clock pessimism              0.008    11.875    
                         clock uncertainty           -0.057    11.818    
    SLICE_X162Y79        FDRE (Setup_fdre_C_R)       -0.699    11.119    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[13]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 0.419ns (4.764%)  route 8.375ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.833     1.833    sys_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3221, routed)        8.375    10.628    sys_rst
    SLICE_X162Y79        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.867    11.867    sys_clk
    SLICE_X162Y79        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[8]/C
                         clock pessimism              0.008    11.875    
                         clock uncertainty           -0.057    11.818    
    SLICE_X162Y79        FDRE (Setup_fdre_C_R)       -0.699    11.119    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[8]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_uart_phy_source_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.419ns (4.842%)  route 8.234ns (95.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.833     1.833    sys_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3221, routed)        8.234    10.487    sys_rst
    SLICE_X127Y115       FDRE                                         r  videosoc_uart_phy_source_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.563    11.563    sys_clk
    SLICE_X127Y115       FDRE                                         r  videosoc_uart_phy_source_valid_reg/C
                         clock pessimism              0.080    11.643    
                         clock uncertainty           -0.057    11.587    
    SLICE_X127Y115       FDRE (Setup_fdre_C_R)       -0.604    10.983    videosoc_uart_phy_source_valid_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/restart_address_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 0.419ns (4.898%)  route 8.136ns (95.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        1.833     1.833    sys_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3221, routed)        8.136    10.389    lm32_cpu/instruction_unit/sys_rst
    SLICE_X116Y113       FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5115, routed)        1.562    11.562    lm32_cpu/instruction_unit/out
    SLICE_X116Y113       FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[24]/C
                         clock pessimism              0.080    11.642    
                         clock uncertainty           -0.057    11.586    
    SLICE_X116Y113       FDRE (Setup_fdre_C_R)       -0.699    10.887    lm32_cpu/instruction_unit/restart_address_reg[24]
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  0.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.587     0.587    sys_clk
    SLICE_X129Y118       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y118       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y118       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y118       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X128Y118       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.910    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_out0_core_initiator_csrstorage2_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_23_reg_0_1_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.620     0.620    sys_clk
    SLICE_X155Y109       FDRE                                         r  hdmi_out0_core_initiator_csrstorage2_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y109       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  hdmi_out0_core_initiator_csrstorage2_storage_full_reg[0]/Q
                         net (fo=2, routed)           0.068     0.829    storage_23_reg_0_1_24_29/DIA0
    SLICE_X154Y109       RAMD32                                       r  storage_23_reg_0_1_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.892     0.892    storage_23_reg_0_1_24_29/WCLK
    SLICE_X154Y109       RAMD32                                       r  storage_23_reg_0_1_24_29/RAMA/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X154Y109       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.780    storage_23_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.299%)  route 0.288ns (63.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.572     0.572    lm32_cpu/load_store_unit/dcache/out
    SLICE_X98Y120        FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDRE (Prop_fdre_C_Q)         0.164     0.736 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[25]/Q
                         net (fo=2, routed)           0.288     1.023    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[21]
    RAMB18_X6Y48         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5115, routed)        0.886     0.886    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X6Y48         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.652    
    RAMB18_X6Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     0.948    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y47      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y48      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y40     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y40     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23     memdat_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y122   lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y122   lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y122   lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y122   lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y122   lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y122   lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.312 (r) | FAST    |     3.458 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     2.098 (r) | SLOW    |    -0.283 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     5.355 (r) | SLOW    |    -2.198 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     2.230 (r) | SLOW    |    -0.191 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.605 (r) | SLOW    |    -0.020 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     6.178 (r) | SLOW    |    -2.427 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.857 (r) | SLOW    |    -1.392 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    10.436 (r) | SLOW    |    -2.739 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                        |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      7.401 (r) | SLOW    |      1.879 (r) | FAST    |                        |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.614 (r) | SLOW    |      1.544 (r) | FAST    |                        |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      7.256 (r) | SLOW    |      1.795 (r) | FAST    |                        |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      7.543 (r) | SLOW    |      1.954 (r) | FAST    |                        |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.554 (r) | SLOW    |      1.969 (r) | FAST    |                        |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.923 (r) | SLOW    |      1.644 (r) | FAST    |                        |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      7.412 (r) | SLOW    |      1.893 (r) | FAST    |                        |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      7.107 (r) | SLOW    |      1.737 (r) | FAST    |                        |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.469 (r) | SLOW    |      1.920 (r) | FAST    |                        |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.080 (r) | SLOW    |      2.211 (r) | FAST    |                        |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.461 (r) | SLOW    |      1.902 (r) | FAST    |                        |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.765 (r) | SLOW    |      2.057 (r) | FAST    |                        |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.392 (r) | SLOW    |      2.338 (r) | FAST    |                        |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.243 (r) | SLOW    |      2.298 (r) | FAST    |                        |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      8.077 (r) | SLOW    |      2.186 (r) | FAST    |                        |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.383 (r) | SLOW    |      2.344 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      7.259 (r) | SLOW    |      1.801 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      8.067 (r) | SLOW    |      2.160 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      7.260 (r) | SLOW    |      1.804 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      8.068 (r) | SLOW    |      2.158 (r) | FAST    |                        |
sys_clk             | eth_mdc          | FDRE           | -     |     11.867 (r) | SLOW    |      4.572 (r) | FAST    |                        |
sys_clk             | eth_mdio         | FDRE           | -     |     11.073 (r) | SLOW    |      3.709 (r) | FAST    |                        |
sys_clk             | eth_rst_n        | FDRE           | -     |     10.867 (r) | SLOW    |      3.005 (r) | FAST    |                        |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     11.327 (r) | SLOW    |      4.176 (r) | FAST    |                        |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.669 (r) | SLOW    |      2.578 (r) | FAST    |                        |
sys_clk             | oled_dc          | FDRE           | -     |     12.245 (r) | SLOW    |      4.596 (r) | FAST    |                        |
sys_clk             | oled_res         | FDRE           | -     |     10.830 (r) | SLOW    |      3.811 (r) | FAST    |                        |
sys_clk             | oled_sclk        | FDRE           | -     |     10.435 (r) | SLOW    |      3.597 (r) | FAST    |                        |
sys_clk             | oled_sdin        | FDRE           | -     |     10.326 (r) | SLOW    |      3.533 (r) | FAST    |                        |
sys_clk             | oled_vbat        | FDRE           | -     |     12.369 (r) | SLOW    |      4.650 (r) | FAST    |                        |
sys_clk             | oled_vdd         | FDRE           | -     |     12.384 (r) | SLOW    |      4.632 (r) | FAST    |                        |
sys_clk             | serial_tx        | FDSE           | -     |     10.266 (r) | SLOW    |      3.631 (r) | FAST    |                        |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     13.140 (r) | SLOW    |      4.016 (r) | FAST    |                        |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.334 (r) | SLOW    |      4.032 (r) | FAST    |                        |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.277 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.589 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.136 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.378 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         6.745 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.229 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         2.978 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         2.353 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.764 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.202 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         3.051 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         4.970 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.405 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.781 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.935 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.691 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.397 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         4.875 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         2.840 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.745 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.777 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.401 (r) | SLOW    |   1.879 (r) | FAST    |    0.786 |
ddram_dq[1]        |   6.614 (r) | SLOW    |   1.544 (r) | FAST    |    0.000 |
ddram_dq[2]        |   7.256 (r) | SLOW    |   1.795 (r) | FAST    |    0.642 |
ddram_dq[3]        |   7.543 (r) | SLOW    |   1.954 (r) | FAST    |    0.928 |
ddram_dq[4]        |   7.554 (r) | SLOW    |   1.969 (r) | FAST    |    0.940 |
ddram_dq[5]        |   6.923 (r) | SLOW    |   1.644 (r) | FAST    |    0.308 |
ddram_dq[6]        |   7.412 (r) | SLOW    |   1.893 (r) | FAST    |    0.798 |
ddram_dq[7]        |   7.107 (r) | SLOW    |   1.737 (r) | FAST    |    0.493 |
ddram_dq[8]        |   7.469 (r) | SLOW    |   1.920 (r) | FAST    |    0.855 |
ddram_dq[9]        |   8.080 (r) | SLOW    |   2.211 (r) | FAST    |    1.466 |
ddram_dq[10]       |   7.461 (r) | SLOW    |   1.902 (r) | FAST    |    0.847 |
ddram_dq[11]       |   7.765 (r) | SLOW    |   2.057 (r) | FAST    |    1.150 |
ddram_dq[12]       |   8.392 (r) | SLOW    |   2.338 (r) | FAST    |    1.777 |
ddram_dq[13]       |   8.243 (r) | SLOW    |   2.298 (r) | FAST    |    1.628 |
ddram_dq[14]       |   8.077 (r) | SLOW    |   2.186 (r) | FAST    |    1.463 |
ddram_dq[15]       |   8.383 (r) | SLOW    |   2.344 (r) | FAST    |    1.768 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.392 (r) | SLOW    |   1.544 (r) | FAST    |    1.777 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.809 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.259 (r) | SLOW    |   1.801 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.067 (r) | SLOW    |   2.160 (r) | FAST    |    0.808 |
ddram_dqs_p[0]     |   7.260 (r) | SLOW    |   1.804 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.068 (r) | SLOW    |   2.158 (r) | FAST    |    0.809 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.068 (r) | SLOW    |   1.801 (r) | FAST    |    0.809 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




