sys = {
    cores = {
        c = {
            cores = 2;
            type = "Simple";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            caches = 2;
            size = 65536;
        };
        l1i = {
            caches = 2;
            size = 32768;
        };
        l2 = {
            banks = 2;
            size = 2097152;
            children = "l1d|l1i";
        };
    };
};

sim = {
    schedQuantum = 200;
    procStatsFilter = "l1.*|l2.*";
};

process0 = {
    command = "./misc/micro/test_0";
};

