==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-1017] unknown pragma ignored (seq_align_multiple.cpp:75:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.54 seconds. CPU system time: 0.89 seconds. Elapsed time: 6.71 seconds; current allocated memory: 209.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:173:6)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:167:6)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:138:16)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:155:16)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:138:16) in function 'seq_align' completely with a factor of 36 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:155:16) in function 'seq_align' completely with a factor of 36 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:68:12)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:69:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:70:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:71:12)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:114:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:115:16)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy8_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy7_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy6_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy5_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy4_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy3_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy2_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy1_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.16 seconds. CPU system time: 0.65 seconds. Elapsed time: 13.93 seconds; current allocated memory: 222.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 273.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.19 seconds; current allocated memory: 306.723 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (seq_align_multiple.cpp:79) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (seq_align_multiple.cpp:86) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_4' (seq_align_multiple.cpp:93) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_5' (seq_align_multiple.cpp:100) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_6' (seq_align_multiple.cpp:117) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 375.387 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (seq_align_multiple.cpp:78:28) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:85:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:92:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (seq_align_multiple.cpp:129:27) in function 'seq_align'.
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:81:34)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:103:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:119:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:54:12)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:178:31)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:179:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 466.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.36 seconds; current allocated memory: 468.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 468.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 472.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 472.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_93_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 475.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 475.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 475.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 475.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 475.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 475.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'load' operation ('local_reference_V_load_32', seq_align_multiple.cpp:173) on array 'local_reference_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'local_reference_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_3_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_6', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_5_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_10', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_7_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_14', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_13_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_21', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_15_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_23', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 17, loop 'kernel_kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.91675ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel_kernel1' consists of the following:	'load' operation ('local_reference_V_load_16', seq_align_multiple.cpp:173) on array 'local_reference_V' [1696]  (1.3 ns)
	'mux' operation ('local_ref_val.V', seq_align_multiple.cpp:173) [1698]  (0.46 ns)
	'icmp' operation ('icmp_ln1065_16') [1708]  (0.399 ns)
	'select' operation ('select_ln859_49') [1709]  (0 ns)
	'add' operation ('add_ln859_76') [1710]  (0.933 ns)
	'icmp' operation ('icmp_ln1695_67') [1713]  (0.769 ns)
	'select' operation ('select_ln50_16', seq_align_multiple.cpp:50) [1714]  (0.374 ns)
	'select' operation ('select_ln52_16', seq_align_multiple.cpp:52) [1717]  (0.387 ns)
	'store' operation ('dp_matrix_V_addr_8_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_16', seq_align_multiple.cpp:52 on array 'dp_matrix_V' [1718]  (1.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.86 seconds; current allocated memory: 514.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.03 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0 seconds. Elapsed time: 3.01 seconds; current allocated memory: 519.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.23 seconds; current allocated memory: 519.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.82 seconds. CPU system time: 0 seconds. Elapsed time: 5.83 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.41 seconds. CPU system time: 0 seconds. Elapsed time: 17.42 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_100_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_117_6' pipeline 'VITIS_LOOP_117_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_117_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 519.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_2_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 535.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.3 seconds; current allocated memory: 599.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref6' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_align_multiple_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-1017] unknown pragma ignored (seq_align_multiple.cpp:75:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.58 seconds. CPU system time: 0.82 seconds. Elapsed time: 6.54 seconds; current allocated memory: 209.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:173:6)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:167:6)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:138:16)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:155:16)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:138:16) in function 'seq_align' completely with a factor of 36 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:155:16) in function 'seq_align' completely with a factor of 36 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:68:12)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:69:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:70:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:71:12)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:114:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:115:16)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy8_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy7_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy6_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy5_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy4_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy3_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy2_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy1_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.43 seconds. CPU system time: 0.51 seconds. Elapsed time: 13.96 seconds; current allocated memory: 222.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 273.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 306.848 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (seq_align_multiple.cpp:79) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (seq_align_multiple.cpp:86) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_4' (seq_align_multiple.cpp:93) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_5' (seq_align_multiple.cpp:100) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_6' (seq_align_multiple.cpp:117) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:163:12) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:161:14) to (seq_align_multiple.cpp:161:14) in function 'seq_align'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 375.988 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (seq_align_multiple.cpp:78:28) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:85:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:92:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (seq_align_multiple.cpp:129:27) in function 'seq_align'.
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:81:34)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:103:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:119:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:54:12)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:178:31)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:179:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 466.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 468.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 468.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 472.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 472.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_93_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 475.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 475.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 475.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 475.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 475.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'load' operation ('local_reference_V_load_32', seq_align_multiple.cpp:173) on array 'local_reference_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'local_reference_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_3_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_6', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_5_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_10', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_7_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_14', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_13_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_21', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'store' operation ('dp_matrix_V_addr_15_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_23', seq_align_multiple.cpp:52 on array 'dp_matrix_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'dp_matrix_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 17, loop 'kernel_kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.91675ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel_kernel1' consists of the following:	'load' operation ('local_reference_V_load_16', seq_align_multiple.cpp:173) on array 'local_reference_V' [1696]  (1.3 ns)
	'mux' operation ('local_ref_val.V', seq_align_multiple.cpp:173) [1698]  (0.46 ns)
	'icmp' operation ('icmp_ln1065_16') [1708]  (0.399 ns)
	'select' operation ('select_ln859_49') [1709]  (0 ns)
	'add' operation ('add_ln859_76') [1710]  (0.933 ns)
	'icmp' operation ('icmp_ln1695_67') [1713]  (0.769 ns)
	'select' operation ('select_ln50_16', seq_align_multiple.cpp:50) [1714]  (0.374 ns)
	'select' operation ('select_ln52_16', seq_align_multiple.cpp:52) [1717]  (0.387 ns)
	'store' operation ('dp_matrix_V_addr_8_write_ln54', seq_align_multiple.cpp:54) of variable 'select_ln52_16', seq_align_multiple.cpp:52 on array 'dp_matrix_V' [1718]  (1.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.17 seconds; current allocated memory: 514.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.05 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.01 seconds; current allocated memory: 519.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 519.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.9 seconds. CPU system time: 0 seconds. Elapsed time: 5.92 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 17.72 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_100_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_117_6' pipeline 'VITIS_LOOP_117_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_117_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 519.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_2_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 535.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.43 seconds; current allocated memory: 587.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref6' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_align_multiple_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-1017] unknown pragma ignored (seq_align_multiple.cpp:75:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.25 seconds. CPU system time: 0.96 seconds. Elapsed time: 6.43 seconds; current allocated memory: 209.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:173:6)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:167:6)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:138:16)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:155:16)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:138:16) in function 'seq_align' completely with a factor of 36 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:155:16) in function 'seq_align' completely with a factor of 36 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix': Cyclic partitioning with factor 18 on dimension 1. (seq_align_multiple.cpp:68:12)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:69:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:70:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:71:12)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:114:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 18 on dimension 1. (seq_align_multiple.cpp:115:16)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy8_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy7_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy6_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy5_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy4_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy3_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy2_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy1_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.67 seconds. CPU system time: 0.69 seconds. Elapsed time: 17.37 seconds; current allocated memory: 229.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 270.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.08 seconds; current allocated memory: 299.871 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_4' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_5' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_6' (seq_align_multiple.cpp:117) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.45 seconds; current allocated memory: 378.703 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (seq_align_multiple.cpp:78:28) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:85:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:92:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (seq_align_multiple.cpp:129:27) in function 'seq_align'.
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:81:34)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:103:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:119:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:54:12)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:178:31)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:179:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.27 seconds; current allocated memory: 468.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 470.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 470.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 474.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_93_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 477.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 477.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 477.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 477.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 477.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 53, loop 'kernel_kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.04425ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel_kernel1' consists of the following:	'load' operation ('dp_mem_105_load', seq_align_multiple.cpp:143) on local variable 'dp_mem' [840]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:143) [878]  (0.374 ns)
	'add' operation ('add_ln859') [1005]  (0.933 ns)
	'icmp' operation ('icmp_ln1695') [1010]  (0.769 ns)
	'select' operation ('Iy_mem', seq_align_multiple.cpp:43) [1011]  (0.374 ns)
	'icmp' operation ('icmp_ln1695_2') [1017]  (0.769 ns)
	'select' operation ('select_ln1695') [1018]  (0.374 ns)
	'icmp' operation ('icmp_ln1695_3') [1019]  (0.769 ns)
	'select' operation ('select_ln50', seq_align_multiple.cpp:50) [1020]  (0.374 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:52) [1023]  (0.387 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:52) [1034]  (0.46 ns)
	'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:52) [1034]  (0 ns)
	'store' operation ('dp_mem_105_write_ln129', seq_align_multiple.cpp:129) of variable 'zext_ln66_1', seq_align_multiple.cpp:66 on local variable 'dp_mem' [3946]  (0.46 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 25.1 seconds; current allocated memory: 538.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 539.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 539.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 539.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.21 seconds. CPU system time: 0 seconds. Elapsed time: 2.2 seconds; current allocated memory: 539.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.8 seconds. CPU system time: 0 seconds. Elapsed time: 5.81 seconds; current allocated memory: 539.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_5_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 17.4 seconds; current allocated memory: 539.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 539.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 539.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_100_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_117_6' pipeline 'VITIS_LOOP_117_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_117_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 544.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_66ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_66ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_66ns_75_5_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1811_2_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 597.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.56 seconds. CPU system time: 0.13 seconds. Elapsed time: 11.87 seconds; current allocated memory: 673.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk5' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_align_multiple_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-1017] unknown pragma ignored (seq_align_multiple.cpp:75:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.7 seconds. CPU system time: 0.96 seconds. Elapsed time: 6.76 seconds; current allocated memory: 209.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:173:6)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:167:6)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:138:16)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:155:16)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:138:16) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:155:16) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:68:12)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:69:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:70:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:71:12)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:114:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:115:16)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy8_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy7_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy6_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy5_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy4_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy3_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy2_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummy1_out' with compact=bit mode in 10-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'ref1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk8' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk7' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk6' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk5' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk4' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk3' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk2' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 214-241] Aggregating bram variable 'chunk1' with compact=bit mode in 2-bits (seq_align_multiple.cpp:268:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.24 seconds. CPU system time: 0.64 seconds. Elapsed time: 15.98 seconds; current allocated memory: 226.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 262.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 295.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_4' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_5' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_6' (seq_align_multiple.cpp:117) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:66:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:69:12) to (seq_align_multiple.cpp:163:22) in function 'seq_align'... converting 29 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.05 seconds; current allocated memory: 364.090 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (seq_align_multiple.cpp:78:28) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:85:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:92:32) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (seq_align_multiple.cpp:129:27) in function 'seq_align'.
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:81:34)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:103:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:119:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (seq_align_multiple.cpp:54:12)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:178:31)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:179:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.05 seconds; current allocated memory: 453.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 455.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 455.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 458.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 458.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_93_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 461.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 461.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 461.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 461.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 461.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 461.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'kernel_kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.04425ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel_kernel1' consists of the following:	'load' operation ('dp_mem_93_load', seq_align_multiple.cpp:143) on local variable 'dp_mem' [733]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:143) [767]  (0.374 ns)
	'add' operation ('add_ln859') [879]  (0.933 ns)
	'icmp' operation ('icmp_ln1695') [884]  (0.769 ns)
	'select' operation ('Iy_mem', seq_align_multiple.cpp:43) [885]  (0.374 ns)
	'icmp' operation ('icmp_ln1695_2') [891]  (0.769 ns)
	'select' operation ('select_ln1695') [892]  (0.374 ns)
	'icmp' operation ('icmp_ln1695_3') [893]  (0.769 ns)
	'select' operation ('select_ln50', seq_align_multiple.cpp:50) [894]  (0.374 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:52) [897]  (0.387 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:52) [908]  (0.46 ns)
	'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:52) [908]  (0 ns)
	'store' operation ('dp_mem_93_write_ln129', seq_align_multiple.cpp:129) of variable 'zext_ln66', seq_align_multiple.cpp:66 on local variable 'dp_mem' [3045]  (0.46 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.27 seconds; current allocated memory: 498.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.02 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 514.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.08 seconds; current allocated memory: 514.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.45 seconds. CPU system time: 0 seconds. Elapsed time: 5.46 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.12 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_100_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_100_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_117_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_117_6' pipeline 'VITIS_LOOP_117_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_117_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 514.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 539.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.48 seconds; current allocated memory: 597.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/chunk8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/ref5' to 'ap_memory'.
