Analysis & Synthesis report for dzn
Sun Nov 04 20:41:30 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |dzn|dzn_st:u1|now_state
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Nov 04 20:41:30 2018   ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name               ; dzn                                     ;
; Top-level Entity Name       ; dzn                                     ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 150                                     ;
; Total pins                  ; 121                                     ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0 / 1 ( 0 % )                           ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM1270T144C5      ;                    ;
; Top-level entity name                                                      ; dzn                ; dzn                ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+
; ../dzn_lg/dzn_lg.vhd             ; yes             ; User VHDL File  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd ;
; ../dzn_st/dzn_st.vhd             ; yes             ; User VHDL File  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd ;
; dzn.vhd                          ; yes             ; User VHDL File  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd       ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Total logic elements                        ; 150         ;
;     -- Combinational with no register       ; 105         ;
;     -- Register only                        ; 33          ;
;     -- Combinational with a register        ; 12          ;
;                                             ;             ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 51          ;
;     -- 3 input functions                    ; 46          ;
;     -- 2 input functions                    ; 16          ;
;     -- 1 input functions                    ; 4           ;
;     -- 0 input functions                    ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 138         ;
;     -- arithmetic mode                      ; 12          ;
;     -- qfbk mode                            ; 0           ;
;     -- register cascade mode                ; 0           ;
;     -- synchronous clear/load mode          ; 0           ;
;     -- asynchronous clear/load mode         ; 45          ;
;                                             ;             ;
; Total registers                             ; 45          ;
; Total logic cells in carry chains           ; 14          ;
; I/O pins                                    ; 121         ;
; Maximum fan-out node                        ; process_0~0 ;
; Maximum fan-out                             ; 56          ;
; Total fan-out                               ; 661         ;
; Average fan-out                             ; 2.44        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |dzn                       ; 150 (2)     ; 45           ; 0          ; 121  ; 0            ; 105 (2)      ; 33 (0)            ; 12 (0)           ; 14 (0)          ; 0 (0)      ; |dzn                ; work         ;
;    |dzn_lg:u2|             ; 102 (102)   ; 42           ; 0          ; 0    ; 0            ; 60 (60)      ; 33 (33)           ; 9 (9)            ; 14 (14)         ; 0 (0)      ; |dzn|dzn_lg:u2      ; work         ;
;    |dzn_st:u1|             ; 46 (46)     ; 3            ; 0          ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |dzn|dzn_st:u1      ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |dzn|dzn_st:u1|now_state                  ;
+--------------+--------------+--------------+--------------+
; Name         ; now_state.s2 ; now_state.s1 ; now_state.s0 ;
+--------------+--------------+--------------+--------------+
; now_state.s0 ; 0            ; 0            ; 0            ;
; now_state.s1 ; 0            ; 1            ; 1            ;
; now_state.s2 ; 1            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; dzn_lg:u2|max[0]                                   ; comb                ; yes                    ;
; dzn_lg:u2|max[1]                                   ; comb                ; yes                    ;
; dzn_lg:u2|max[2]                                   ; comb                ; yes                    ;
; dzn_lg:u2|max[3]                                   ; comb                ; yes                    ;
; dzn_lg:u2|max[4]                                   ; comb                ; yes                    ;
; dzn_lg:u2|max[5]                                   ; comb                ; yes                    ;
; dzn_lg:u2|max[6]                                   ; comb                ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 45    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 32    ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Nov 04 20:41:28 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dzn -c dzn
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_lg/dzn_lg.vhd
    Info: Found design unit 1: dzn_lg-adzn_lg
    Info: Found entity 1: dzn_lg
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_st/dzn_st.vhd
    Info: Found design unit 1: dzn_st-adzn_st
    Info: Found entity 1: dzn_st
Info: Found 2 design units, including 1 entities, in source file dzn.vhd
    Info: Found design unit 1: dzn-adzn
    Info: Found entity 1: dzn
Info: Elaborating entity "dzn" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at dzn.vhd(124): signal "false" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(125): signal "bu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(128): signal "outarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(129): signal "outarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(130): signal "outarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(131): signal "outarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(139): signal "bu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "dzn_st" for hierarchy "dzn_st:u1"
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(55): signal "isready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(62): signal "arr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(108): signal "sin_col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(109): signal "sin_col1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(110): signal "sin_col2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(111): signal "sin_col3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(117): signal "sin_col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(118): signal "sin_col1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(119): signal "sin_col2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(120): signal "sin_col3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "dzn_lg" for hierarchy "dzn_lg:u2"
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(36): signal "colin0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(37): signal "colin1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(38): signal "colin2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(39): signal "colin3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(42): signal "maxbu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at dzn_lg.vhd(33): inferring latch(es) for signal or variable "max", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "max[0]" at dzn_lg.vhd(33)
Info (10041): Inferred latch for "max[1]" at dzn_lg.vhd(33)
Info (10041): Inferred latch for "max[2]" at dzn_lg.vhd(33)
Info (10041): Inferred latch for "max[3]" at dzn_lg.vhd(33)
Info (10041): Inferred latch for "max[4]" at dzn_lg.vhd(33)
Info (10041): Inferred latch for "max[5]" at dzn_lg.vhd(33)
Info (10041): Inferred latch for "max[6]" at dzn_lg.vhd(33)
Info: Implemented 271 device resources after synthesis - the final resource count might be different
    Info: Implemented 49 input pins
    Info: Implemented 72 output pins
    Info: Implemented 150 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 266 megabytes
    Info: Processing ended: Sun Nov 04 20:41:30 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


