#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55a2747738f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a2747748f0 .scope module, "CPUv010" "CPUv010" 3 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0x55a2747b19a0_0 .net *"_ivl_1", 4 0, L_0x55a2747b2a90;  1 drivers
v0x55a2747b1aa0_0 .net *"_ivl_17", 4 0, L_0x55a2747c3ab0;  1 drivers
v0x55a2747b1b80_0 .net *"_ivl_21", 4 0, L_0x55a2747c3e00;  1 drivers
v0x55a2747b1c70_0 .net *"_ivl_3", 4 0, L_0x55a2747b2b80;  1 drivers
v0x55a2747b1d50_0 .net *"_ivl_4", 4 0, L_0x55a2747b2c20;  1 drivers
v0x55a2747b1e30_0 .net *"_ivl_9", 7 0, L_0x55a2747b2f00;  1 drivers
o0x7f59750e4228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a2747b1f10_0 .net "clk", 0 0, o0x7f59750e4228;  0 drivers
v0x55a2747b2000_0 .net "w_Inst", 31 0, L_0x55a274776290;  1 drivers
v0x55a2747b20c0_0 .net "w_PC", 7 0, v0x55a2747aed00_0;  1 drivers
v0x55a2747b2160_0 .var "w_PCp1", 7 0;
v0x55a2747b2220_0 .net "w_RegDst", 0 0, v0x55a2747b1530_0;  1 drivers
v0x55a2747b22c0_0 .net "w_RegWrite", 0 0, v0x55a2747b15f0_0;  1 drivers
v0x55a2747b23b0_0 .net "w_SrcB", 7 0, L_0x55a2747b2fa0;  1 drivers
v0x55a2747b2450_0 .net "w_ULAControl", 2 0, v0x55a2747b1690_0;  1 drivers
v0x55a2747b2540_0 .net "w_ULAResultWd3", 7 0, v0x55a2747b06f0_0;  1 drivers
v0x55a2747b2630_0 .net "w_ULASrc", 0 0, v0x55a2747b1760_0;  1 drivers
v0x55a2747b26d0_0 .net "w_rd1SrcA", 7 0, L_0x55a2747c36f0;  1 drivers
v0x55a2747b28d0_0 .net "w_rd2", 7 0, L_0x55a2747c39f0;  1 drivers
v0x55a2747b2990_0 .net "w_wa3", 3 0, L_0x55a2747b2de0;  1 drivers
E_0x55a27478d650 .event edge, v0x55a2747ae670_0;
L_0x55a2747b2a90 .part L_0x55a274776290, 16, 5;
L_0x55a2747b2b80 .part L_0x55a274776290, 11, 5;
L_0x55a2747b2c20 .functor MUXZ 5, L_0x55a2747b2b80, L_0x55a2747b2a90, v0x55a2747b1530_0, C4<>;
L_0x55a2747b2de0 .part L_0x55a2747b2c20, 0, 4;
L_0x55a2747b2f00 .part L_0x55a274776290, 0, 8;
L_0x55a2747b2fa0 .functor MUXZ 8, L_0x55a2747b2f00, L_0x55a2747c39f0, v0x55a2747b1760_0, C4<>;
L_0x55a2747c32c0 .part L_0x55a274776290, 26, 6;
L_0x55a2747c3360 .part L_0x55a274776290, 0, 6;
L_0x55a2747c3ab0 .part L_0x55a274776290, 21, 5;
L_0x55a2747c3c60 .part L_0x55a2747c3ab0, 0, 3;
L_0x55a2747c3e00 .part L_0x55a274776290, 16, 5;
L_0x55a2747c3ea0 .part L_0x55a2747c3e00, 0, 3;
L_0x55a2747c4000 .part L_0x55a2747b2de0, 0, 3;
S_0x55a27476d6c0 .scope module, "myInstrMemory" "InstrMemory" 3 32, 4 2 0, S_0x55a2747748f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 32 "RD";
P_0x55a2747917c0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x55a274791800 .param/l "number_of_instructions" 0 4 6, +C4<00000000000000000000000000000101>;
L_0x55a274776290 .functor BUFZ 32, L_0x55a2747c31d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a2747763b0_0 .net "RD", 31 0, L_0x55a274776290;  alias, 1 drivers
v0x55a2747ae590_0 .net *"_ivl_15", 31 0, L_0x55a2747c31d0;  1 drivers
v0x55a2747ae670_0 .net "address", 7 0, v0x55a2747aed00_0;  alias, 1 drivers
L_0x7f597509b018 .functor BUFT 1, C4<00100000000000010000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a2747ae730 .array "machine_code", 0 4;
v0x55a2747ae730_0 .net v0x55a2747ae730 0, 31 0, L_0x7f597509b018; 1 drivers
L_0x7f597509b060 .functor BUFT 1, C4<00100000000000100000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55a2747ae730_1 .net v0x55a2747ae730 1, 31 0, L_0x7f597509b060; 1 drivers
L_0x7f597509b0a8 .functor BUFT 1, C4<00000000001000100001000000100000>, C4<0>, C4<0>, C4<0>;
v0x55a2747ae730_2 .net v0x55a2747ae730 2, 31 0, L_0x7f597509b0a8; 1 drivers
L_0x7f597509b0f0 .functor BUFT 1, C4<00000000001000100001100000100100>, C4<0>, C4<0>, C4<0>;
v0x55a2747ae730_3 .net v0x55a2747ae730 3, 31 0, L_0x7f597509b0f0; 1 drivers
L_0x7f597509b138 .functor BUFT 1, C4<00000000001000100010000000100101>, C4<0>, C4<0>, C4<0>;
v0x55a2747ae730_4 .net v0x55a2747ae730 4, 31 0, L_0x7f597509b138; 1 drivers
L_0x55a2747c31d0 .array/port v0x55a2747ae730, v0x55a2747aed00_0;
S_0x55a2747ae8f0 .scope module, "myPC" "PC" 3 26, 5 1 0, S_0x55a2747748f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "PCin";
    .port_info 2 /OUTPUT 8 "PCout";
P_0x55a2747aead0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
v0x55a2747aec00_0 .net "PCin", 7 0, v0x55a2747b2160_0;  1 drivers
v0x55a2747aed00_0 .var "PCout", 7 0;
v0x55a2747aedf0_0 .net "clk", 0 0, o0x7f59750e4228;  alias, 0 drivers
E_0x55a27478e320 .event posedge, v0x55a2747aedf0_0;
S_0x55a2747aef20 .scope module, "myRegisterFile" "RegisterFile" 3 44, 6 1 0, S_0x55a2747748f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_0x55a2747af130 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
L_0x55a2747c36f0 .functor BUFZ 8, L_0x55a2747c3480, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a2747c39f0 .functor BUFZ 8, L_0x55a2747c37b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55a2747af320_0 .net *"_ivl_0", 7 0, L_0x55a2747c3480;  1 drivers
v0x55a2747af3e0_0 .net *"_ivl_10", 4 0, L_0x55a2747c3850;  1 drivers
L_0x7f597509b1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a2747af4c0_0 .net *"_ivl_13", 1 0, L_0x7f597509b1c8;  1 drivers
v0x55a2747af5b0_0 .net *"_ivl_2", 4 0, L_0x55a2747c3580;  1 drivers
L_0x7f597509b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a2747af690_0 .net *"_ivl_5", 1 0, L_0x7f597509b180;  1 drivers
v0x55a2747af7c0_0 .net *"_ivl_8", 7 0, L_0x55a2747c37b0;  1 drivers
v0x55a2747af8a0_0 .net "clk", 0 0, o0x7f59750e4228;  alias, 0 drivers
v0x55a2747af940 .array "mem", 0 7, 7 0;
v0x55a2747af9e0_0 .net "ra1", 2 0, L_0x55a2747c3c60;  1 drivers
v0x55a2747afac0_0 .net "ra2", 2 0, L_0x55a2747c3ea0;  1 drivers
v0x55a2747afba0_0 .net "rd1", 7 0, L_0x55a2747c36f0;  alias, 1 drivers
v0x55a2747afc80_0 .net "rd2", 7 0, L_0x55a2747c39f0;  alias, 1 drivers
v0x55a2747afd60_0 .net "wa3", 2 0, L_0x55a2747c4000;  1 drivers
v0x55a2747afe40_0 .net "wd3", 7 0, v0x55a2747b06f0_0;  alias, 1 drivers
v0x55a2747aff20_0 .net "we3", 0 0, v0x55a2747b15f0_0;  alias, 1 drivers
L_0x55a2747c3480 .array/port v0x55a2747af940, L_0x55a2747c3580;
L_0x55a2747c3580 .concat [ 3 2 0 0], L_0x55a2747c3c60, L_0x7f597509b180;
L_0x55a2747c37b0 .array/port v0x55a2747af940, L_0x55a2747c3850;
L_0x55a2747c3850 .concat [ 3 2 0 0], L_0x55a2747c3ea0, L_0x7f597509b1c8;
S_0x55a2747b00e0 .scope module, "myULA" "ula" 3 55, 7 1 0, S_0x55a2747748f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ULAControl";
    .port_info 1 /INPUT 8 "ScrA";
    .port_info 2 /INPUT 8 "ScrB";
    .port_info 3 /OUTPUT 8 "ULAResult";
    .port_info 4 /OUTPUT 1 "Z";
P_0x55a2747b0270 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
v0x55a2747b0430_0 .net "ScrA", 7 0, L_0x55a2747c36f0;  alias, 1 drivers
v0x55a2747b0540_0 .net "ScrB", 7 0, L_0x55a2747b2fa0;  alias, 1 drivers
v0x55a2747b0600_0 .net "ULAControl", 2 0, v0x55a2747b1690_0;  alias, 1 drivers
v0x55a2747b06f0_0 .var "ULAResult", 7 0;
v0x55a2747b07e0_0 .net "Z", 0 0, L_0x55a2747c41e0;  1 drivers
v0x55a2747b08d0_0 .net *"_ivl_0", 31 0, L_0x55a2747c40f0;  1 drivers
L_0x7f597509b210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2747b09b0_0 .net *"_ivl_3", 28 0, L_0x7f597509b210;  1 drivers
L_0x7f597509b258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a2747b0a90_0 .net/2u *"_ivl_4", 31 0, L_0x7f597509b258;  1 drivers
E_0x55a27478cef0 .event edge, v0x55a2747b0600_0, v0x55a2747afba0_0, v0x55a2747b0540_0;
L_0x55a2747c40f0 .concat [ 3 29 0 0], v0x55a2747b1690_0, L_0x7f597509b210;
L_0x55a2747c41e0 .cmp/eq 32, L_0x55a2747c40f0, L_0x7f597509b258;
S_0x55a2747b0c10 .scope module, "myULAControl" "control_unit" 3 36, 8 1 0, S_0x55a2747748f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 1 "Jump";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ULASrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 3 "ULAControl";
P_0x55a2747b0e40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000110>;
v0x55a2747b1020_0 .var "Branch", 0 0;
v0x55a2747b1100_0 .net "Funct", 5 0, L_0x55a2747c3360;  1 drivers
v0x55a2747b11e0_0 .var "Jump", 0 0;
v0x55a2747b1280_0 .var "MemWrite", 0 0;
v0x55a2747b1340_0 .var "MemtoReg", 0 0;
v0x55a2747b1450_0 .net "OP", 5 0, L_0x55a2747c32c0;  1 drivers
v0x55a2747b1530_0 .var "RegDst", 0 0;
v0x55a2747b15f0_0 .var "RegWrite", 0 0;
v0x55a2747b1690_0 .var "ULAControl", 2 0;
v0x55a2747b1760_0 .var "ULASrc", 0 0;
E_0x55a274764f70 .event edge, v0x55a2747b1450_0, v0x55a2747b1100_0;
    .scope S_0x55a2747ae8f0;
T_0 ;
    %wait E_0x55a27478e320;
    %load/vec4 v0x55a2747aec00_0;
    %assign/vec4 v0x55a2747aed00_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a2747b0c10;
T_1 ;
Ewait_0 .event/or E_0x55a274764f70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55a2747b1450_0;
    %load/vec4 v0x55a2747b1100_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 2303, 63, 12;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 2815, 63, 12;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 319, 63, 12;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 575, 63, 12;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 191, 63, 12;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 800, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 864, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 768, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 784, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 880, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 674, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 422, 258, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 362, 258, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 672, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 507, 506, 10;
    %split/vec4 1;
    %store/vec4 v0x55a2747b11e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1020_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55a2747b1690_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a2747b1530_0, 0, 1;
    %store/vec4 v0x55a2747b15f0_0, 0, 1;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a2747aef20;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a2747af940, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55a2747aef20;
T_3 ;
    %wait E_0x55a27478e320;
    %load/vec4 v0x55a2747aff20_0;
    %load/vec4 v0x55a2747afd60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55a2747afe40_0;
    %load/vec4 v0x55a2747afd60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a2747af940, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a2747b00e0;
T_4 ;
Ewait_1 .event/or E_0x55a27478cef0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55a2747b0600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a2747b06f0_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x55a2747b0430_0;
    %load/vec4 v0x55a2747b0540_0;
    %and;
    %store/vec4 v0x55a2747b06f0_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x55a2747b0430_0;
    %load/vec4 v0x55a2747b0540_0;
    %or;
    %store/vec4 v0x55a2747b06f0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55a2747b0430_0;
    %load/vec4 v0x55a2747b0540_0;
    %add;
    %store/vec4 v0x55a2747b06f0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x55a2747b0430_0;
    %load/vec4 v0x55a2747b0540_0;
    %inv;
    %add;
    %addi 1, 0, 8;
    %store/vec4 v0x55a2747b06f0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x55a2747b0430_0;
    %load/vec4 v0x55a2747b0540_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x55a2747b06f0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a2747748f0;
T_5 ;
Ewait_2 .event/or E_0x55a27478d650, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55a2747b20c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55a2747b2160_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "CPU v0.1.sv";
    "././InstrMemory.sv";
    "././PC.sv";
    "./../Sprint3/RegisterFile.sv";
    "./../Sprint4/Ula.sv";
    "././ControlUnit.sv";
