Block Name			X	Y		#Block ID
---------------------------
cim_stencil$d_reg__U1		6	7		#r123
cim_stencil$d_reg__U2		4	7		#r124
cim_stencil$d_reg__U3		9	6		#r125
cim_stencil$d_reg__U4		7	6		#r126
cim_stencil$d_reg__U5		4	5		#r127
cim_stencil$d_reg__U6		5	6		#r128
cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_65_to_cim_stencil_op_hcompute_cim_output_stencil_73_garnet		7	5		#m79
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I96
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i2
lxx_stencil$d_reg__U10		4	12		#r117
lxx_stencil$d_reg__U11		7	12		#r118
lxx_stencil$d_reg__U12		8	12		#r119
lxx_stencil$d_reg__U13		5	13		#r120
lxx_stencil$d_reg__U14		3	13		#r121
lxx_stencil$d_reg__U9		5	12		#r122
lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet		7	13		#m28
lxy_stencil$d_reg__U17		6	14		#r111
lxy_stencil$d_reg__U18		6	16		#r112
lxy_stencil$d_reg__U19		8	16		#r113
lxy_stencil$d_reg__U20		8	14		#r114
lxy_stencil$d_reg__U21		4	15		#r115
lxy_stencil$d_reg__U22		5	15		#r116
lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet		7	15		#m70
lyy_stencil$d_reg__U25		9	9		#r105
lyy_stencil$d_reg__U26		9	8		#r106
lyy_stencil$d_reg__U27		6	9		#r107
lyy_stencil$d_reg__U28		5	8		#r108
lyy_stencil$d_reg__U29		8	7		#r109
lyy_stencil$d_reg__U30		8	9		#r110
lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet		7	8		#m50
op_hcompute_cim_output_stencil$inner_compute$i140705259297552_i140705266224720		1	4		#p92
op_hcompute_cim_output_stencil$inner_compute$i140705259298128_i140705266224720		12	5		#p4
op_hcompute_cim_output_stencil$inner_compute$i140705259320336_i140705274208080		6	6		#p82
op_hcompute_cim_output_stencil$inner_compute$i140705259321360_i140705261836240		9	7		#p81
op_hcompute_cim_output_stencil$inner_compute$i140705259321744_i140705261836240		6	4		#p94
op_hcompute_cim_output_stencil$inner_compute$i140705259321872_i140705261836240		6	7		#p83
op_hcompute_cim_output_stencil$inner_compute$i140705259322832_i140705274208080		9	5		#p80
op_hcompute_cim_output_stencil$inner_compute$i140705259348112_i140705274208080		5	7		#p88
op_hcompute_cim_output_stencil$inner_compute$i140705259349008_i140705274208080		5	5		#p84
op_hcompute_cim_output_stencil$inner_compute$i140705259350032_i140705274208080		4	6		#p86
op_hcompute_cim_output_stencil$inner_compute$i140705259350672_i140705261836240		4	4		#p89
op_hcompute_cim_output_stencil$inner_compute$i140705259350736_i140705261836240		4	5		#p87
op_hcompute_cim_output_stencil$inner_compute$i140705259351312_i140705261836240		5	6		#p85
op_hcompute_cim_output_stencil$inner_compute$i140705259352016_i140705274208080		6	5		#p90
op_hcompute_cim_output_stencil$inner_compute$i140705259455952_i140705261836240		9	6		#p7
op_hcompute_cim_output_stencil$inner_compute$i140705259456528_i140705274208080		10	6		#p6
op_hcompute_cim_output_stencil$inner_compute$i140705259456784_i140705274208080		8	6		#p5
op_hcompute_cim_output_stencil$inner_compute$i140705259576784_i140705261836240		5	4		#p91
op_hcompute_cim_output_stencil$inner_compute$i140705259688976_i140705251219024		2	4		#p93
op_hcompute_cim_output_stencil$inner_compute$i140705259691664_i140705270712208		12	4		#p95
op_hcompute_cim_output_stencil$inner_compute$i140705344381648_i140705266224720		12	3		#p3
op_hcompute_cim_stencil$inner_compute$i140705242576464_i140705266224720		1	11		#p8
op_hcompute_cim_stencil$inner_compute$i140705242576720_i140705266224720		5	11		#p58
op_hcompute_cim_stencil$inner_compute$i140705242577104_i140705266224720		9	11		#p9
op_hcompute_cim_stencil$inner_compute$i140705242577744_i140705266224720		9	8		#p33
op_hcompute_cim_stencil$inner_compute$i140705250637008_i140705274274384		6	10		#p77
op_hcompute_cim_stencil$inner_compute$i140705250637520_i140705255561744		8	11		#p32
op_hcompute_cim_stencil$inner_compute$i140705255875856_i140705270852624		8	10		#p76
op_hcompute_cim_stencil$inner_compute$i140705255875920_i140705255561744		5	10		#p74
op_hcompute_cim_stencil$inner_compute$i140705255876432_i140705255561744		9	9		#p54
op_hcompute_cim_stencil$inner_compute$i140705255876560_i140705255561744		2	11		#p57
op_hcompute_cim_stencil$inner_compute$i140705255877648_i140705274274384		6	11		#p78
op_hcompute_cim_stencil$inner_compute$i140705255878160_i140705256542288		9	10		#p55
op_hcompute_cim_stencil$inner_compute$i140705255878224_i140705270852624		4	10		#p75
op_hcompute_cim_stencil$inner_compute$i140705255878288_i140705270852624		2	10		#p56
op_hcompute_grad_x_unclamp_stencil$inner_compute$i140705256703376_i140705266224720		8	3		#p19
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705261952976_i140705266224720		5	1		#p16
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705267968464_i140705266224720		12	1		#p13
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705273418128_i140705270852624		6	1		#p18
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705273418576_i140705254619152		6	2		#p20
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705273480848_i140705274274384		8	1		#p21
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705273481360_i140705270852624		10	1		#p14
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705273482640_i140705274274384		9	1		#p22
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140705273482768_i140705274274384		9	3		#p23
op_hcompute_grad_y_unclamp_stencil$inner_compute$i140705273307408_i140705266224720		10	2		#p41
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705262047440_i140705270852624		2	2		#p38
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705262047952_i140705254619152		9	2		#p42
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705262048016_i140705274274384		8	2		#p43
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705262049552_i140705270852624		5	2		#p40
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705262049744_i140705274274384		4	3		#p45
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705262050256_i140705274274384		4	2		#p44
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705270747344_i140705266224720		4	1		#p39
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140705271171472_i140705266224720		2	1		#p37
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m1
op_hcompute_lgxx_stencil$inner_compute$i140705242468816_i140705266224720		9	13		#p30
op_hcompute_lgxx_stencil_1$inner_compute$i140705256151696_i140705272333968		8	13		#p31
op_hcompute_lgxx_stencil_1$inner_compute$i140705256152016_i140705253193488		4	13		#p29
op_hcompute_lgxy_stencil$inner_compute$i140705243475280_i140705266224720		8	16		#p72
op_hcompute_lgxy_stencil_1$inner_compute$i140705241625232_i140705272333968		8	15		#p73
op_hcompute_lgxy_stencil_1$inner_compute$i140705241687952_i140705253193488		6	15		#p71
op_hcompute_lgyy_stencil$inner_compute$i140705240875856_i140705266224720		5	8		#p52
op_hcompute_lgyy_stencil_1$inner_compute$i140705240086864_i140705253193488		8	8		#p51
op_hcompute_lgyy_stencil_1$inner_compute$i140705240162576_i140705272333968		6	8		#p53
op_hcompute_lxx_stencil$inner_compute$i140705238921424_i140705266224720		10	4		#p12
op_hcompute_lxx_stencil$inner_compute$i140705238922640_i140705266224720		8	4		#p11
op_hcompute_lxx_stencil$inner_compute$i140705238922768_i140705266224720		9	12		#p10
op_hcompute_lxx_stencil$inner_compute$i140705239398224_i140705259611856		9	4		#p25
op_hcompute_lxx_stencil$inner_compute$i140705239399056_i140705272356432		10	3		#p24
op_hcompute_lxx_stencil$inner_compute$i140705239399184_i140705255561744		8	12		#p27
op_hcompute_lxx_stencil$inner_compute$i140705239400080_i140705270852624		8	5		#p26
op_hcompute_lxy_stencil$inner_compute$i140705238262992_i140705272356432		5	3		#p66
op_hcompute_lxy_stencil$inner_compute$i140705238263248_i140705255561744		5	15		#p69
op_hcompute_lxy_stencil$inner_compute$i140705238265040_i140705259611856		2	3		#p67
op_hcompute_lxy_stencil$inner_compute$i140705238315984_i140705272356432		2	9		#p62
op_hcompute_lxy_stencil$inner_compute$i140705238316560_i140705270852624		2	6		#p68
op_hcompute_lxy_stencil$inner_compute$i140705238316688_i140705259611856		2	7		#p63
op_hcompute_lxy_stencil$inner_compute$i140705238317136_i140705266224720		6	3		#p65
op_hcompute_lxy_stencil$inner_compute$i140705238317712_i140705266224720		5	16		#p59
op_hcompute_lxy_stencil$inner_compute$i140705238317904_i140705266224720		2	8		#p60
op_hcompute_lxy_stencil$inner_compute$i140705238318096_i140705266224720		1	9		#p61
op_hcompute_lxy_stencil$inner_compute$i140705238318288_i140705266224720		1	3		#p64
op_hcompute_lyy_stencil$inner_compute$i140705237239440_i140705259611856		10	9		#p47
op_hcompute_lyy_stencil$inner_compute$i140705237240784_i140705272356432		5	9		#p46
op_hcompute_lyy_stencil$inner_compute$i140705237241232_i140705270852624		10	8		#p48
op_hcompute_lyy_stencil$inner_compute$i140705237241744_i140705255561744		8	9		#p49
op_hcompute_lyy_stencil$inner_compute$i140705237307728_i140705266224720		4	9		#p36
op_hcompute_lyy_stencil$inner_compute$i140705237308560_i140705266224720		10	10		#p35
op_hcompute_lyy_stencil$inner_compute$i140705237308944_i140705266224720		6	9		#p34
op_hcompute_padded16_global_wrapper_stencil_port_controller_garnet		3	2		#m97
padded16_global_wrapper_stencil$d_reg__U33		7	1		#r99
padded16_global_wrapper_stencil$d_reg__U34		9	1		#r100
padded16_global_wrapper_stencil$d_reg__U35		4	2		#r101
padded16_global_wrapper_stencil$d_reg__U36		8	2		#r102
padded16_global_wrapper_stencil$d_reg__U37		5	3		#r103
padded16_global_wrapper_stencil$d_reg__U38		5	2		#r104
padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_58_garnet		7	2		#m17
padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0		3	0		#I15
padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en		0	0		#i98
reset		2	0		#i0
