{
  "module_name": "gsi_reg-v4.0.c",
  "hash_id": "cafaba6c918543652adfd6f6312e73e3d434650e1d0ce492e39fd2c0f1170948",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ipa/reg/gsi_reg-v4.0.c",
  "human_readable_source": "\n\n \n\n#include <linux/types.h>\n\n#include \"../gsi.h\"\n#include \"../reg.h\"\n#include \"../gsi_reg.h\"\n\nREG(INTER_EE_SRC_CH_IRQ_MSK, inter_ee_src_ch_irq_msk,\n    0x0000c020 + 0x1000 * GSI_EE_AP);\n\nREG(INTER_EE_SRC_EV_CH_IRQ_MSK, inter_ee_src_ev_ch_irq_msk,\n    0x0000c024 + 0x1000 * GSI_EE_AP);\n\nstatic const u32 reg_ch_c_cntxt_0_fmask[] = {\n\t[CHTYPE_PROTOCOL]\t\t\t\t= GENMASK(2, 0),\n\t[CHTYPE_DIR]\t\t\t\t\t= BIT(3),\n\t[CH_EE]\t\t\t\t\t\t= GENMASK(7, 4),\n\t[CHID]\t\t\t\t\t\t= GENMASK(12, 8),\n\t\t\t\t\t\t \n\t[ERINDEX]\t\t\t\t\t= GENMASK(18, 14),\n\t\t\t\t\t\t \n\t[CHSTATE]\t\t\t\t\t= GENMASK(23, 20),\n\t[ELEMENT_SIZE]\t\t\t\t\t= GENMASK(31, 24),\n};\n\nREG_STRIDE_FIELDS(CH_C_CNTXT_0, ch_c_cntxt_0,\n\t\t  0x0001c000 + 0x4000 * GSI_EE_AP, 0x80);\n\nstatic const u32 reg_ch_c_cntxt_1_fmask[] = {\n\t[CH_R_LENGTH]\t\t\t\t\t= GENMASK(15, 0),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(CH_C_CNTXT_1, ch_c_cntxt_1,\n\t\t  0x0001c004 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(CH_C_CNTXT_2, ch_c_cntxt_2, 0x0001c008 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(CH_C_CNTXT_3, ch_c_cntxt_3, 0x0001c00c + 0x4000 * GSI_EE_AP, 0x80);\n\nstatic const u32 reg_ch_c_qos_fmask[] = {\n\t[WRR_WEIGHT]\t\t\t\t\t= GENMASK(3, 0),\n\t\t\t\t\t\t \n\t[MAX_PREFETCH]\t\t\t\t\t= BIT(8),\n\t[USE_DB_ENG]\t\t\t\t\t= BIT(9),\n\t[USE_ESCAPE_BUF_ONLY]\t\t\t\t= BIT(10),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(CH_C_QOS, ch_c_qos, 0x0001c05c + 0x4000 * GSI_EE_AP, 0x80);\n\nstatic const u32 reg_error_log_fmask[] = {\n\t[ERR_ARG3]\t\t\t\t\t= GENMASK(3, 0),\n\t[ERR_ARG2]\t\t\t\t\t= GENMASK(7, 4),\n\t[ERR_ARG1]\t\t\t\t\t= GENMASK(11, 8),\n\t[ERR_CODE]\t\t\t\t\t= GENMASK(15, 12),\n\t\t\t\t\t\t \n\t[ERR_VIRT_IDX]\t\t\t\t\t= GENMASK(23, 19),\n\t[ERR_TYPE]\t\t\t\t\t= GENMASK(27, 24),\n\t[ERR_EE]\t\t\t\t\t= GENMASK(31, 28),\n};\n\nREG_STRIDE(CH_C_SCRATCH_0, ch_c_scratch_0,\n\t   0x0001c060 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(CH_C_SCRATCH_1, ch_c_scratch_1,\n\t   0x0001c064 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(CH_C_SCRATCH_2, ch_c_scratch_2,\n\t   0x0001c068 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(CH_C_SCRATCH_3, ch_c_scratch_3,\n\t   0x0001c06c + 0x4000 * GSI_EE_AP, 0x80);\n\nstatic const u32 reg_ev_ch_e_cntxt_0_fmask[] = {\n\t[EV_CHTYPE]\t\t\t\t\t= GENMASK(3, 0),\n\t[EV_EE]\t\t\t\t\t\t= GENMASK(7, 4),\n\t[EV_EVCHID]\t\t\t\t\t= GENMASK(15, 8),\n\t[EV_INTYPE]\t\t\t\t\t= BIT(16),\n\t\t\t\t\t\t \n\t[EV_CHSTATE]\t\t\t\t\t= GENMASK(23, 20),\n\t[EV_ELEMENT_SIZE]\t\t\t\t= GENMASK(31, 24),\n};\n\nREG_STRIDE_FIELDS(EV_CH_E_CNTXT_0, ev_ch_e_cntxt_0,\n\t\t  0x0001d000 + 0x4000 * GSI_EE_AP, 0x80);\n\nstatic const u32 reg_ev_ch_e_cntxt_1_fmask[] = {\n\t[R_LENGTH]\t\t\t\t\t= GENMASK(15, 0),\n};\n\nREG_STRIDE_FIELDS(EV_CH_E_CNTXT_1, ev_ch_e_cntxt_1,\n\t\t  0x0001d004 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_2, ev_ch_e_cntxt_2,\n\t   0x0001d008 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_3, ev_ch_e_cntxt_3,\n\t   0x0001d00c + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_4, ev_ch_e_cntxt_4,\n\t   0x0001d010 + 0x4000 * GSI_EE_AP, 0x80);\n\nstatic const u32 reg_ev_ch_e_cntxt_8_fmask[] = {\n\t[EV_MODT]\t\t\t\t\t= GENMASK(15, 0),\n\t[EV_MODC]\t\t\t\t\t= GENMASK(23, 16),\n\t[EV_MOD_CNT]\t\t\t\t\t= GENMASK(31, 24),\n};\n\nREG_STRIDE_FIELDS(EV_CH_E_CNTXT_8, ev_ch_e_cntxt_8,\n\t\t  0x0001d020 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_9, ev_ch_e_cntxt_9,\n\t   0x0001d024 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_10, ev_ch_e_cntxt_10,\n\t   0x0001d028 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_11, ev_ch_e_cntxt_11,\n\t   0x0001d02c + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_12, ev_ch_e_cntxt_12,\n\t   0x0001d030 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_CNTXT_13, ev_ch_e_cntxt_13,\n\t   0x0001d034 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_SCRATCH_0, ev_ch_e_scratch_0,\n\t   0x0001d048 + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(EV_CH_E_SCRATCH_1, ev_ch_e_scratch_1,\n\t   0x0001d04c + 0x4000 * GSI_EE_AP, 0x80);\n\nREG_STRIDE(CH_C_DOORBELL_0, ch_c_doorbell_0,\n\t   0x0001e000 + 0x4000 * GSI_EE_AP, 0x08);\n\nREG_STRIDE(EV_CH_E_DOORBELL_0, ev_ch_e_doorbell_0,\n\t   0x0001e100 + 0x4000 * GSI_EE_AP, 0x08);\n\nstatic const u32 reg_gsi_status_fmask[] = {\n\t[ENABLED]\t\t\t\t\t= BIT(0),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(GSI_STATUS, gsi_status, 0x0001f000 + 0x4000 * GSI_EE_AP);\n\nstatic const u32 reg_ch_cmd_fmask[] = {\n\t[CH_CHID]\t\t\t\t\t= GENMASK(7, 0),\n\t\t\t\t\t\t \n\t[CH_OPCODE]\t\t\t\t\t= GENMASK(31, 24),\n};\n\nREG_FIELDS(CH_CMD, ch_cmd, 0x0001f008 + 0x4000 * GSI_EE_AP);\n\nstatic const u32 reg_ev_ch_cmd_fmask[] = {\n\t[EV_CHID]\t\t\t\t\t= GENMASK(7, 0),\n\t\t\t\t\t\t \n\t[EV_OPCODE]\t\t\t\t\t= GENMASK(31, 24),\n};\n\nREG_FIELDS(EV_CH_CMD, ev_ch_cmd, 0x0001f010 + 0x4000 * GSI_EE_AP);\n\nstatic const u32 reg_generic_cmd_fmask[] = {\n\t[GENERIC_OPCODE]\t\t\t\t= GENMASK(4, 0),\n\t[GENERIC_CHID]\t\t\t\t\t= GENMASK(9, 5),\n\t[GENERIC_EE]\t\t\t\t\t= GENMASK(13, 10),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(GENERIC_CMD, generic_cmd, 0x0001f018 + 0x4000 * GSI_EE_AP);\n\nstatic const u32 reg_hw_param_2_fmask[] = {\n\t[IRAM_SIZE]\t\t\t\t\t= GENMASK(2, 0),\n\t[NUM_CH_PER_EE]\t\t\t\t\t= GENMASK(7, 3),\n\t[NUM_EV_PER_EE]\t\t\t\t\t= GENMASK(12, 8),\n\t[GSI_CH_PEND_TRANSLATE]\t\t\t\t= BIT(13),\n\t[GSI_CH_FULL_LOGIC]\t\t\t\t= BIT(14),\n\t[GSI_USE_SDMA]\t\t\t\t\t= BIT(15),\n\t[GSI_SDMA_N_INT]\t\t\t\t= GENMASK(18, 16),\n\t[GSI_SDMA_MAX_BURST]\t\t\t\t= GENMASK(26, 19),\n\t[GSI_SDMA_N_IOVEC]\t\t\t\t= GENMASK(29, 27),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(HW_PARAM_2, hw_param_2, 0x0001f040 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_TYPE_IRQ, cntxt_type_irq, 0x0001f080 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_TYPE_IRQ_MSK, cntxt_type_irq_msk, 0x0001f088 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_CH_IRQ, cntxt_src_ch_irq, 0x0001f090 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_EV_CH_IRQ, cntxt_src_ev_ch_irq, 0x0001f094 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_CH_IRQ_MSK, cntxt_src_ch_irq_msk,\n    0x0001f098 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_EV_CH_IRQ_MSK, cntxt_src_ev_ch_irq_msk,\n    0x0001f09c + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_CH_IRQ_CLR, cntxt_src_ch_irq_clr,\n    0x0001f0a0 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_EV_CH_IRQ_CLR, cntxt_src_ev_ch_irq_clr,\n    0x0001f0a4 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_IEOB_IRQ, cntxt_src_ieob_irq, 0x0001f0b0 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_IEOB_IRQ_MSK, cntxt_src_ieob_irq_msk,\n    0x0001f0b8 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_SRC_IEOB_IRQ_CLR, cntxt_src_ieob_irq_clr,\n    0x0001f0c0 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_GLOB_IRQ_STTS, cntxt_glob_irq_stts, 0x0001f100 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_GLOB_IRQ_EN, cntxt_glob_irq_en, 0x0001f108 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_GLOB_IRQ_CLR, cntxt_glob_irq_clr, 0x0001f110 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_GSI_IRQ_STTS, cntxt_gsi_irq_stts, 0x0001f118 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_GSI_IRQ_EN, cntxt_gsi_irq_en, 0x0001f120 + 0x4000 * GSI_EE_AP);\n\nREG(CNTXT_GSI_IRQ_CLR, cntxt_gsi_irq_clr, 0x0001f128 + 0x4000 * GSI_EE_AP);\n\nstatic const u32 reg_cntxt_intset_fmask[] = {\n\t[INTYPE]\t\t\t\t\t= BIT(0)\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(CNTXT_INTSET, cntxt_intset, 0x0001f180 + 0x4000 * GSI_EE_AP);\n\nREG_FIELDS(ERROR_LOG, error_log, 0x0001f200 + 0x4000 * GSI_EE_AP);\n\nREG(ERROR_LOG_CLR, error_log_clr, 0x0001f210 + 0x4000 * GSI_EE_AP);\n\nstatic const u32 reg_cntxt_scratch_0_fmask[] = {\n\t[INTER_EE_RESULT]\t\t\t\t= GENMASK(2, 0),\n\t\t\t\t\t\t \n\t[GENERIC_EE_RESULT]\t\t\t\t= GENMASK(7, 5),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(CNTXT_SCRATCH_0, cntxt_scratch_0, 0x0001f400 + 0x4000 * GSI_EE_AP);\n\nstatic const struct reg *reg_array[] = {\n\t[INTER_EE_SRC_CH_IRQ_MSK]\t= &reg_inter_ee_src_ch_irq_msk,\n\t[INTER_EE_SRC_EV_CH_IRQ_MSK]\t= &reg_inter_ee_src_ev_ch_irq_msk,\n\t[CH_C_CNTXT_0]\t\t\t= &reg_ch_c_cntxt_0,\n\t[CH_C_CNTXT_1]\t\t\t= &reg_ch_c_cntxt_1,\n\t[CH_C_CNTXT_2]\t\t\t= &reg_ch_c_cntxt_2,\n\t[CH_C_CNTXT_3]\t\t\t= &reg_ch_c_cntxt_3,\n\t[CH_C_QOS]\t\t\t= &reg_ch_c_qos,\n\t[CH_C_SCRATCH_0]\t\t= &reg_ch_c_scratch_0,\n\t[CH_C_SCRATCH_1]\t\t= &reg_ch_c_scratch_1,\n\t[CH_C_SCRATCH_2]\t\t= &reg_ch_c_scratch_2,\n\t[CH_C_SCRATCH_3]\t\t= &reg_ch_c_scratch_3,\n\t[EV_CH_E_CNTXT_0]\t\t= &reg_ev_ch_e_cntxt_0,\n\t[EV_CH_E_CNTXT_1]\t\t= &reg_ev_ch_e_cntxt_1,\n\t[EV_CH_E_CNTXT_2]\t\t= &reg_ev_ch_e_cntxt_2,\n\t[EV_CH_E_CNTXT_3]\t\t= &reg_ev_ch_e_cntxt_3,\n\t[EV_CH_E_CNTXT_4]\t\t= &reg_ev_ch_e_cntxt_4,\n\t[EV_CH_E_CNTXT_8]\t\t= &reg_ev_ch_e_cntxt_8,\n\t[EV_CH_E_CNTXT_9]\t\t= &reg_ev_ch_e_cntxt_9,\n\t[EV_CH_E_CNTXT_10]\t\t= &reg_ev_ch_e_cntxt_10,\n\t[EV_CH_E_CNTXT_11]\t\t= &reg_ev_ch_e_cntxt_11,\n\t[EV_CH_E_CNTXT_12]\t\t= &reg_ev_ch_e_cntxt_12,\n\t[EV_CH_E_CNTXT_13]\t\t= &reg_ev_ch_e_cntxt_13,\n\t[EV_CH_E_SCRATCH_0]\t\t= &reg_ev_ch_e_scratch_0,\n\t[EV_CH_E_SCRATCH_1]\t\t= &reg_ev_ch_e_scratch_1,\n\t[CH_C_DOORBELL_0]\t\t= &reg_ch_c_doorbell_0,\n\t[EV_CH_E_DOORBELL_0]\t\t= &reg_ev_ch_e_doorbell_0,\n\t[GSI_STATUS]\t\t\t= &reg_gsi_status,\n\t[CH_CMD]\t\t\t= &reg_ch_cmd,\n\t[EV_CH_CMD]\t\t\t= &reg_ev_ch_cmd,\n\t[GENERIC_CMD]\t\t\t= &reg_generic_cmd,\n\t[HW_PARAM_2]\t\t\t= &reg_hw_param_2,\n\t[CNTXT_TYPE_IRQ]\t\t= &reg_cntxt_type_irq,\n\t[CNTXT_TYPE_IRQ_MSK]\t\t= &reg_cntxt_type_irq_msk,\n\t[CNTXT_SRC_CH_IRQ]\t\t= &reg_cntxt_src_ch_irq,\n\t[CNTXT_SRC_EV_CH_IRQ]\t\t= &reg_cntxt_src_ev_ch_irq,\n\t[CNTXT_SRC_CH_IRQ_MSK]\t\t= &reg_cntxt_src_ch_irq_msk,\n\t[CNTXT_SRC_EV_CH_IRQ_MSK]\t= &reg_cntxt_src_ev_ch_irq_msk,\n\t[CNTXT_SRC_CH_IRQ_CLR]\t\t= &reg_cntxt_src_ch_irq_clr,\n\t[CNTXT_SRC_EV_CH_IRQ_CLR]\t= &reg_cntxt_src_ev_ch_irq_clr,\n\t[CNTXT_SRC_IEOB_IRQ]\t\t= &reg_cntxt_src_ieob_irq,\n\t[CNTXT_SRC_IEOB_IRQ_MSK]\t= &reg_cntxt_src_ieob_irq_msk,\n\t[CNTXT_SRC_IEOB_IRQ_CLR]\t= &reg_cntxt_src_ieob_irq_clr,\n\t[CNTXT_GLOB_IRQ_STTS]\t\t= &reg_cntxt_glob_irq_stts,\n\t[CNTXT_GLOB_IRQ_EN]\t\t= &reg_cntxt_glob_irq_en,\n\t[CNTXT_GLOB_IRQ_CLR]\t\t= &reg_cntxt_glob_irq_clr,\n\t[CNTXT_GSI_IRQ_STTS]\t\t= &reg_cntxt_gsi_irq_stts,\n\t[CNTXT_GSI_IRQ_EN]\t\t= &reg_cntxt_gsi_irq_en,\n\t[CNTXT_GSI_IRQ_CLR]\t\t= &reg_cntxt_gsi_irq_clr,\n\t[CNTXT_INTSET]\t\t\t= &reg_cntxt_intset,\n\t[ERROR_LOG]\t\t\t= &reg_error_log,\n\t[ERROR_LOG_CLR]\t\t\t= &reg_error_log_clr,\n\t[CNTXT_SCRATCH_0]\t\t= &reg_cntxt_scratch_0,\n};\n\nconst struct regs gsi_regs_v4_0 = {\n\t.reg_count\t= ARRAY_SIZE(reg_array),\n\t.reg\t\t= reg_array,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}