# compile vhdl design source files
vhdl xpm  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xil_defaultlib  "../../../project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd"
vhdl xil_defaultlib  "../../../project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd"
vhdl xil_defaultlib  "../../../project_pcie_5.srcs/sources_1/imports/yarr_sim/wb_master64/wb_master64.vhd"
vhdl xil_defaultlib  "../../../project_pcie_5.srcs/sources_1/imports/wb_master64/wb_master64_bench.vhd"

# Do not sort compile order
nosort
