// Seed: 1394307721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_18 = 1;
  tri1 id_25 = id_20 * 1;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output tri0 id_2,
    output wire id_3,
    output tri id_4,
    output wand id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri id_9,
    output wor id_10,
    output supply1 id_11,
    output uwire id_12,
    output tri1 id_13
    , id_16,
    input wire id_14
);
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
endmodule
