Classic Timing Analyzer report for M12011EAU020
Mon Apr 12 12:00:32 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.119 ns   ; A1   ; S5 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 14.119 ns       ; A1   ; S5 ;
; N/A   ; None              ; 13.695 ns       ; D0   ; S5 ;
; N/A   ; None              ; 13.097 ns       ; B1   ; S5 ;
; N/A   ; None              ; 12.902 ns       ; B2   ; S5 ;
; N/A   ; None              ; 12.828 ns       ; D1   ; S5 ;
; N/A   ; None              ; 12.798 ns       ; A0   ; S5 ;
; N/A   ; None              ; 12.715 ns       ; A1   ; S3 ;
; N/A   ; None              ; 12.477 ns       ; D3   ; S5 ;
; N/A   ; None              ; 12.291 ns       ; D0   ; S3 ;
; N/A   ; None              ; 11.862 ns       ; A1   ; S0 ;
; N/A   ; None              ; 11.672 ns       ; B1   ; S3 ;
; N/A   ; None              ; 11.608 ns       ; A1   ; S7 ;
; N/A   ; None              ; 11.606 ns       ; A1   ; S6 ;
; N/A   ; None              ; 11.604 ns       ; A1   ; S2 ;
; N/A   ; None              ; 11.601 ns       ; A1   ; S4 ;
; N/A   ; None              ; 11.587 ns       ; A1   ; S1 ;
; N/A   ; None              ; 11.501 ns       ; B2   ; S3 ;
; N/A   ; None              ; 11.438 ns       ; D0   ; S0 ;
; N/A   ; None              ; 11.424 ns       ; D1   ; S3 ;
; N/A   ; None              ; 11.394 ns       ; A0   ; S3 ;
; N/A   ; None              ; 11.184 ns       ; D0   ; S7 ;
; N/A   ; None              ; 11.182 ns       ; D0   ; S6 ;
; N/A   ; None              ; 11.180 ns       ; D0   ; S2 ;
; N/A   ; None              ; 11.177 ns       ; D0   ; S4 ;
; N/A   ; None              ; 11.163 ns       ; D0   ; S1 ;
; N/A   ; None              ; 11.073 ns       ; D3   ; S3 ;
; N/A   ; None              ; 10.826 ns       ; B1   ; S0 ;
; N/A   ; None              ; 10.645 ns       ; B2   ; S0 ;
; N/A   ; None              ; 10.579 ns       ; B1   ; S2 ;
; N/A   ; None              ; 10.573 ns       ; B1   ; S4 ;
; N/A   ; None              ; 10.571 ns       ; B1   ; S7 ;
; N/A   ; None              ; 10.571 ns       ; D1   ; S0 ;
; N/A   ; None              ; 10.562 ns       ; B1   ; S6 ;
; N/A   ; None              ; 10.547 ns       ; B1   ; S1 ;
; N/A   ; None              ; 10.541 ns       ; A0   ; S0 ;
; N/A   ; None              ; 10.392 ns       ; B2   ; S7 ;
; N/A   ; None              ; 10.392 ns       ; B2   ; S6 ;
; N/A   ; None              ; 10.386 ns       ; B2   ; S2 ;
; N/A   ; None              ; 10.385 ns       ; B2   ; S4 ;
; N/A   ; None              ; 10.372 ns       ; B2   ; S1 ;
; N/A   ; None              ; 10.317 ns       ; D1   ; S7 ;
; N/A   ; None              ; 10.315 ns       ; D1   ; S6 ;
; N/A   ; None              ; 10.313 ns       ; D1   ; S2 ;
; N/A   ; None              ; 10.310 ns       ; D1   ; S4 ;
; N/A   ; None              ; 10.296 ns       ; D1   ; S1 ;
; N/A   ; None              ; 10.287 ns       ; A0   ; S7 ;
; N/A   ; None              ; 10.285 ns       ; A0   ; S6 ;
; N/A   ; None              ; 10.283 ns       ; A0   ; S2 ;
; N/A   ; None              ; 10.280 ns       ; A0   ; S4 ;
; N/A   ; None              ; 10.266 ns       ; A0   ; S1 ;
; N/A   ; None              ; 10.220 ns       ; D3   ; S0 ;
; N/A   ; None              ; 9.966 ns        ; D3   ; S7 ;
; N/A   ; None              ; 9.964 ns        ; D3   ; S6 ;
; N/A   ; None              ; 9.962 ns        ; D3   ; S2 ;
; N/A   ; None              ; 9.959 ns        ; D3   ; S4 ;
; N/A   ; None              ; 9.945 ns        ; D3   ; S1 ;
; N/A   ; None              ; 9.867 ns        ; D2   ; S5 ;
; N/A   ; None              ; 9.539 ns        ; B0   ; S5 ;
; N/A   ; None              ; 8.463 ns        ; D2   ; S3 ;
; N/A   ; None              ; 8.119 ns        ; B0   ; S3 ;
; N/A   ; None              ; 7.610 ns        ; D2   ; S0 ;
; N/A   ; None              ; 7.356 ns        ; D2   ; S7 ;
; N/A   ; None              ; 7.354 ns        ; D2   ; S6 ;
; N/A   ; None              ; 7.352 ns        ; D2   ; S2 ;
; N/A   ; None              ; 7.349 ns        ; D2   ; S4 ;
; N/A   ; None              ; 7.335 ns        ; D2   ; S1 ;
; N/A   ; None              ; 7.240 ns        ; B0   ; S0 ;
; N/A   ; None              ; 7.015 ns        ; B0   ; S7 ;
; N/A   ; None              ; 6.991 ns        ; B0   ; S2 ;
; N/A   ; None              ; 6.991 ns        ; B0   ; S1 ;
; N/A   ; None              ; 6.986 ns        ; B0   ; S4 ;
; N/A   ; None              ; 6.980 ns        ; B0   ; S6 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Apr 12 12:00:32 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off M12011EAU020 -c M12011EAU020 --timing_analysis_only
Info: Longest tpd from source pin "A1" to destination pin "S5" is 14.119 ns
    Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 2; PIN Node = 'A1'
    Info: 2: + IC(6.166 ns) + CELL(0.393 ns) = 7.369 ns; Loc. = LCCOMB_X29_Y3_N0; Fanout = 1; COMB Node = 'Mux0~0'
    Info: 3: + IC(0.236 ns) + CELL(0.150 ns) = 7.755 ns; Loc. = LCCOMB_X29_Y3_N2; Fanout = 8; COMB Node = 'Mux0~1'
    Info: 4: + IC(0.284 ns) + CELL(0.149 ns) = 8.188 ns; Loc. = LCCOMB_X29_Y3_N6; Fanout = 1; COMB Node = 'S5~0'
    Info: 5: + IC(3.103 ns) + CELL(2.828 ns) = 14.119 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'S5'
    Info: Total cell delay = 4.330 ns ( 30.67 % )
    Info: Total interconnect delay = 9.789 ns ( 69.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Mon Apr 12 12:00:32 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


