INFO-FLOW: Workspace /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1 opened at Wed Jan 03 21:14:56 CST 2024
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.91 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Command         import_lib done; 0.13 sec.
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.43 sec.
Command         ap_source done; 0.44 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.59 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 7.69 sec.
Execute     create_clock -period 2.5 
Execute       config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.cpp 
Execute       is_xip /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.cpp 
Execute       is_encrypted /home/bryanxz2/ece527_taskpar/fpga_dataflow/src/gsnh.cpp 
Execute       is_xip /home/bryanxz2/ece527_taskpar/fpga_dataflow/src/gsnh.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.04 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.95 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -dump_post_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file '../src/gsnh.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/gsnh.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.gsnh.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E ../src/gsnh.cpp -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/xilinx/Vitis/2019.2/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.gsnh.cpp.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.gsnh.cpp.err.log 
Command         ap_eval done; 1.04 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
Execute         set_directive_top gsnh -name=gsnh 
INFO-FLOW: Setting directive 'TOP' name=gsnh 
INFO-FLOW: Setting directive 'TOP' name=gsnh 
Execute         source /opt/xilinx/Vitis/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Vitis/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=gsnh 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.1 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp std=gnu++03 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-loop-brace-bracket,xilinx-remove-assert -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.7 sec.
Execute         clang_tidy xilinx-directive2pragma /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp std=gnu++03 -target fpga  -directive=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.86 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.6 seconds per iteration
Execute         clang_tidy -errorcheck xilinx-top-parameters /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.err.log 
Command           ap_eval done; 3.51 sec.
Command         clang_tidy done; 3.51 sec.
Execute         clang_tidy -errorcheck xilinx-array-stream-check /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.err.log 
Command           ap_eval done; 3.29 sec.
Command         clang_tidy done; 3.3 sec.
Execute         clang_tidy -errorcheck xilinx-stream-in-struct /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-stream-in-struct -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.err.log 
Command           ap_eval done; 3.39 sec.
Command         clang_tidy done; 3.39 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.gsnh.pp.0.cpp.diag.yml /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.gsnh.pp.0.cpp.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.gsnh.pp.0.cpp.err.log 
Command         ap_eval done; 3.48 sec.
Execute         clang_tidy -errorcheck xilinx-infer-storage-only-attribute /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp std=gnu++03 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-infer-storage-only-attribute -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pp.0.cpp -- -std=gnu++03 -target fpga -fhls -ferror-limit=0 > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang-tidy.gsnh.pp.0.cpp.err.log 
Command           ap_eval done; 4.21 sec.
Command         clang_tidy done; 4.21 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.gsnh.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.pragma.2.cpp -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Wpragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++03 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis/2019.2/common/technology/autopilot -I /opt/xilinx/Vitis/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.gsnh.pragma.2.cpp.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.gsnh.pragma.2.cpp.err.log 
Command         ap_eval done; 4.01 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.g.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.26 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.26 sec.
Execute         run_link_or_opt -opt -out /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.5 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.5 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis/2019.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis/2019.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis/2019.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis/2019.2/lnx64/lib/libhlsmc++_39.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.15 sec.
Execute         run_link_or_opt -opt -out /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gsnh -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gsnh -reflow-float-conversion -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.95 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.95 sec.
Execute         run_link_or_opt -out /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis/2019.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis/2019.2/lnx64/lib/libfloatconversion_39.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gsnh 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gsnh -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_config_flow -target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_interface -default_interface 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_export -xo 
Execute         get_config_export -format 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=gsnh -mllvm -hls-db-dir -mllvm /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -pass-remarks=supported-subset -mllvm -hls-top-function-prefix=gsnh_ -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -maxi-latency=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -hls-maxi-data-size-in-bits=8 -x ir /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.lto.bc > /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.79 sec.
Execute         source /opt/xilinx/Vitis/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/xilinx/Vitis/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13:17)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59:8)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:47:20)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18:79)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15:57)
INFO: [HLS 214-131] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:54)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(float)' into 'sobel(unsigned char*, GradPix*)' (../src/gsnh.cpp:140:25)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i32' into 'sobel(unsigned char*, GradPix*)' (../src/gsnh.cpp:140:25)
INFO: [HLS 214-131] Inlining function 'gau(unsigned char*, unsigned char*)' into 'gsnh(unsigned char*, unsigned char*)' (../src/gsnh.cpp:312:5)
INFO: [HLS 214-131] Inlining function 'hyst(unsigned char*, unsigned char*)' into 'gsnh(unsigned char*, unsigned char*)' (../src/gsnh.cpp:315:5)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:106:36)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:106:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:109:33)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:119:41)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:40:36)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:40:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:44:33)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:55:41)
Execute         send_msg_by_id WARNING @200-651@%s warning: ../src/gsnh.cpp:106:36: The program may have out of bound array access
warning: ../src/gsnh.cpp:106:34: The program may have out of bound array access
warning: ../src/gsnh.cpp:109:33: The program may have out of bound array access
warning: ../src/gsnh.cpp:119:41: The program may have out of bound array access
warning: ../src/gsnh.cpp:40:36: The program may have out of bound array access
warning: ../src/gsnh.cpp:40:34: The program may have out of bound array access
warning: ../src/gsnh.cpp:44:33: The program may have out of bound array access
warning: ../src/gsnh.cpp:55:41: The program may have out of bound array access
 
WARNING: [HLS 200-651] Found issues in source files:
warning: ../src/gsnh.cpp:106:36: The program may have out of bound array access
warning: ../src/gsnh.cpp:106:34: The program may have out of bound array access
warning: ../src/gsnh.cpp:109:33: The program may have out of bound array access
warning: ../src/gsnh.cpp:119:41: The program may have out of bound array access
warning: ../src/gsnh.cpp:40:36: The program may have out of bound array access
warning: ../src/gsnh.cpp:40:34: The program may have out of bound array access
warning: ../src/gsnh.cpp:44:33: The program may have out of bound array access
warning: ../src/gsnh.cpp:55:41: The program may have out of bound array access

INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: generated raw kernel.xml: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 979.289 ; gain = 526.969 ; free physical = 67715 ; free virtual = 146331
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 979.289 ; gain = 526.969 ; free physical = 67715 ; free virtual = 146331
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top gsnh -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.0.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67663 ; free virtual = 146294
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.1.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'sobel' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
Command           transform done; 0.28 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67648 ; free virtual = 146279
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.g.1.bc to /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.o.1.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../src/gsnh.cpp:32) in function 'gsnh' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../src/gsnh.cpp:196) in function 'nms' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../src/gsnh.cpp:96) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (../src/gsnh.cpp:39) in function 'gsnh' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (../src/gsnh.cpp:47) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (../src/gsnh.cpp:48) in function 'gsnh' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (../src/gsnh.cpp:54) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4' (../src/gsnh.cpp:60) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4.1' (../src/gsnh.cpp:61) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (../src/gsnh.cpp:205) in function 'nms' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (../src/gsnh.cpp:212) in function 'nms' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (../src/gsnh.cpp:213) in function 'nms' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (../src/gsnh.cpp:218) in function 'nms' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (../src/gsnh.cpp:105) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (../src/gsnh.cpp:112) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (../src/gsnh.cpp:113) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (../src/gsnh.cpp:118) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4' (../src/gsnh.cpp:127) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4.1' (../src/gsnh.cpp:128) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.5' (../src/gsnh.cpp:134) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.5.1' (../src/gsnh.cpp:135) in function 'sobel' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/gsnh.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/gsnh.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/gsnh.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gaus' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gaus' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:21) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:189) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.0.0' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.0.1' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.0.2' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.1.0' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.1.1' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.1.2' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.2.0' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.2.1' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.2.2' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_buf.0.0' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.0.1' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.0.2' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.1.0' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.1.1' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.1.2' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.2.0' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.2.1' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.2.2' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'line_buf' (../src/gsnh.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'sobel' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
Command           transform done; 2.03 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/gsnh.cpp:102:21) to (../src/gsnh.cpp:96:9) in function 'sobel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/gsnh.cpp:281:24) to (../src/gsnh.cpp:274:9) in function 'gsnh'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel' (../src/gsnh.cpp:75)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nms' (../src/gsnh.cpp:187)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'gsnh' (../src/gsnh.cpp:299)...8 expression(s) balanced.
Command           transform done; 0.99 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67607 ; free virtual = 146241
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.o.2.bc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../src/gsnh.cpp:95:2) in function 'sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../src/gsnh.cpp:195:2) in function 'nms'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../src/gsnh.cpp:31:2) in function 'gsnh'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (../src/gsnh.cpp:273:5) in function 'gsnh'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 262144 on port 'gmem0' (../src/gsnh.cpp:44:35). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 262144 on port 'gmem1' (../src/gsnh.cpp:292:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'out.value' (../src/gsnh.cpp:180:40)
INFO: [HLS 200-472] Inferring partial write operation for 'out.grad' (../src/gsnh.cpp:177:39)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (../src/gsnh.cpp:109:33)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' (../src/gsnh.cpp:256:34)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' (../src/gsnh.cpp:209:33)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (../src/gsnh.cpp:44:33)
INFO: [HLS 200-472] Inferring partial write operation for 'gau_buf' (../src/gsnh.cpp:70:30)
Command           transform done; 4.72 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:15 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67563 ; free virtual = 146197
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.62 sec.
Command       elaborate done; 53.16 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'gsnh' ...
Execute         ap_set_top_model gsnh 
Execute         get_model_list gsnh -filter all-wo-channel -topdown 
Execute         preproc_iomode -model gsnh 
Execute         preproc_iomode -model nms 
Execute         preproc_iomode -model sobel 
Execute         get_model_list gsnh -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel nms gsnh
INFO-FLOW: Configuring Module : sobel ...
Execute         set_default_model sobel 
Execute         apply_spec_resource_limit sobel 
INFO-FLOW: Configuring Module : nms ...
Execute         set_default_model nms 
Execute         apply_spec_resource_limit nms 
INFO-FLOW: Configuring Module : gsnh ...
Execute         set_default_model gsnh 
Execute         apply_spec_resource_limit gsnh 
INFO-FLOW: Model list for preprocess: sobel nms gsnh
INFO-FLOW: Preprocessing Module: sobel ...
Execute         set_default_model sobel 
Execute         cdfg_preprocess -model sobel 
Execute         rtl_gen_preprocess sobel 
INFO-FLOW: Preprocessing Module: nms ...
Execute         set_default_model nms 
Execute         cdfg_preprocess -model nms 
Execute         rtl_gen_preprocess nms 
INFO-FLOW: Preprocessing Module: gsnh ...
Execute         set_default_model gsnh 
Execute         cdfg_preprocess -model gsnh 
Execute         rtl_gen_preprocess gsnh 
WARNING: [SYN 201-107] Renaming port name 'gsnh/out' to 'gsnh/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: sobel nms gsnh
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sobel 
Execute         schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln157_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('line_buf_addr_2_write_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.96 sec.
INFO: [HLS 200-111]  Elapsed time: 75.89 seconds; current allocated memory: 222.768 MB.
Execute         syn_report -verbosereport -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute         set_default_model sobel 
Execute         bind -model sobel 
BIND OPTION: model=sobel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 224.583 MB.
Execute         syn_report -verbosereport -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nms 
Execute         schedule -model nms 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('line_buf_0_addr_2_write_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buf_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 225.334 MB.
Execute         syn_report -verbosereport -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.sched.adb -f 
INFO-FLOW: Finish scheduling nms.
Execute         set_default_model nms 
Execute         bind -model nms 
BIND OPTION: model=nms
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.534 MB.
Execute         syn_report -verbosereport -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.bind.adb -f 
INFO-FLOW: Finish binding nms.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gsnh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gsnh 
Execute         schedule -model gsnh 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('line_buf_addr_66_write_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 228.478 MB.
Execute         syn_report -verbosereport -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.sched.adb -f 
INFO-FLOW: Finish scheduling gsnh.
Execute         set_default_model gsnh 
Execute         bind -model gsnh 
BIND OPTION: model=gsnh
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 229.974 MB.
Execute         syn_report -verbosereport -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.bind.adb -f 
INFO-FLOW: Finish binding gsnh.
Execute         get_model_list gsnh -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sobel 
Execute         rtl_gen_preprocess nms 
Execute         rtl_gen_preprocess gsnh 
INFO-FLOW: Model list for RTL generation: sobel nms gsnh
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sobel -module_prefix gsnh_ -vendor xilinx -mg_file /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_10ns_10ns_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_11ns_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_5ns_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_9ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_9s_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mac_muladd_11s_11s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_11s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_11s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_8s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sdiv_20s_11s_20_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_11ns_11ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_32ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_9ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 234.315 MB.
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute         gen_rtl sobel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/systemc/gsnh_sobel -synmodules sobel nms gsnh 
Execute         gen_rtl sobel -style xilinx -f -lang vhdl -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/vhdl/gsnh_sobel 
Execute         gen_rtl sobel -style xilinx -f -lang vlog -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/verilog/gsnh_sobel 
Execute         syn_report -csynth -model sobel -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/report/sobel_csynth.rpt 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model sobel -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/report/sobel_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model sobel -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.verbose.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -model sobel -f -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info sobel -p /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nms -module_prefix gsnh_ -vendor xilinx -mg_file /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_10ns_10ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_6ns_6ns_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nms'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 242.168 MB.
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute         gen_rtl nms -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/systemc/gsnh_nms -synmodules sobel nms gsnh 
Execute         gen_rtl nms -style xilinx -f -lang vhdl -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/vhdl/gsnh_nms 
Execute         gen_rtl nms -style xilinx -f -lang vlog -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/verilog/gsnh_nms 
Execute         syn_report -csynth -model nms -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/report/nms_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model nms -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/report/nms_csynth.xml 
Execute         syn_report -verbosereport -model nms -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model nms -f -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info nms -p /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gsnh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gsnh -module_prefix gsnh_ -vendor xilinx -mg_file /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gsnh' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_10ns_10ns_10_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_11ns_11ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_18ns_18ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_19ns_19ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_5ns_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_9ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gsnh'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 249.944 MB.
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute         gen_rtl gsnh -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/systemc/gsnh_gsnh -synmodules sobel nms gsnh 
Execute         gen_rtl gsnh -istop -style xilinx -f -lang vhdl -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/vhdl/gsnh_gsnh 
Command         gen_rtl done; 0.25 sec.
Execute         gen_rtl gsnh -istop -style xilinx -f -lang vlog -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/verilog/gsnh_gsnh 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model gsnh -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/report/gsnh_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model gsnh -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/syn/report/gsnh_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model gsnh -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.verbose.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -model gsnh -f -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info gsnh -p /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh 
Execute         export_constraint_db -f -tool general -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.constraint.tcl 
Execute         syn_report -designview -model gsnh -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.design.xml 
Command         syn_report done; 0.46 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model gsnh -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model gsnh -o /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks gsnh 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain gsnh 
INFO-FLOW: Model list for RTL component generation: sobel nms gsnh
INFO-FLOW: Handling components in module [sobel] ... 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component gsnh_gsnh_sitofp_32s_32_6_no_dsp_1.
INFO-FLOW: Append model gsnh_gsnh_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: Found component gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1.
INFO-FLOW: Append model gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1
INFO-FLOW: Found component gsnh_gsnh_add_5ns_5ns_5_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_5ns_5ns_5_1_1
INFO-FLOW: Found component gsnh_gsnh_sub_5s_5ns_5_1_1.
INFO-FLOW: Append model gsnh_gsnh_sub_5s_5ns_5_1_1
INFO-FLOW: Found component gsnh_gsnh_add_19ns_19ns_19_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_19ns_19ns_19_1_1
INFO-FLOW: Found component gsnh_gsnh_add_10ns_10ns_10_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_10ns_10ns_10_1_1
INFO-FLOW: Found component gsnh_gsnh_add_18ns_18ns_18_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_18ns_18ns_18_1_1
INFO-FLOW: Found component gsnh_gsnh_sub_9ns_9ns_9_1_1.
INFO-FLOW: Append model gsnh_gsnh_sub_9ns_9ns_9_1_1
INFO-FLOW: Found component gsnh_gsnh_add_11ns_11s_11_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_11ns_11s_11_1_1
INFO-FLOW: Found component gsnh_gsnh_add_9ns_9ns_9_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_9ns_9ns_9_1_1
INFO-FLOW: Found component gsnh_gsnh_sub_11ns_11ns_11_1_1.
INFO-FLOW: Append model gsnh_gsnh_sub_11ns_11ns_11_1_1
INFO-FLOW: Found component gsnh_gsnh_sdiv_20s_11s_20_24_1.
INFO-FLOW: Append model gsnh_gsnh_sdiv_20s_11s_20_24_1
INFO-FLOW: Found component gsnh_gsnh_add_9s_9ns_9_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_9s_9ns_9_1_1
INFO-FLOW: Found component gsnh_gsnh_sub_8ns_8ns_8_1_1.
INFO-FLOW: Append model gsnh_gsnh_sub_8ns_8ns_8_1_1
INFO-FLOW: Found component gsnh_gsnh_sub_32ns_32ns_32_1_1.
INFO-FLOW: Append model gsnh_gsnh_sub_32ns_32ns_32_1_1
INFO-FLOW: Found component gsnh_gsnh_mul_mul_11s_11s_22_4_1.
INFO-FLOW: Append model gsnh_gsnh_mul_mul_11s_11s_22_4_1
INFO-FLOW: Found component gsnh_gsnh_mul_mul_11s_11s_31_4_1.
INFO-FLOW: Append model gsnh_gsnh_mul_mul_11s_11s_31_4_1
INFO-FLOW: Found component gsnh_gsnh_mul_mul_11s_8s_28_4_1.
INFO-FLOW: Append model gsnh_gsnh_mul_mul_11s_8s_28_4_1
INFO-FLOW: Found component gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1.
INFO-FLOW: Append model gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1
INFO-FLOW: Found component gsnh_gsnh_mul_mul_11s_8ns_28_4_1.
INFO-FLOW: Append model gsnh_gsnh_mul_mul_11s_8ns_28_4_1
INFO-FLOW: Found component gsnh_sobel_line_buf.
INFO-FLOW: Append model gsnh_sobel_line_buf
INFO-FLOW: Handling components in module [nms] ... 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.compgen.tcl 
INFO-FLOW: Found component gsnh_gsnh_add_6ns_6ns_6_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_6ns_6ns_6_1_1
INFO-FLOW: Handling components in module [gsnh] ... 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.tcl 
INFO-FLOW: Found component gsnh_gsnh_add_11ns_11ns_11_1_1.
INFO-FLOW: Append model gsnh_gsnh_add_11ns_11ns_11_1_1
INFO-FLOW: Found component gsnh_gsnh_gau_buf.
INFO-FLOW: Append model gsnh_gsnh_gau_buf
INFO-FLOW: Found component gsnh_gsnh_control_s_axi.
INFO-FLOW: Append model gsnh_gsnh_control_s_axi
INFO-FLOW: Found component gsnh_gsnh_gmem0_m_axi.
INFO-FLOW: Append model gsnh_gsnh_gmem0_m_axi
INFO-FLOW: Found component gsnh_gsnh_gmem1_m_axi.
INFO-FLOW: Append model gsnh_gsnh_gmem1_m_axi
INFO-FLOW: Append model sobel
INFO-FLOW: Append model nms
INFO-FLOW: Append model gsnh
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: gsnh_gsnh_sitofp_32s_32_6_no_dsp_1 gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1 gsnh_gsnh_add_5ns_5ns_5_1_1 gsnh_gsnh_sub_5s_5ns_5_1_1 gsnh_gsnh_add_19ns_19ns_19_1_1 gsnh_gsnh_add_10ns_10ns_10_1_1 gsnh_gsnh_add_18ns_18ns_18_1_1 gsnh_gsnh_sub_9ns_9ns_9_1_1 gsnh_gsnh_add_11ns_11s_11_1_1 gsnh_gsnh_add_9ns_9ns_9_1_1 gsnh_gsnh_sub_11ns_11ns_11_1_1 gsnh_gsnh_sdiv_20s_11s_20_24_1 gsnh_gsnh_add_9s_9ns_9_1_1 gsnh_gsnh_sub_8ns_8ns_8_1_1 gsnh_gsnh_sub_32ns_32ns_32_1_1 gsnh_gsnh_mul_mul_11s_11s_22_4_1 gsnh_gsnh_mul_mul_11s_11s_31_4_1 gsnh_gsnh_mul_mul_11s_8s_28_4_1 gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1 gsnh_gsnh_mul_mul_11s_8ns_28_4_1 gsnh_sobel_line_buf gsnh_gsnh_add_6ns_6ns_6_1_1 gsnh_gsnh_add_11ns_11ns_11_1_1 gsnh_gsnh_gau_buf gsnh_gsnh_control_s_axi gsnh_gsnh_gmem0_m_axi gsnh_gsnh_gmem1_m_axi sobel nms gsnh
INFO-FLOW: To file: write model gsnh_gsnh_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: To file: write model gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1
INFO-FLOW: To file: write model gsnh_gsnh_add_5ns_5ns_5_1_1
INFO-FLOW: To file: write model gsnh_gsnh_sub_5s_5ns_5_1_1
INFO-FLOW: To file: write model gsnh_gsnh_add_19ns_19ns_19_1_1
INFO-FLOW: To file: write model gsnh_gsnh_add_10ns_10ns_10_1_1
INFO-FLOW: To file: write model gsnh_gsnh_add_18ns_18ns_18_1_1
INFO-FLOW: To file: write model gsnh_gsnh_sub_9ns_9ns_9_1_1
INFO-FLOW: To file: write model gsnh_gsnh_add_11ns_11s_11_1_1
INFO-FLOW: To file: write model gsnh_gsnh_add_9ns_9ns_9_1_1
INFO-FLOW: To file: write model gsnh_gsnh_sub_11ns_11ns_11_1_1
INFO-FLOW: To file: write model gsnh_gsnh_sdiv_20s_11s_20_24_1
INFO-FLOW: To file: write model gsnh_gsnh_add_9s_9ns_9_1_1
INFO-FLOW: To file: write model gsnh_gsnh_sub_8ns_8ns_8_1_1
INFO-FLOW: To file: write model gsnh_gsnh_sub_32ns_32ns_32_1_1
INFO-FLOW: To file: write model gsnh_gsnh_mul_mul_11s_11s_22_4_1
INFO-FLOW: To file: write model gsnh_gsnh_mul_mul_11s_11s_31_4_1
INFO-FLOW: To file: write model gsnh_gsnh_mul_mul_11s_8s_28_4_1
INFO-FLOW: To file: write model gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1
INFO-FLOW: To file: write model gsnh_gsnh_mul_mul_11s_8ns_28_4_1
INFO-FLOW: To file: write model gsnh_sobel_line_buf
INFO-FLOW: To file: write model gsnh_gsnh_add_6ns_6ns_6_1_1
INFO-FLOW: To file: write model gsnh_gsnh_add_11ns_11ns_11_1_1
INFO-FLOW: To file: write model gsnh_gsnh_gau_buf
INFO-FLOW: To file: write model gsnh_gsnh_control_s_axi
INFO-FLOW: To file: write model gsnh_gsnh_gmem0_m_axi
INFO-FLOW: To file: write model gsnh_gsnh_gmem1_m_axi
INFO-FLOW: To file: write model sobel
INFO-FLOW: To file: write model nms
INFO-FLOW: To file: write model gsnh
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): gsnh
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1
Execute         get_config_flow -target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'gsnh_gsnh_sdiv_20s_11s_20_24_1_div'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gsnh_sobel_line_buf_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.67 sec.
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'gsnh_gsnh_gau_buf_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1
Execute         get_config_flow -target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=gsnh xml_exists=0
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.compgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.compgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.compgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.constraint.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=0
Execute         source /opt/xilinx/Vitis/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.dataonly.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.dataonly.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.constraint.tcl 
Execute         sc_get_clocks gsnh 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/impl/misc/gsnh_gsnh_ap_fsqrt_15_no_dsp_32_ip.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/impl/misc/gsnh_gsnh_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/nms.tbgen.tcl 
Execute         source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1107.289 ; gain = 654.969 ; free physical = 67445 ; free virtual = 146105
INFO: [VHDL 208-304] Generating VHDL RTL for gsnh with prefix gsnh_.
INFO: [VLOG 209-307] Generating Verilog RTL for gsnh with prefix gsnh_.
Execute         syn_report -model gsnh -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 547.95 MHz
Command       autosyn done; 12.21 sec.
Command     csynth_design done; 65.37 sec.
Execute     cosim_design 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vitis/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       is_encrypted /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.cpp 
Execute       is_encrypted /home/bryanxz2/ece527_taskpar/fpga_dataflow/src/gsnh.cpp 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.cpp /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: /home/bryanxz2/ece527_taskpar/fpga_dataflow/src/gsnh.cpp /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/./sim/autowrap/testbench/gsnh.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/./sim/autowrap/testbench/gsnh.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vitis/2019.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/./sim/autowrap/testbench/gsnh.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 5.49 sec.
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.rtl_wrap.cfg.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'gmem0' has a depth of '262144'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem1' has a depth of '262144'. Insufficient depth may result in simulation mismatch or freeze.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 1.93 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/.autopilot/db/gsnh.tbgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 371.8 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 453.82 sec.
Execute     cleanup_all 
