###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        86592   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        69210   # Number of read row buffer hits
num_read_cmds                  =        86592   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17404   # Number of ACT commands
num_pre_cmds                   =        17388   # Number of PRE commands
num_ondemand_pres              =         4042   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6660052   # Cyles of rank active rank.0
rank_active_cycles.1           =      5970234   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3339948   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4029766   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        78016   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          238   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           51   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           39   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           32   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           13   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           15   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8155   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        45714   # Read request latency (cycles)
read_latency[40-59]            =        20018   # Read request latency (cycles)
read_latency[60-79]            =         7801   # Read request latency (cycles)
read_latency[80-99]            =         2259   # Read request latency (cycles)
read_latency[100-119]          =         1551   # Read request latency (cycles)
read_latency[120-139]          =         1138   # Read request latency (cycles)
read_latency[140-159]          =          719   # Read request latency (cycles)
read_latency[160-179]          =          587   # Read request latency (cycles)
read_latency[180-199]          =          578   # Read request latency (cycles)
read_latency[200-]             =         6227   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.49139e+08   # Read energy
act_energy                     =  4.76173e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.60318e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.93429e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.15587e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.72543e+09   # Active standby energy rank.1
average_read_latency           =      77.0085   # Average read request latency (cycles)
average_interarrival           =      115.475   # Average request interarrival latency (cycles)
total_energy                   =  1.25202e+10   # Total energy (pJ)
average_power                  =      1252.02   # Average power (mW)
average_bandwidth              =     0.738918   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        80633   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        63238   # Number of read row buffer hits
num_read_cmds                  =        80633   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17405   # Number of ACT commands
num_pre_cmds                   =        17386   # Number of PRE commands
num_ondemand_pres              =         5181   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6342136   # Cyles of rank active rank.0
rank_active_cycles.1           =      6251739   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3657864   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3748261   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        72126   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          236   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           91   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           37   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           39   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           14   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8043   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        43946   # Read request latency (cycles)
read_latency[40-59]            =        18078   # Read request latency (cycles)
read_latency[60-79]            =         8021   # Read request latency (cycles)
read_latency[80-99]            =         2028   # Read request latency (cycles)
read_latency[100-119]          =         1622   # Read request latency (cycles)
read_latency[120-139]          =         1159   # Read request latency (cycles)
read_latency[140-159]          =          633   # Read request latency (cycles)
read_latency[160-179]          =          582   # Read request latency (cycles)
read_latency[180-199]          =          474   # Read request latency (cycles)
read_latency[200-]             =         4090   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.25112e+08   # Read energy
act_energy                     =  4.76201e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.75577e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.79917e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.95749e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.90109e+09   # Active standby energy rank.1
average_read_latency           =      60.3391   # Average read request latency (cycles)
average_interarrival           =      124.009   # Average request interarrival latency (cycles)
total_energy                   =  1.24909e+10   # Total energy (pJ)
average_power                  =      1249.09   # Average power (mW)
average_bandwidth              =     0.688068   # Average bandwidth
