{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 01:34:45 2013 " "Info: Processing started: Tue Jan 01 01:34:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHIF6L -c SHIF6L " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SHIF6L -c SHIF6L" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shif6l.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shif6l.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIF6L " "Info: Found entity 1: SHIF6L" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHIF6L " "Info: Elaborating entity \"SHIF6L\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SHIF6L.v(14) " "Warning (10230): Verilog HDL assignment warning at SHIF6L.v(14): truncated value with size 32 to match size of target (3)" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qtemp SHIF6L.v(20) " "Warning (10235): Verilog HDL Always Construct warning at SHIF6L.v(20): variable \"qtemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout SHIF6L.v(18) " "Warning (10240): Verilog HDL Always Construct warning at SHIF6L.v(18): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] SHIF6L.v(18) " "Info (10041): Inferred latch for \"dout\[0\]\" at SHIF6L.v(18)" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] SHIF6L.v(18) " "Info (10041): Inferred latch for \"dout\[1\]\" at SHIF6L.v(18)" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] SHIF6L.v(18) " "Info (10041): Inferred latch for \"dout\[2\]\" at SHIF6L.v(18)" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] SHIF6L.v(18) " "Info (10041): Inferred latch for \"dout\[3\]\" at SHIF6L.v(18)" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] SHIF6L.v(18) " "Info (10041): Inferred latch for \"dout\[4\]\" at SHIF6L.v(18)" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] SHIF6L.v(18) " "Info (10041): Inferred latch for \"dout\[5\]\" at SHIF6L.v(18)" {  } { { "SHIF6L.v" "" { Text "D:/SHIF6L/SHIF6L.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Info: Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 01:34:46 2013 " "Info: Processing ended: Tue Jan 01 01:34:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
