# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name array_objects_0_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_0_V_r \
    op interface \
    ports { array_objects_0_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name array_objects_1_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_1_V_r \
    op interface \
    ports { array_objects_1_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name array_objects_2_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_2_V_r \
    op interface \
    ports { array_objects_2_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name array_objects_3_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_3_V_r \
    op interface \
    ports { array_objects_3_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name array_objects_4_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_4_V_r \
    op interface \
    ports { array_objects_4_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name array_objects_5_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_5_V_r \
    op interface \
    ports { array_objects_5_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name array_objects_6_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_6_V_r \
    op interface \
    ports { array_objects_6_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name array_objects_7_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_7_V_r \
    op interface \
    ports { array_objects_7_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name array_objects_8_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_8_V_r \
    op interface \
    ports { array_objects_8_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name array_objects_9_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_9_V_r \
    op interface \
    ports { array_objects_9_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name array_objects_10_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_10_V_s \
    op interface \
    ports { array_objects_10_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name array_objects_11_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_11_V_s \
    op interface \
    ports { array_objects_11_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name array_objects_12_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_12_V_s \
    op interface \
    ports { array_objects_12_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name array_objects_13_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_13_V_s \
    op interface \
    ports { array_objects_13_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name array_objects_14_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_14_V_s \
    op interface \
    ports { array_objects_14_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name array_objects_15_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_15_V_s \
    op interface \
    ports { array_objects_15_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name array_objects_16_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_16_V_s \
    op interface \
    ports { array_objects_16_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name array_objects_17_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_17_V_s \
    op interface \
    ports { array_objects_17_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name array_objects_18_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_18_V_s \
    op interface \
    ports { array_objects_18_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name array_objects_19_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_19_V_s \
    op interface \
    ports { array_objects_19_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name array_objects_20_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_20_V_s \
    op interface \
    ports { array_objects_20_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name array_objects_21_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_21_V_s \
    op interface \
    ports { array_objects_21_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name array_objects_22_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_22_V_s \
    op interface \
    ports { array_objects_22_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name array_objects_23_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_23_V_s \
    op interface \
    ports { array_objects_23_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name array_objects_24_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_24_V_s \
    op interface \
    ports { array_objects_24_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name array_objects_25_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_25_V_s \
    op interface \
    ports { array_objects_25_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name array_objects_26_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_26_V_s \
    op interface \
    ports { array_objects_26_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name array_objects_27_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_27_V_s \
    op interface \
    ports { array_objects_27_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name array_objects_28_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_28_V_s \
    op interface \
    ports { array_objects_28_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name array_objects_29_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_29_V_s \
    op interface \
    ports { array_objects_29_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name array_objects_30_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_30_V_s \
    op interface \
    ports { array_objects_30_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name array_objects_31_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_31_V_s \
    op interface \
    ports { array_objects_31_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name array_objects_32_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_32_V_s \
    op interface \
    ports { array_objects_32_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name array_objects_33_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_33_V_s \
    op interface \
    ports { array_objects_33_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name array_objects_34_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_34_V_s \
    op interface \
    ports { array_objects_34_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name array_objects_35_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_35_V_s \
    op interface \
    ports { array_objects_35_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name array_objects_36_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_36_V_s \
    op interface \
    ports { array_objects_36_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name array_objects_37_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_37_V_s \
    op interface \
    ports { array_objects_37_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name array_objects_38_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_38_V_s \
    op interface \
    ports { array_objects_38_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name array_objects_39_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_39_V_s \
    op interface \
    ports { array_objects_39_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name array_objects_40_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_40_V_s \
    op interface \
    ports { array_objects_40_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name array_objects_41_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_41_V_s \
    op interface \
    ports { array_objects_41_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name array_objects_42_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_42_V_s \
    op interface \
    ports { array_objects_42_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name array_objects_43_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_43_V_s \
    op interface \
    ports { array_objects_43_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name array_objects_44_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_44_V_s \
    op interface \
    ports { array_objects_44_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name array_objects_45_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_45_V_s \
    op interface \
    ports { array_objects_45_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name array_objects_46_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_46_V_s \
    op interface \
    ports { array_objects_46_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name array_objects_47_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_47_V_s \
    op interface \
    ports { array_objects_47_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name array_objects_48_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_48_V_s \
    op interface \
    ports { array_objects_48_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name array_objects_49_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_49_V_s \
    op interface \
    ports { array_objects_49_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name array_objects_50_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_50_V_s \
    op interface \
    ports { array_objects_50_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name array_objects_51_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_51_V_s \
    op interface \
    ports { array_objects_51_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name array_objects_52_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_52_V_s \
    op interface \
    ports { array_objects_52_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name array_objects_53_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_53_V_s \
    op interface \
    ports { array_objects_53_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name array_objects_54_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_54_V_s \
    op interface \
    ports { array_objects_54_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name array_objects_55_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_55_V_s \
    op interface \
    ports { array_objects_55_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name array_objects_56_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_56_V_s \
    op interface \
    ports { array_objects_56_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name array_objects_57_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_57_V_s \
    op interface \
    ports { array_objects_57_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name array_objects_58_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_58_V_s \
    op interface \
    ports { array_objects_58_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name array_objects_59_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_59_V_s \
    op interface \
    ports { array_objects_59_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


