Analysis & Synthesis report for Pipelined
Tue Feb 04 01:41:55 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: adder:pcAdder
 11. Parameter Settings for User Entity Instance: adder:branchAdder1
 12. Parameter Settings for User Entity Instance: adder:branchAdder2
 13. Parameter Settings for User Entity Instance: pipe:IF_ID
 14. Parameter Settings for User Entity Instance: controlUnit:CU
 15. Port Connectivity Checks: "controlUnit:CU"
 16. Port Connectivity Checks: "signextender:SignExtend2"
 17. Port Connectivity Checks: "signextender:SignExtend1"
 18. Port Connectivity Checks: "registerFile:RegFile"
 19. Port Connectivity Checks: "pipe:IF_ID"
 20. Port Connectivity Checks: "adder:branchAdder2"
 21. Port Connectivity Checks: "adder:branchAdder1"
 22. Port Connectivity Checks: "adder:pcAdder"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 04 01:41:55 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Pipelined                                   ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 14                                          ;
;     Total combinational functions  ; 7                                           ;
;     Dedicated logic registers      ; 14                                          ;
; Total registers                    ; 14                                          ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; processor          ; Pipelined          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------+---------+
; processor.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v            ;         ;
; registerFile.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/registerFile.v         ;         ;
; controlUnit.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit.v          ;         ;
; signextender.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/signextender.v         ;         ;
; programCounter.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/programCounter.v       ;         ;
; adder.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/adder.v                ;         ;
; Pipes.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/Pipes.v                ;         ;
; dual_issue_instr_mem.v           ; yes             ; User Verilog HDL File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dual_issue_instr_mem.v ;         ;
; instr_mem_init.txt               ; yes             ; Auto-Found File        ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instr_mem_init.txt     ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 14        ;
;                                             ;           ;
; Total combinational functions               ; 7         ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 1         ;
;     -- <=2 input functions                  ; 6         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2         ;
;     -- arithmetic mode                      ; 5         ;
;                                             ;           ;
; Total registers                             ; 14        ;
;     -- Dedicated logic registers            ; 14        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 14        ;
; Total fan-out                               ; 73        ;
; Average fan-out                             ; 1.70      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name          ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------+--------------+
; |processor                 ; 7 (7)               ; 14 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 11   ; 0            ; 0          ; |processor                   ; processor      ; work         ;
;    |programCounter:pc|     ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|programCounter:pc ; programCounter ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; programCounter:pc|PCout[0]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:pcAdder ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:branchAdder1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:branchAdder2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:IF_ID ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; size           ; 96    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:CU ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; _RType         ; 000000 ; Unsigned Binary                   ;
; _addi          ; 001000 ; Unsigned Binary                   ;
; _lw            ; 100011 ; Unsigned Binary                   ;
; _sw            ; 101011 ; Unsigned Binary                   ;
; _beq           ; 000100 ; Unsigned Binary                   ;
; _bne           ; 000101 ; Unsigned Binary                   ;
; _jal           ; 000011 ; Unsigned Binary                   ;
; _ori           ; 001101 ; Unsigned Binary                   ;
; _xori          ; 010110 ; Unsigned Binary                   ;
; _add_          ; 100000 ; Unsigned Binary                   ;
; _sub_          ; 100010 ; Unsigned Binary                   ;
; _and_          ; 100100 ; Unsigned Binary                   ;
; _or_           ; 100101 ; Unsigned Binary                   ;
; _slt_          ; 101010 ; Unsigned Binary                   ;
; _sgt_          ; 010100 ; Unsigned Binary                   ;
; _sll_          ; 000000 ; Unsigned Binary                   ;
; _srl_          ; 000010 ; Unsigned Binary                   ;
; _nor_          ; 100111 ; Unsigned Binary                   ;
; _xor_          ; 010101 ; Unsigned Binary                   ;
; _jr_           ; 001000 ; Unsigned Binary                   ;
; _andi          ; 001100 ; Unsigned Binary                   ;
; _slti          ; 001010 ; Unsigned Binary                   ;
; _j             ; 000010 ; Unsigned Binary                   ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlUnit:CU"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Branch1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWriteEn1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegWriteEn1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrc1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Jump1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PcSrc1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Branch2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWriteEn2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegWriteEn2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrc2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Jump2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PcSrc2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemtoReg1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegDst1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemtoReg2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegDst2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUOp1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUOp2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "signextender:SignExtend2"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "signextender:SignExtend1"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:RegFile"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; readData1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readData2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readData3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readData4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe:IF_ID"                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[95..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q[57..48] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q[25..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:branchAdder2"                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:branchAdder1"                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "adder:pcAdder"   ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; in2[7..2] ; Input ; Info     ; Stuck at GND ;
; in2[1]    ; Input ; Info     ; Stuck at VCC ;
; in2[0]    ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 14                          ;
;     ENA CLR           ; 7                           ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 8                           ;
;     arith             ; 5                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;     normal            ; 3                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 1.50                        ;
; Average LUT depth     ; 0.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Feb 04 01:41:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined -c Pipelined
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file branchpredictionunit.v
    Info (12023): Found entity 1: BranchPredictionUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/BranchPredictionUnit.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file muxes.v
    Info (12023): Found entity 1: mux2x1 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/muxes.v Line: 1
    Info (12023): Found entity 2: mux3to1 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/muxes.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: signextender File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/signextender.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/adder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file andgate.v
    Info (12023): Found entity 1: ANDGate File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/ANDGate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file xnor.v
    Info (12023): Found entity 1: XNORGate File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/XNOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes.v
    Info (12023): Found entity 1: pipe File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/Pipes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: Comparator File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/Comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/forwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionunit.v
    Info (12023): Found entity 1: HazardDetectionUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/HazardDetectionUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file orgate.v
    Info (12023): Found entity 1: ORGate File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/ORGate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pccorrection.v
    Info (12023): Found entity 1: pcCorrection File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/pcCorrection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_issue_instr_mem.v
    Info (12023): Found entity 1: dual_issue_instr_mem File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dual_issue_instr_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem_dual_issue_tb.v
    Info (12023): Found entity 1: instr_mem_dual_issue_tb File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/instr_mem_dual_issue_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile_tb.v
    Info (12023): Found entity 1: registerFile_tb File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/registerFile_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_tb.v
    Info (12023): Found entity 1: controlUnit_tb File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit_tb.v Line: 1
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at processor.v(9): object "bit26_1" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at processor.v(9): object "bit26_2" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "rd1" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "rd2" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "rs1" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "rs2" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "rt1" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "rt2" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "shamt1" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at processor.v(16): object "shamt2" assigned a value but never read File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 16
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:pc" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 54
Info (12128): Elaborating entity "adder" for hierarchy "adder:pcAdder" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 56
Info (12128): Elaborating entity "dual_issue_instr_mem" for hierarchy "dual_issue_instr_mem:instMem" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 59
Warning (10850): Verilog HDL warning at dual_issue_instr_mem.v(11): number of words (9) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dual_issue_instr_mem.v Line: 11
Warning (10030): Net "mem.data_a" at dual_issue_instr_mem.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dual_issue_instr_mem.v Line: 7
Warning (10030): Net "mem.waddr_a" at dual_issue_instr_mem.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dual_issue_instr_mem.v Line: 7
Warning (10030): Net "mem.we_a" at dual_issue_instr_mem.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/dual_issue_instr_mem.v Line: 7
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:IF_ID" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 68
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:RegFile" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 79
Info (12128): Elaborating entity "signextender" for hierarchy "signextender:SignExtend1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 83
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:CU" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 95
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/processor.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'Pipelined.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   11.500          clk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/output_files/Pipelined.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 14 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4928 megabytes
    Info: Processing ended: Tue Feb 04 01:41:55 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/output_files/Pipelined.map.smsg.


