-- hds header_start
--
-- VHDL Architecture MP2_2.DRAM.untitled
--
-- Created:
--          by - skim41.stdt (eesn20.ews.uiuc.edu)
--          at - 23:54:28 10/14/04
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2001.5 (Build 170)
--
-- hds header_end
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


LIBRARY MP2_2;
USE MP2_2.LC3b_types.all;

ENTITY DRAM IS
   PORT( 
      Clk       : IN     std_logic;
      PMAddress : IN     LC3b_word;
      PMDataOut : IN     LC3b_CacheLine64;
      PMREAD_L  : IN     std_logic;
      PMWRITE_L : IN     std_logic;
      Reset_L   : IN     std_logic;
      PMDataIn  : OUT    LC3b_CacheLine64;
      PMRESP_H  : OUT    std_logic
   );

-- Declarations

END DRAM ;

-- hds interface_end
ARCHITECTURE untitled OF DRAM IS
BEGIN

   -------------------------------------------------------------------
   vhdl_memory : PROCESS (RESET_L, PMREAD_L, PMWRITE_L) 
   -------------------------------------------------------------------
     TYPE memory_array IS	array (0 to 8192) of LC3b_byte;
     VARIABLE mem : memory_array;
     VARIABLE int_address : integer;
   BEGIN
     int_address := to_integer(unsigned(PMADDRESS(12 downto 3)) * 8);

     IF Reset_L = '0' then
       PMRESP_H <= '0';

-- Insert Memory vectors here
  -- Example: mem(0) := To_stdlogicvector(X"00");


	mem(0) := To_stdlogicvector(X"6E");
	mem(1) := To_stdlogicvector(X"E0");
	mem(2) := To_stdlogicvector(X"AD");
	mem(3) := To_stdlogicvector(X"E2");
	mem(4) := To_stdlogicvector(X"EC");
	mem(5) := To_stdlogicvector(X"E4");
	mem(6) := To_stdlogicvector(X"8F");
	mem(7) := To_stdlogicvector(X"6E");
	mem(8) := To_stdlogicvector(X"4E");
	mem(9) := To_stdlogicvector(X"6E");
	mem(10) := To_stdlogicvector(X"4C");
	mem(11) := To_stdlogicvector(X"6C");
	mem(12) := To_stdlogicvector(X"1A");
	mem(13) := To_stdlogicvector(X"2E");
	mem(14) := To_stdlogicvector(X"0B");
	mem(15) := To_stdlogicvector(X"7C");
	mem(16) := To_stdlogicvector(X"52");
	mem(17) := To_stdlogicvector(X"3E");
	mem(18) := To_stdlogicvector(X"0B");
	mem(19) := To_stdlogicvector(X"6A");
	mem(20) := To_stdlogicvector(X"06");
	mem(21) := To_stdlogicvector(X"6E");
	mem(22) := To_stdlogicvector(X"87");
	mem(23) := To_stdlogicvector(X"7E");
	mem(24) := To_stdlogicvector(X"84");
	mem(25) := To_stdlogicvector(X"7E");
	mem(26) := To_stdlogicvector(X"00");
	mem(27) := To_stdlogicvector(X"0E");
	mem(28) := To_stdlogicvector(X"00");
	mem(29) := To_stdlogicvector(X"0E");
	mem(30) := To_stdlogicvector(X"D8");
	mem(31) := To_stdlogicvector(X"DF");
	mem(32) := To_stdlogicvector(X"A1");
	mem(33) := To_stdlogicvector(X"14");
	mem(34) := To_stdlogicvector(X"8C");
	mem(35) := To_stdlogicvector(X"3E");
	mem(36) := To_stdlogicvector(X"E0");
	mem(37) := To_stdlogicvector(X"56");
	mem(38) := To_stdlogicvector(X"EA");
	mem(39) := To_stdlogicvector(X"16");
	mem(40) := To_stdlogicvector(X"01");
	mem(41) := To_stdlogicvector(X"68");
	mem(42) := To_stdlogicvector(X"42");
	mem(43) := To_stdlogicvector(X"68");
	mem(44) := To_stdlogicvector(X"00");
	mem(45) := To_stdlogicvector(X"6A");
	mem(46) := To_stdlogicvector(X"42");
	mem(47) := To_stdlogicvector(X"2A");
	mem(48) := To_stdlogicvector(X"83");
	mem(49) := To_stdlogicvector(X"68");
	mem(50) := To_stdlogicvector(X"FF");
	mem(51) := To_stdlogicvector(X"16");
	mem(52) := To_stdlogicvector(X"F9");
	mem(53) := To_stdlogicvector(X"03");
	mem(54) := To_stdlogicvector(X"E0");
	mem(55) := To_stdlogicvector(X"56");
	mem(56) := To_stdlogicvector(X"E5");
	mem(57) := To_stdlogicvector(X"16");
	mem(58) := To_stdlogicvector(X"E1");
	mem(59) := To_stdlogicvector(X"E0");
	mem(60) := To_stdlogicvector(X"E1");
	mem(61) := To_stdlogicvector(X"E3");
	mem(62) := To_stdlogicvector(X"20");
	mem(63) := To_stdlogicvector(X"48");
	mem(64) := To_stdlogicvector(X"FF");
	mem(65) := To_stdlogicvector(X"0F");
	mem(66) := To_stdlogicvector(X"A2");
	mem(67) := To_stdlogicvector(X"00");
	mem(68) := To_stdlogicvector(X"DD");
	mem(69) := To_stdlogicvector(X"0F");
	mem(70) := To_stdlogicvector(X"DC");
	mem(71) := To_stdlogicvector(X"0F");
	mem(72) := To_stdlogicvector(X"DB");
	mem(73) := To_stdlogicvector(X"0F");
	mem(74) := To_stdlogicvector(X"DA");
	mem(75) := To_stdlogicvector(X"0F");
	mem(76) := To_stdlogicvector(X"D9");
	mem(77) := To_stdlogicvector(X"0F");
	mem(78) := To_stdlogicvector(X"D8");
	mem(79) := To_stdlogicvector(X"0F");
	mem(80) := To_stdlogicvector(X"D7");
	mem(81) := To_stdlogicvector(X"0F");
	mem(82) := To_stdlogicvector(X"D6");
	mem(83) := To_stdlogicvector(X"0F");
	mem(84) := To_stdlogicvector(X"D5");
	mem(85) := To_stdlogicvector(X"0F");
	mem(86) := To_stdlogicvector(X"D4");
	mem(87) := To_stdlogicvector(X"0F");
	mem(88) := To_stdlogicvector(X"D3");
	mem(89) := To_stdlogicvector(X"0F");
	mem(90) := To_stdlogicvector(X"D2");
	mem(91) := To_stdlogicvector(X"0F");
	mem(92) := To_stdlogicvector(X"D1");
	mem(93) := To_stdlogicvector(X"0F");
	mem(94) := To_stdlogicvector(X"D0");
	mem(95) := To_stdlogicvector(X"0F");
	mem(96) := To_stdlogicvector(X"CF");
	mem(97) := To_stdlogicvector(X"0F");
	mem(98) := To_stdlogicvector(X"CE");
	mem(99) := To_stdlogicvector(X"0F");
	mem(100) := To_stdlogicvector(X"CD");
	mem(101) := To_stdlogicvector(X"0F");
	mem(102) := To_stdlogicvector(X"CC");
	mem(103) := To_stdlogicvector(X"0F");
	mem(104) := To_stdlogicvector(X"CB");
	mem(105) := To_stdlogicvector(X"0F");
	mem(106) := To_stdlogicvector(X"CA");
	mem(107) := To_stdlogicvector(X"0F");
	mem(108) := To_stdlogicvector(X"C9");
	mem(109) := To_stdlogicvector(X"0F");
	mem(110) := To_stdlogicvector(X"C8");
	mem(111) := To_stdlogicvector(X"0F");
	mem(112) := To_stdlogicvector(X"C7");
	mem(113) := To_stdlogicvector(X"0F");
	mem(114) := To_stdlogicvector(X"C6");
	mem(115) := To_stdlogicvector(X"0F");
	mem(116) := To_stdlogicvector(X"C5");
	mem(117) := To_stdlogicvector(X"0F");
	mem(118) := To_stdlogicvector(X"C4");
	mem(119) := To_stdlogicvector(X"0F");
	mem(120) := To_stdlogicvector(X"C3");
	mem(121) := To_stdlogicvector(X"0F");
	mem(122) := To_stdlogicvector(X"C2");
	mem(123) := To_stdlogicvector(X"0F");
	mem(124) := To_stdlogicvector(X"C1");
	mem(125) := To_stdlogicvector(X"0F");
	mem(126) := To_stdlogicvector(X"C0");
	mem(127) := To_stdlogicvector(X"0F");
	mem(128) := To_stdlogicvector(X"E0");
	mem(129) := To_stdlogicvector(X"1D");
	mem(130) := To_stdlogicvector(X"24");
	mem(131) := To_stdlogicvector(X"1E");
	mem(132) := To_stdlogicvector(X"FF");
	mem(133) := To_stdlogicvector(X"16");
	mem(134) := To_stdlogicvector(X"0B");
	mem(135) := To_stdlogicvector(X"08");
	mem(136) := To_stdlogicvector(X"00");
	mem(137) := To_stdlogicvector(X"68");
	mem(138) := To_stdlogicvector(X"C0");
	mem(139) := To_stdlogicvector(X"6B");
	mem(140) := To_stdlogicvector(X"21");
	mem(141) := To_stdlogicvector(X"10");
	mem(142) := To_stdlogicvector(X"E1");
	mem(143) := To_stdlogicvector(X"1F");
	mem(144) := To_stdlogicvector(X"F9");
	mem(145) := To_stdlogicvector(X"07");
	mem(146) := To_stdlogicvector(X"21");
	mem(147) := To_stdlogicvector(X"F0");
	mem(148) := To_stdlogicvector(X"0C");
	mem(149) := To_stdlogicvector(X"48");
	mem(150) := To_stdlogicvector(X"F6");
	mem(151) := To_stdlogicvector(X"E5");
	mem(152) := To_stdlogicvector(X"80");
	mem(153) := To_stdlogicvector(X"C0");
	mem(154) := To_stdlogicvector(X"A1");
	mem(155) := To_stdlogicvector(X"E4");
	mem(156) := To_stdlogicvector(X"8D");
	mem(157) := To_stdlogicvector(X"64");
	mem(158) := To_stdlogicvector(X"A0");
	mem(159) := To_stdlogicvector(X"1F");
	mem(160) := To_stdlogicvector(X"C0");
	mem(161) := To_stdlogicvector(X"C1");
	mem(162) := To_stdlogicvector(X"3F");
	mem(163) := To_stdlogicvector(X"10");
	mem(164) := To_stdlogicvector(X"02");
	mem(165) := To_stdlogicvector(X"78");
	mem(166) := To_stdlogicvector(X"24");
	mem(167) := To_stdlogicvector(X"10");
	mem(168) := To_stdlogicvector(X"A0");
	mem(169) := To_stdlogicvector(X"54");
	mem(170) := To_stdlogicvector(X"BF");
	mem(171) := To_stdlogicvector(X"14");
	mem(172) := To_stdlogicvector(X"C0");
	mem(173) := To_stdlogicvector(X"C1");
	mem(174) := To_stdlogicvector(X"C6");
	mem(175) := To_stdlogicvector(X"7B");
	mem(176) := To_stdlogicvector(X"C0");
	mem(177) := To_stdlogicvector(X"C1");
	mem(178) := To_stdlogicvector(X"0D");
	mem(179) := To_stdlogicvector(X"60");
	mem(180) := To_stdlogicvector(X"0D");
	mem(181) := To_stdlogicvector(X"60");
	mem(182) := To_stdlogicvector(X"0D");
	mem(183) := To_stdlogicvector(X"60");
	mem(184) := To_stdlogicvector(X"0D");
	mem(185) := To_stdlogicvector(X"60");
	mem(186) := To_stdlogicvector(X"0D");
	mem(187) := To_stdlogicvector(X"60");
	mem(188) := To_stdlogicvector(X"0D");
	mem(189) := To_stdlogicvector(X"60");
	mem(190) := To_stdlogicvector(X"0D");
	mem(191) := To_stdlogicvector(X"60");
	mem(192) := To_stdlogicvector(X"0D");
	mem(193) := To_stdlogicvector(X"60");
	mem(194) := To_stdlogicvector(X"0D");
	mem(195) := To_stdlogicvector(X"60");
	mem(196) := To_stdlogicvector(X"0D");
	mem(197) := To_stdlogicvector(X"60");
	mem(198) := To_stdlogicvector(X"0D");
	mem(199) := To_stdlogicvector(X"60");
	mem(200) := To_stdlogicvector(X"0D");
	mem(201) := To_stdlogicvector(X"60");
	mem(202) := To_stdlogicvector(X"0D");
	mem(203) := To_stdlogicvector(X"60");
	mem(204) := To_stdlogicvector(X"0D");
	mem(205) := To_stdlogicvector(X"60");
	mem(206) := To_stdlogicvector(X"0D");
	mem(207) := To_stdlogicvector(X"60");
	mem(208) := To_stdlogicvector(X"0D");
	mem(209) := To_stdlogicvector(X"60");
	mem(210) := To_stdlogicvector(X"0D");
	mem(211) := To_stdlogicvector(X"60");
	mem(212) := To_stdlogicvector(X"0D");
	mem(213) := To_stdlogicvector(X"60");
	mem(214) := To_stdlogicvector(X"0D");
	mem(215) := To_stdlogicvector(X"60");
	mem(216) := To_stdlogicvector(X"0D");
	mem(217) := To_stdlogicvector(X"60");
	mem(218) := To_stdlogicvector(X"0D");
	mem(219) := To_stdlogicvector(X"60");
	mem(220) := To_stdlogicvector(X"0D");
	mem(221) := To_stdlogicvector(X"60");
	mem(222) := To_stdlogicvector(X"0D");
	mem(223) := To_stdlogicvector(X"60");
	mem(224) := To_stdlogicvector(X"0D");
	mem(225) := To_stdlogicvector(X"60");
	mem(226) := To_stdlogicvector(X"0D");
	mem(227) := To_stdlogicvector(X"60");
	mem(228) := To_stdlogicvector(X"0D");
	mem(229) := To_stdlogicvector(X"60");
	mem(230) := To_stdlogicvector(X"0D");
	mem(231) := To_stdlogicvector(X"60");
	mem(232) := To_stdlogicvector(X"0D");
	mem(233) := To_stdlogicvector(X"60");
	mem(234) := To_stdlogicvector(X"0D");
	mem(235) := To_stdlogicvector(X"60");
	mem(236) := To_stdlogicvector(X"0D");
	mem(237) := To_stdlogicvector(X"60");
	mem(238) := To_stdlogicvector(X"0D");
	mem(239) := To_stdlogicvector(X"60");
	mem(240) := To_stdlogicvector(X"0D");
	mem(241) := To_stdlogicvector(X"60");
	mem(242) := To_stdlogicvector(X"0D");
	mem(243) := To_stdlogicvector(X"60");
	mem(244) := To_stdlogicvector(X"0D");
	mem(245) := To_stdlogicvector(X"60");
	mem(246) := To_stdlogicvector(X"0D");
	mem(247) := To_stdlogicvector(X"60");
	mem(248) := To_stdlogicvector(X"0D");
	mem(249) := To_stdlogicvector(X"60");
	mem(250) := To_stdlogicvector(X"0D");
	mem(251) := To_stdlogicvector(X"60");
	mem(252) := To_stdlogicvector(X"0D");
	mem(253) := To_stdlogicvector(X"60");
	mem(254) := To_stdlogicvector(X"50");
	mem(255) := To_stdlogicvector(X"50");
	mem(256) := To_stdlogicvector(X"50");
	mem(257) := To_stdlogicvector(X"50");
	mem(258) := To_stdlogicvector(X"50");
	mem(259) := To_stdlogicvector(X"50");
	mem(260) := To_stdlogicvector(X"50");
	mem(261) := To_stdlogicvector(X"50");
	mem(262) := To_stdlogicvector(X"50");
	mem(263) := To_stdlogicvector(X"50");
	mem(264) := To_stdlogicvector(X"50");
	mem(265) := To_stdlogicvector(X"50");
	mem(266) := To_stdlogicvector(X"50");
	mem(267) := To_stdlogicvector(X"50");
	mem(268) := To_stdlogicvector(X"50");
	mem(269) := To_stdlogicvector(X"50");
	mem(270) := To_stdlogicvector(X"50");
	mem(271) := To_stdlogicvector(X"50");
	mem(272) := To_stdlogicvector(X"50");
	mem(273) := To_stdlogicvector(X"50");
	mem(274) := To_stdlogicvector(X"50");
	mem(275) := To_stdlogicvector(X"50");
	mem(276) := To_stdlogicvector(X"50");
	mem(277) := To_stdlogicvector(X"50");
	mem(278) := To_stdlogicvector(X"50");
	mem(279) := To_stdlogicvector(X"50");
	mem(280) := To_stdlogicvector(X"50");
	mem(281) := To_stdlogicvector(X"50");
	mem(282) := To_stdlogicvector(X"50");
	mem(283) := To_stdlogicvector(X"50");
	mem(284) := To_stdlogicvector(X"50");
	mem(285) := To_stdlogicvector(X"50");
	mem(286) := To_stdlogicvector(X"50");
	mem(287) := To_stdlogicvector(X"50");
	mem(288) := To_stdlogicvector(X"50");
	mem(289) := To_stdlogicvector(X"50");
	mem(290) := To_stdlogicvector(X"50");
	mem(291) := To_stdlogicvector(X"50");
	mem(292) := To_stdlogicvector(X"50");
	mem(293) := To_stdlogicvector(X"50");
	mem(294) := To_stdlogicvector(X"50");
	mem(295) := To_stdlogicvector(X"50");
	mem(296) := To_stdlogicvector(X"50");
	mem(297) := To_stdlogicvector(X"50");
	mem(298) := To_stdlogicvector(X"50");
	mem(299) := To_stdlogicvector(X"50");
	mem(300) := To_stdlogicvector(X"50");
	mem(301) := To_stdlogicvector(X"50");
	mem(302) := To_stdlogicvector(X"50");
	mem(303) := To_stdlogicvector(X"50");
	mem(304) := To_stdlogicvector(X"50");
	mem(305) := To_stdlogicvector(X"50");
	mem(306) := To_stdlogicvector(X"50");
	mem(307) := To_stdlogicvector(X"50");
	mem(308) := To_stdlogicvector(X"50");
	mem(309) := To_stdlogicvector(X"50");
	mem(310) := To_stdlogicvector(X"50");
	mem(311) := To_stdlogicvector(X"50");
	mem(312) := To_stdlogicvector(X"50");
	mem(313) := To_stdlogicvector(X"50");
	mem(314) := To_stdlogicvector(X"50");
	mem(315) := To_stdlogicvector(X"50");
	mem(316) := To_stdlogicvector(X"50");
	mem(317) := To_stdlogicvector(X"50");
	mem(318) := To_stdlogicvector(X"50");
	mem(319) := To_stdlogicvector(X"50");
	mem(320) := To_stdlogicvector(X"50");
	mem(321) := To_stdlogicvector(X"50");
	mem(322) := To_stdlogicvector(X"50");
	mem(323) := To_stdlogicvector(X"50");
	mem(324) := To_stdlogicvector(X"50");
	mem(325) := To_stdlogicvector(X"50");
	mem(326) := To_stdlogicvector(X"50");
	mem(327) := To_stdlogicvector(X"50");
	mem(328) := To_stdlogicvector(X"50");
	mem(329) := To_stdlogicvector(X"50");
	mem(330) := To_stdlogicvector(X"50");
	mem(331) := To_stdlogicvector(X"50");
	mem(332) := To_stdlogicvector(X"50");
	mem(333) := To_stdlogicvector(X"50");
	mem(334) := To_stdlogicvector(X"50");
	mem(335) := To_stdlogicvector(X"50");
	mem(336) := To_stdlogicvector(X"50");
	mem(337) := To_stdlogicvector(X"50");
	mem(338) := To_stdlogicvector(X"50");
	mem(339) := To_stdlogicvector(X"50");
	mem(340) := To_stdlogicvector(X"50");
	mem(341) := To_stdlogicvector(X"50");
	mem(342) := To_stdlogicvector(X"50");
	mem(343) := To_stdlogicvector(X"50");
	mem(344) := To_stdlogicvector(X"50");
	mem(345) := To_stdlogicvector(X"50");
	mem(346) := To_stdlogicvector(X"50");
	mem(347) := To_stdlogicvector(X"50");
	mem(348) := To_stdlogicvector(X"50");
	mem(349) := To_stdlogicvector(X"50");
	mem(350) := To_stdlogicvector(X"50");
	mem(351) := To_stdlogicvector(X"50");
	mem(352) := To_stdlogicvector(X"50");
	mem(353) := To_stdlogicvector(X"50");
	mem(354) := To_stdlogicvector(X"50");
	mem(355) := To_stdlogicvector(X"50");
	mem(356) := To_stdlogicvector(X"50");
	mem(357) := To_stdlogicvector(X"50");
	mem(358) := To_stdlogicvector(X"50");
	mem(359) := To_stdlogicvector(X"50");
	mem(360) := To_stdlogicvector(X"50");
	mem(361) := To_stdlogicvector(X"50");
	mem(362) := To_stdlogicvector(X"50");
	mem(363) := To_stdlogicvector(X"50");
	mem(364) := To_stdlogicvector(X"50");
	mem(365) := To_stdlogicvector(X"50");
	mem(366) := To_stdlogicvector(X"50");
	mem(367) := To_stdlogicvector(X"50");
	mem(368) := To_stdlogicvector(X"50");
	mem(369) := To_stdlogicvector(X"50");
	mem(370) := To_stdlogicvector(X"50");
	mem(371) := To_stdlogicvector(X"50");
	mem(372) := To_stdlogicvector(X"50");
	mem(373) := To_stdlogicvector(X"50");
	mem(374) := To_stdlogicvector(X"50");
	mem(375) := To_stdlogicvector(X"50");
	mem(376) := To_stdlogicvector(X"50");
	mem(377) := To_stdlogicvector(X"50");
	mem(378) := To_stdlogicvector(X"50");
	mem(379) := To_stdlogicvector(X"50");
	mem(380) := To_stdlogicvector(X"50");
	mem(381) := To_stdlogicvector(X"50");
	mem(382) := To_stdlogicvector(X"DD");
	mem(383) := To_stdlogicvector(X"BA");
	mem(384) := To_stdlogicvector(X"DD");
	mem(385) := To_stdlogicvector(X"BA");
	mem(386) := To_stdlogicvector(X"DD");
	mem(387) := To_stdlogicvector(X"BA");
	mem(388) := To_stdlogicvector(X"DD");
	mem(389) := To_stdlogicvector(X"BA");
	mem(390) := To_stdlogicvector(X"DD");
	mem(391) := To_stdlogicvector(X"BA");
	mem(392) := To_stdlogicvector(X"DD");
	mem(393) := To_stdlogicvector(X"BA");
	mem(394) := To_stdlogicvector(X"DD");
	mem(395) := To_stdlogicvector(X"BA");
	mem(396) := To_stdlogicvector(X"DD");
	mem(397) := To_stdlogicvector(X"BA");
	mem(398) := To_stdlogicvector(X"DD");
	mem(399) := To_stdlogicvector(X"BA");
	mem(400) := To_stdlogicvector(X"DD");
	mem(401) := To_stdlogicvector(X"BA");
	mem(402) := To_stdlogicvector(X"DD");
	mem(403) := To_stdlogicvector(X"BA");
	mem(404) := To_stdlogicvector(X"DD");
	mem(405) := To_stdlogicvector(X"BA");
	mem(406) := To_stdlogicvector(X"DD");
	mem(407) := To_stdlogicvector(X"BA");
	mem(408) := To_stdlogicvector(X"DD");
	mem(409) := To_stdlogicvector(X"BA");
	mem(410) := To_stdlogicvector(X"DD");
	mem(411) := To_stdlogicvector(X"BA");
	mem(412) := To_stdlogicvector(X"DD");
	mem(413) := To_stdlogicvector(X"BA");
	mem(414) := To_stdlogicvector(X"DD");
	mem(415) := To_stdlogicvector(X"BA");
	mem(416) := To_stdlogicvector(X"DD");
	mem(417) := To_stdlogicvector(X"BA");
	mem(418) := To_stdlogicvector(X"DD");
	mem(419) := To_stdlogicvector(X"BA");
	mem(420) := To_stdlogicvector(X"DD");
	mem(421) := To_stdlogicvector(X"BA");
	mem(422) := To_stdlogicvector(X"DD");
	mem(423) := To_stdlogicvector(X"BA");
	mem(424) := To_stdlogicvector(X"DD");
	mem(425) := To_stdlogicvector(X"BA");
	mem(426) := To_stdlogicvector(X"DD");
	mem(427) := To_stdlogicvector(X"BA");
	mem(428) := To_stdlogicvector(X"DD");
	mem(429) := To_stdlogicvector(X"BA");
	mem(430) := To_stdlogicvector(X"DD");
	mem(431) := To_stdlogicvector(X"BA");
	mem(432) := To_stdlogicvector(X"DD");
	mem(433) := To_stdlogicvector(X"BA");
	mem(434) := To_stdlogicvector(X"DD");
	mem(435) := To_stdlogicvector(X"BA");
	mem(436) := To_stdlogicvector(X"DD");
	mem(437) := To_stdlogicvector(X"BA");
	mem(438) := To_stdlogicvector(X"DD");
	mem(439) := To_stdlogicvector(X"BA");
	mem(440) := To_stdlogicvector(X"DD");
	mem(441) := To_stdlogicvector(X"BA");
	mem(442) := To_stdlogicvector(X"DD");
	mem(443) := To_stdlogicvector(X"BA");
	mem(444) := To_stdlogicvector(X"DD");
	mem(445) := To_stdlogicvector(X"BA");
	mem(446) := To_stdlogicvector(X"DD");
	mem(447) := To_stdlogicvector(X"BA");
	mem(448) := To_stdlogicvector(X"DD");
	mem(449) := To_stdlogicvector(X"BA");
	mem(450) := To_stdlogicvector(X"DD");
	mem(451) := To_stdlogicvector(X"BA");
	mem(452) := To_stdlogicvector(X"DD");
	mem(453) := To_stdlogicvector(X"BA");
	mem(454) := To_stdlogicvector(X"DD");
	mem(455) := To_stdlogicvector(X"BA");
	mem(456) := To_stdlogicvector(X"DD");
	mem(457) := To_stdlogicvector(X"BA");
	mem(458) := To_stdlogicvector(X"DD");
	mem(459) := To_stdlogicvector(X"BA");
	mem(460) := To_stdlogicvector(X"DD");
	mem(461) := To_stdlogicvector(X"BA");
	mem(462) := To_stdlogicvector(X"DD");
	mem(463) := To_stdlogicvector(X"BA");
	mem(464) := To_stdlogicvector(X"DD");
	mem(465) := To_stdlogicvector(X"BA");
	mem(466) := To_stdlogicvector(X"DD");
	mem(467) := To_stdlogicvector(X"BA");
	mem(468) := To_stdlogicvector(X"DD");
	mem(469) := To_stdlogicvector(X"BA");
	mem(470) := To_stdlogicvector(X"DD");
	mem(471) := To_stdlogicvector(X"BA");
	mem(472) := To_stdlogicvector(X"DD");
	mem(473) := To_stdlogicvector(X"BA");
	mem(474) := To_stdlogicvector(X"DD");
	mem(475) := To_stdlogicvector(X"BA");
	mem(476) := To_stdlogicvector(X"DD");
	mem(477) := To_stdlogicvector(X"BA");
	mem(478) := To_stdlogicvector(X"DD");
	mem(479) := To_stdlogicvector(X"BA");
	mem(480) := To_stdlogicvector(X"DD");
	mem(481) := To_stdlogicvector(X"BA");
	mem(482) := To_stdlogicvector(X"DD");
	mem(483) := To_stdlogicvector(X"BA");
	mem(484) := To_stdlogicvector(X"DD");
	mem(485) := To_stdlogicvector(X"BA");
	mem(486) := To_stdlogicvector(X"DD");
	mem(487) := To_stdlogicvector(X"BA");
	mem(488) := To_stdlogicvector(X"DD");
	mem(489) := To_stdlogicvector(X"BA");
	mem(490) := To_stdlogicvector(X"DD");
	mem(491) := To_stdlogicvector(X"BA");
	mem(492) := To_stdlogicvector(X"DD");
	mem(493) := To_stdlogicvector(X"BA");
	mem(494) := To_stdlogicvector(X"DD");
	mem(495) := To_stdlogicvector(X"BA");
	mem(496) := To_stdlogicvector(X"DD");
	mem(497) := To_stdlogicvector(X"BA");
	mem(498) := To_stdlogicvector(X"DD");
	mem(499) := To_stdlogicvector(X"BA");
	mem(500) := To_stdlogicvector(X"DD");
	mem(501) := To_stdlogicvector(X"BA");
	mem(502) := To_stdlogicvector(X"DD");
	mem(503) := To_stdlogicvector(X"BA");
	mem(504) := To_stdlogicvector(X"DD");
	mem(505) := To_stdlogicvector(X"BA");
	mem(506) := To_stdlogicvector(X"DD");
	mem(507) := To_stdlogicvector(X"BA");
	mem(508) := To_stdlogicvector(X"DD");
	mem(509) := To_stdlogicvector(X"BA");
	mem(510) := To_stdlogicvector(X"11");
	mem(511) := To_stdlogicvector(X"11");
	mem(512) := To_stdlogicvector(X"22");
	mem(513) := To_stdlogicvector(X"22");
	mem(514) := To_stdlogicvector(X"33");
	mem(515) := To_stdlogicvector(X"33");
	mem(516) := To_stdlogicvector(X"44");
	mem(517) := To_stdlogicvector(X"44");
	mem(518) := To_stdlogicvector(X"55");
	mem(519) := To_stdlogicvector(X"55");
	mem(520) := To_stdlogicvector(X"66");
	mem(521) := To_stdlogicvector(X"66");
	mem(522) := To_stdlogicvector(X"77");
	mem(523) := To_stdlogicvector(X"77");
	mem(524) := To_stdlogicvector(X"88");
	mem(525) := To_stdlogicvector(X"88");



-- Stop.

     ELSE
       IF ((int_address >= 0) and (int_address <= 8192)) THEN
         IF (PMREAD_L = '0' and PMWRITE_L = '1') THEN
             PMDATAIN(7 downto 0) <= mem(int_address) after 500 ns;            
             PMDATAIN(15 downto 8) <= mem(int_address + 1) after 500 ns;
             PMDATAIN(23 downto 16) <= mem(int_address + 2) after 500 ns;
             PMDATAIN(31 downto 24) <= mem(int_address + 3) after 500 ns;
             PMDATAIN(39 downto 32) <= mem(int_address + 4) after 500 ns;            
             PMDATAIN(47 downto 40) <= mem(int_address + 5) after 500 ns;
             PMDATAIN(55 downto 48) <= mem(int_address + 6) after 500 ns;
             PMDATAIN(63 downto 56) <= mem(int_address + 7) after 500 ns;
 
             PMRESP_H <= '1' after 500 ns, '0' after 530 ns;
             -- You may change the '530ns' above to '500 + your clock cycle';

         ELSIF (PMWRITE_L = '0' and PMREAD_L = '1') THEN
             
             mem(int_address) := PMDATAOUT(7 downto 0);
             mem(int_address + 1) := PMDATAOUT(15 downto 8);
             mem(int_address + 2) := PMDATAOUT(23 downto 16);
             mem(int_address + 3) := PMDATAOUT(31 downto 24);
             mem(int_address + 4) := PMDATAOUT(39 downto 32);
             mem(int_address + 5) := PMDATAOUT(47 downto 40);
             mem(int_address + 6) := PMDATAOUT(55 downto 48);
             mem(int_address + 7) := PMDATAOUT(63 downto 56);


             PMRESP_H <= '1' after 500 ns, '0' after 550 ns;             
             -- You may change the '530ns' above to '500 + your clock cycle';
             
         ELSE
           ASSERT false 
             REPORT "Memory Write"
             SEVERITY note;
         END IF;
       ELSE
         ASSERT false
           REPORT "Invalid address"
           SEVERITY warning;
       END IF;
     END IF;
   END PROCESS vhdl_memory;


END untitled;
