// Seed: 1311060785
macromodule module_0 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output tri0 id_3,
    input wire id_4,
    output tri id_5,
    output supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output supply1 id_9,
    output wire id_10,
    input tri0 id_11
);
  assign id_1  = !id_0;
  assign id_10 = id_4;
  id_13(
      .id_0({id_4{id_11}}), .id_1(1'b0 == id_9), .id_2(id_6)
  );
  wire id_14 = 1;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3,
    output wire id_4,
    input supply1 id_5,
    input wire id_6,
    output wire id_7,
    input supply1 id_8,
    output supply1 id_9#(
        .id_19(1),
        .id_20(id_19)
    ),
    output supply0 id_10,
    input supply1 id_11,
    input wire id_12,
    input tri id_13,
    input tri1 id_14,
    output supply1 id_15,
    input wand id_16,
    input tri id_17
);
  wire id_21;
  module_0(
      id_0, id_15, id_7, id_9, id_2, id_3, id_4, id_12, id_15, id_10, id_9, id_12
  );
endmodule
