# Low-Power-Design-Workshop





### Table of Content
   ##### 1.Inception of open-source EDA, OpenLANE and Sky130 PDK
           a.  Chip Floor planning considerations
           b.  Library Binding and Placement
           c.  Cell design and characterization flows
           d.  General timing characterization parameter
   ##### 2.Understand importance of good floorplan vs bad floorplan and introduction to library cells
           a.  Chip Floor planning considerations
           b.  SKY130_D2_SK2 - Library Binding and Placement
           c.  Cell design and characterization flows
           d.  General timing characterization parameters
   ##### 3.Design and characterize one library cell using Magic Layout tool and ngspice
            a. Labs for CMOS inverter ngspice simulations
            b. Inception of Layout â€“ CMOS fabrication process
            c. Sky130 Tech File Labs
   ##### 4.Pre-layout timing analysis and importance of good clock tree
           a. Timing modelling using delay tables
           b. Timing analysis with ideal clocks using openSTA
           c. Clock tree synthesis TritonCTS and signal integrity
           d. Timing analysis with real clocks using openSTA
   ##### 5.Final steps for RTL2GDS
           a. Routing and design rule check (DRC)
           b. Power Distribution Network and routing
           c. TritonRoute Features
   ##### 6. Refrences
   ##### Acknowledgements
