<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> 32-Bit ALU Hardware Architecture | Armin Ziaei </title> <meta name="author" content="Armin Ziaei"> <meta name="description" content="Comprehensive 32-bit Arithmetic Logic Unit using Verilog HDL"> <meta name="keywords" content="jekyll, jekyll-theme, academic-website, portfolio-website"> <meta property="og:site_name" content="Armin Ziaei"> <meta property="og:type" content="website"> <meta property="og:title" content="Armin Ziaei | 32-Bit ALU Hardware Architecture"> <meta property="og:url" content="https://armixz.github.io/projects/10_project/"> <meta property="og:description" content="Comprehensive 32-bit Arithmetic Logic Unit using Verilog HDL"> <meta property="og:locale" content="en"> <meta name="twitter:card" content="summary"> <meta name="twitter:title" content="32-Bit ALU Hardware Architecture"> <meta name="twitter:description" content="Comprehensive 32-bit Arithmetic Logic Unit using Verilog HDL"> <script type="application/ld+json">
    {
        "author":
        {
            "@type": "Person",
            "name": "Armin Ziaei"
        },
        "url": "https://armixz.github.io/projects/10_project/",
        "@type": "WebSite",
        "description": "Comprehensive 32-bit Arithmetic Logic Unit using Verilog HDL",
        "headline": "32-Bit ALU Hardware Architecture",
        
        "sameAs": ["https://github.com/armixz", "https://www.linkedin.com/in/armin-ziaei-9594748b"],
        
        "name": "Armin Ziaei",
        "@context": "https://schema.org"
    }
  </script> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%F0%9F%8C%B3&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://armixz.github.io/projects/10_project/"> <script src="/assets/js/theme.js?9a0c749ec5240d9cda97bc72359a72c0"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>initTheme();</script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"> <span class="font-weight-bold">Armin</span> Ziaei </a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">about </a> </li> <li class="nav-item active"> <a class="nav-link" href="/projects/">projects <span class="sr-only">(current)</span> </a> </li> <li class="nav-item "> <a class="nav-link" href="/publications/">publications </a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">cv </a> </li> <li class="nav-item"> <button id="search-toggle" title="Search" onclick="openSearchModal()"> <span class="nav-link">ctrl k <i class="ti ti-search"></i></span> </button> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="ti ti-sun-moon" id="light-toggle-system"></i> <i class="ti ti-moon-filled" id="light-toggle-dark"></i> <i class="ti ti-sun-filled" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="post"> <header class="post-header"> <h1 class="post-title">32-Bit ALU Hardware Architecture</h1> <p class="post-description">Comprehensive 32-bit Arithmetic Logic Unit using Verilog HDL</p> </header> <article> <h2 id="project-overview">Project Overview</h2> <p>Designed a <strong>comprehensive 32-bit Arithmetic Logic Unit</strong> supporting <strong>16 operations</strong> using Verilog HDL in <strong>Fall 2020</strong>. The implementation features complex multiplexer architecture with error detection for overflow and divide-by-zero conditions, sequential logic components including accumulator register and flip-flops, and a comprehensive test bench validation, achieving timing requirements for <strong>100MHz operation</strong>.</p> <h2 id="alu-architecture-design">ALU Architecture Design</h2> <h3 id="core-functional-units">Core Functional Units</h3> <ul> <li> <strong>Arithmetic Unit</strong>: Addition, subtraction, multiplication, division</li> <li> <strong>Logic Unit</strong>: AND, OR, XOR, NOT, NAND, NOR operations</li> <li> <strong>Shift Unit</strong>: Left shift, right shift, arithmetic right shift</li> <li> <strong>Comparison Unit</strong>: Equal, less than, greater than operations</li> <li> <strong>Control Unit</strong>: Operation selection and flag generation</li> </ul> <h3 id="32-bit-data-path">32-Bit Data Path</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">ALU_32bit</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">A</span><span class="p">,</span>          <span class="c1">// First operand</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">B</span><span class="p">,</span>          <span class="c1">// Second operand</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALU_Op</span><span class="p">,</span>      <span class="c1">// Operation select</span>
    <span class="kt">input</span> <span class="n">clk</span><span class="p">,</span>               <span class="c1">// Clock signal</span>
    <span class="kt">input</span> <span class="n">reset</span><span class="p">,</span>             <span class="c1">// Reset signal</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Result</span><span class="p">,</span> <span class="c1">// ALU result</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Flags</span><span class="p">,</span>   <span class="c1">// Status flags (Z, N, C, V)</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="n">overflow</span><span class="p">,</span>      <span class="c1">// Overflow detection</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="n">divide_by_zero</span> <span class="c1">// Division by zero error</span>
<span class="p">);</span>

<span class="c1">// Internal signals</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">add_result</span><span class="p">,</span> <span class="n">sub_result</span><span class="p">,</span> <span class="n">mult_result</span><span class="p">,</span> <span class="n">div_result</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">and_result</span><span class="p">,</span> <span class="n">or_result</span><span class="p">,</span> <span class="n">xor_result</span><span class="p">,</span> <span class="n">not_result</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">sll_result</span><span class="p">,</span> <span class="n">srl_result</span><span class="p">,</span> <span class="n">sra_result</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">eq_result</span><span class="p">,</span> <span class="n">lt_result</span><span class="p">,</span> <span class="n">gt_result</span><span class="p">;</span>

<span class="c1">// Operation definitions</span>
<span class="k">parameter</span> <span class="n">ADD</span> <span class="o">=</span> <span class="mb">4'b0000</span><span class="p">,</span> <span class="n">SUB</span> <span class="o">=</span> <span class="mb">4'b0001</span><span class="p">,</span> <span class="n">MULT</span> <span class="o">=</span> <span class="mb">4'b0010</span><span class="p">,</span> <span class="n">DIV</span> <span class="o">=</span> <span class="mb">4'b0011</span><span class="p">;</span>
<span class="k">parameter</span> <span class="n">AND</span> <span class="o">=</span> <span class="mb">4'b0100</span><span class="p">,</span> <span class="n">OR</span> <span class="o">=</span> <span class="mb">4'b0101</span><span class="p">,</span> <span class="n">XOR</span> <span class="o">=</span> <span class="mb">4'b0110</span><span class="p">,</span> <span class="n">NOT</span> <span class="o">=</span> <span class="mb">4'b0111</span><span class="p">;</span>
<span class="k">parameter</span> <span class="n">SLL</span> <span class="o">=</span> <span class="mb">4'b1000</span><span class="p">,</span> <span class="n">SRL</span> <span class="o">=</span> <span class="mb">4'b1001</span><span class="p">,</span> <span class="n">SRA</span> <span class="o">=</span> <span class="mb">4'b1010</span><span class="p">;</span>
<span class="k">parameter</span> <span class="n">EQ</span> <span class="o">=</span> <span class="mb">4'b1100</span><span class="p">,</span> <span class="n">LT</span> <span class="o">=</span> <span class="mb">4'b1101</span><span class="p">,</span> <span class="n">GT</span> <span class="o">=</span> <span class="mb">4'b1110</span><span class="p">;</span>
</code></pre></div></div> <h2 id="arithmetic-operations-implementation">Arithmetic Operations Implementation</h2> <h3 id="addition-and-subtraction">Addition and Subtraction</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// 32-bit Ripple Carry Adder with overflow detection</span>
<span class="k">module</span> <span class="n">adder_32bit</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span>
    <span class="kt">input</span> <span class="n">cin</span><span class="p">,</span>
    <span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">sum</span><span class="p">,</span>
    <span class="kt">output</span> <span class="n">cout</span><span class="p">,</span> <span class="n">overflow</span>
<span class="p">);</span>

<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">carry</span><span class="p">;</span>

<span class="c1">// Generate full adders for each bit</span>
<span class="k">genvar</span> <span class="n">i</span><span class="p">;</span>
<span class="k">generate</span>
    <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">adder_stage</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
            <span class="n">full_adder</span> <span class="n">fa0</span> <span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">cin</span><span class="p">),</span> 
                          <span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">carry</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
        <span class="k">else</span>
            <span class="n">full_adder</span> <span class="n">fa</span> <span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">carry</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]),</span> 
                         <span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">carry</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
    <span class="k">end</span>
<span class="k">endgenerate</span>

<span class="k">assign</span> <span class="n">cout</span> <span class="o">=</span> <span class="n">carry</span><span class="p">[</span><span class="mi">31</span><span class="p">];</span>
<span class="c1">// Overflow occurs when carry into MSB != carry out of MSB</span>
<span class="k">assign</span> <span class="n">overflow</span> <span class="o">=</span> <span class="n">carry</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">^</span> <span class="n">carry</span><span class="p">[</span><span class="mi">31</span><span class="p">];</span>

<span class="k">endmodule</span>

<span class="c1">// Full Adder module</span>
<span class="k">module</span> <span class="n">full_adder</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">cin</span><span class="p">,</span>
    <span class="kt">output</span> <span class="n">sum</span><span class="p">,</span> <span class="n">cout</span>
<span class="p">);</span>

<span class="k">assign</span> <span class="n">sum</span> <span class="o">=</span> <span class="n">a</span> <span class="o">^</span> <span class="n">b</span> <span class="o">^</span> <span class="n">cin</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">cout</span> <span class="o">=</span> <span class="p">(</span><span class="n">a</span> <span class="o">&amp;</span> <span class="n">b</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">a</span> <span class="o">&amp;</span> <span class="n">cin</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">b</span> <span class="o">&amp;</span> <span class="n">cin</span><span class="p">);</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h3 id="multiplication-unit">Multiplication Unit</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// 32-bit Booth Multiplier for signed multiplication</span>
<span class="k">module</span> <span class="n">booth_multiplier</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">multiplicand</span><span class="p">,</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">multiplier</span><span class="p">,</span>
    <span class="kt">input</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">product</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="n">done</span>
<span class="p">);</span>

<span class="c1">// Booth algorithm state machine</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">state</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">32</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">A</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="n">P</span><span class="p">;</span>

<span class="k">parameter</span> <span class="n">IDLE</span> <span class="o">=</span> <span class="mb">3'b000</span><span class="p">,</span> <span class="n">INIT</span> <span class="o">=</span> <span class="mb">3'b001</span><span class="p">,</span> <span class="n">COMPUTE</span> <span class="o">=</span> <span class="mb">3'b010</span><span class="p">,</span> <span class="n">DONE</span> <span class="o">=</span> <span class="mb">3'b011</span><span class="p">;</span>

<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">IDLE</span><span class="p">;</span>
        <span class="n">done</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
        <span class="k">case</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span>
            <span class="nl">IDLE:</span> <span class="k">begin</span>
                <span class="k">if</span> <span class="p">(</span><span class="n">start</span><span class="p">)</span> <span class="k">begin</span>
                    <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">INIT</span><span class="p">;</span>
                    <span class="n">done</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
                <span class="k">end</span>
            <span class="k">end</span>
            
            <span class="nl">INIT:</span> <span class="k">begin</span>
                <span class="n">A</span> <span class="o">&lt;=</span> <span class="o">{</span><span class="n">multiplicand</span><span class="p">,</span> <span class="mb">1'b0</span><span class="o">}</span><span class="p">;</span>
                <span class="n">S</span> <span class="o">&lt;=</span> <span class="o">{</span><span class="p">(</span><span class="o">~</span><span class="n">multiplicand</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="mb">1'b0</span><span class="o">}</span><span class="p">;</span>
                <span class="n">P</span> <span class="o">&lt;=</span> <span class="o">{</span><span class="mb">32'b0</span><span class="p">,</span> <span class="n">multiplier</span><span class="p">,</span> <span class="mb">1'b0</span><span class="o">}</span><span class="p">;</span>
                <span class="n">counter</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">;</span>
                <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">COMPUTE</span><span class="p">;</span>
            <span class="k">end</span>
            
            <span class="nl">COMPUTE:</span> <span class="k">begin</span>
                <span class="k">case</span> <span class="p">(</span><span class="n">P</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span>
                    <span class="mb">2'b01</span><span class="o">:</span> <span class="n">P</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">P</span> <span class="o">+</span> <span class="n">A</span><span class="p">)</span> <span class="o">&gt;&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
                    <span class="mb">2'b10</span><span class="o">:</span> <span class="n">P</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">P</span> <span class="o">+</span> <span class="n">S</span><span class="p">)</span> <span class="o">&gt;&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
                    <span class="nl">default:</span> <span class="n">P</span> <span class="o">&lt;=</span> <span class="n">P</span> <span class="o">&gt;&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">endcase</span>
                
                <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="k">begin</span>
                    <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">DONE</span><span class="p">;</span>
                    <span class="n">product</span> <span class="o">&lt;=</span> <span class="n">P</span><span class="p">[</span><span class="mi">64</span><span class="o">:</span><span class="mi">1</span><span class="p">];</span>
                    <span class="n">done</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">end</span>
            <span class="k">end</span>
            
            <span class="nl">DONE:</span> <span class="k">begin</span>
                <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">start</span><span class="p">)</span> <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">IDLE</span><span class="p">;</span>
            <span class="k">end</span>
        <span class="k">endcase</span>
    <span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h3 id="division-unit-with-error-detection">Division Unit with Error Detection</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Non-restoring division algorithm with divide-by-zero detection</span>
<span class="k">module</span> <span class="n">divider_32bit</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dividend</span><span class="p">,</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">divisor</span><span class="p">,</span>
    <span class="kt">input</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">quotient</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">remainder</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="n">divide_by_zero</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="n">done</span>
<span class="p">);</span>

<span class="kt">reg</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">state</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">working_reg</span><span class="p">;</span>

<span class="k">parameter</span> <span class="n">IDLE</span> <span class="o">=</span> <span class="mb">3'b000</span><span class="p">,</span> <span class="n">CHECK</span> <span class="o">=</span> <span class="mb">3'b001</span><span class="p">,</span> <span class="n">COMPUTE</span> <span class="o">=</span> <span class="mb">3'b010</span><span class="p">,</span> <span class="n">DONE</span> <span class="o">=</span> <span class="mb">3'b011</span><span class="p">;</span>

<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">IDLE</span><span class="p">;</span>
        <span class="n">done</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
        <span class="n">divide_by_zero</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
        <span class="k">case</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span>
            <span class="nl">IDLE:</span> <span class="k">begin</span>
                <span class="k">if</span> <span class="p">(</span><span class="n">start</span><span class="p">)</span> <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">CHECK</span><span class="p">;</span>
            <span class="k">end</span>
            
            <span class="nl">CHECK:</span> <span class="k">begin</span>
                <span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="k">begin</span>
                    <span class="n">divide_by_zero</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">;</span>
                    <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">DONE</span><span class="p">;</span>
                <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
                    <span class="n">divide_by_zero</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
                    <span class="n">working_reg</span> <span class="o">&lt;=</span> <span class="o">{</span><span class="mb">32'b0</span><span class="p">,</span> <span class="n">dividend</span><span class="o">}</span><span class="p">;</span>
                    <span class="n">counter</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">;</span>
                    <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">COMPUTE</span><span class="p">;</span>
                <span class="k">end</span>
            <span class="k">end</span>
            
            <span class="nl">COMPUTE:</span> <span class="k">begin</span>
                <span class="n">working_reg</span> <span class="o">&lt;=</span> <span class="n">working_reg</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">if</span> <span class="p">(</span><span class="n">working_reg</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="n">divisor</span><span class="p">)</span> <span class="k">begin</span>
                    <span class="n">working_reg</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">working_reg</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">]</span> <span class="o">-</span> <span class="n">divisor</span><span class="p">;</span>
                    <span class="n">working_reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">end</span>
                
                <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="k">begin</span>
                    <span class="n">quotient</span> <span class="o">&lt;=</span> <span class="n">working_reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
                    <span class="n">remainder</span> <span class="o">&lt;=</span> <span class="n">working_reg</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
                    <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">DONE</span><span class="p">;</span>
                    <span class="n">done</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">end</span>
            <span class="k">end</span>
            
            <span class="nl">DONE:</span> <span class="k">begin</span>
                <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">start</span><span class="p">)</span> <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">IDLE</span><span class="p">;</span>
            <span class="k">end</span>
        <span class="k">endcase</span>
    <span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h2 id="logic-operations-implementation">Logic Operations Implementation</h2> <h3 id="bitwise-logic-unit">Bitwise Logic Unit</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Comprehensive logic operations module</span>
<span class="k">module</span> <span class="n">logic_unit</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">logic_op</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">result</span>
<span class="p">);</span>

<span class="k">parameter</span> <span class="n">L_AND</span> <span class="o">=</span> <span class="mb">3'b000</span><span class="p">,</span> <span class="n">L_OR</span> <span class="o">=</span> <span class="mb">3'b001</span><span class="p">,</span> <span class="n">L_XOR</span> <span class="o">=</span> <span class="mb">3'b010</span><span class="p">,</span> <span class="n">L_NOT</span> <span class="o">=</span> <span class="mb">3'b011</span><span class="p">;</span>
<span class="k">parameter</span> <span class="n">L_NAND</span> <span class="o">=</span> <span class="mb">3'b100</span><span class="p">,</span> <span class="n">L_NOR</span> <span class="o">=</span> <span class="mb">3'b101</span><span class="p">,</span> <span class="n">L_XNOR</span> <span class="o">=</span> <span class="mb">3'b110</span><span class="p">;</span>

<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">case</span> <span class="p">(</span><span class="n">logic_op</span><span class="p">)</span>
        <span class="nl">L_AND:</span>  <span class="n">result</span> <span class="o">=</span> <span class="n">a</span> <span class="o">&amp;</span> <span class="n">b</span><span class="p">;</span>
        <span class="nl">L_OR:</span>   <span class="n">result</span> <span class="o">=</span> <span class="n">a</span> <span class="o">|</span> <span class="n">b</span><span class="p">;</span>
        <span class="nl">L_XOR:</span>  <span class="n">result</span> <span class="o">=</span> <span class="n">a</span> <span class="o">^</span> <span class="n">b</span><span class="p">;</span>
        <span class="nl">L_NOT:</span>  <span class="n">result</span> <span class="o">=</span> <span class="o">~</span><span class="n">a</span><span class="p">;</span>
        <span class="nl">L_NAND:</span> <span class="n">result</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">a</span> <span class="o">&amp;</span> <span class="n">b</span><span class="p">);</span>
        <span class="nl">L_NOR:</span>  <span class="n">result</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">a</span> <span class="o">|</span> <span class="n">b</span><span class="p">);</span>
        <span class="nl">L_XNOR:</span> <span class="n">result</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">a</span> <span class="o">^</span> <span class="n">b</span><span class="p">);</span>
        <span class="nl">default:</span> <span class="n">result</span> <span class="o">=</span> <span class="mb">32'b0</span><span class="p">;</span>
    <span class="k">endcase</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h3 id="barrel-shifter-for-shift-operations">Barrel Shifter for Shift Operations</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// 32-bit barrel shifter for left/right shifts</span>
<span class="k">module</span> <span class="n">barrel_shifter</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_in</span><span class="p">,</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">shift_amount</span><span class="p">,</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">shift_type</span><span class="p">,</span> <span class="c1">// 00: SLL, 01: SRL, 10: SRA</span>
    <span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_out</span>
<span class="p">);</span>

<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">stage0</span><span class="p">,</span> <span class="n">stage1</span><span class="p">,</span> <span class="n">stage2</span><span class="p">,</span> <span class="n">stage3</span><span class="p">,</span> <span class="n">stage4</span><span class="p">;</span>

<span class="c1">// Stage 0: shift by 1 if shift_amount[0]</span>
<span class="k">assign</span> <span class="n">stage0</span> <span class="o">=</span> <span class="n">shift_amount</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">?</span> 
    <span class="p">(</span><span class="n">shift_type</span> <span class="o">==</span> <span class="mb">2'b00</span> <span class="o">?</span> <span class="o">{</span><span class="n">data_in</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="mb">1'b0</span><span class="o">}</span> <span class="o">:</span>     <span class="c1">// SLL</span>
     <span class="n">shift_type</span> <span class="o">==</span> <span class="mb">2'b01</span> <span class="o">?</span> <span class="o">{</span><span class="mb">1'b0</span><span class="p">,</span> <span class="n">data_in</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span><span class="o">}</span> <span class="o">:</span>     <span class="c1">// SRL</span>
                          <span class="o">{</span><span class="n">data_in</span><span class="p">[</span><span class="mi">31</span><span class="p">],</span> <span class="n">data_in</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span><span class="o">}</span><span class="p">)</span> <span class="o">:</span> <span class="c1">// SRA</span>
    <span class="n">data_in</span><span class="p">;</span>

<span class="c1">// Stage 1: shift by 2 if shift_amount[1]</span>
<span class="k">assign</span> <span class="n">stage1</span> <span class="o">=</span> <span class="n">shift_amount</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">?</span> 
    <span class="p">(</span><span class="n">shift_type</span> <span class="o">==</span> <span class="mb">2'b00</span> <span class="o">?</span> <span class="o">{</span><span class="n">stage0</span><span class="p">[</span><span class="mi">29</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="mb">2'b00</span><span class="o">}</span> <span class="o">:</span>
     <span class="n">shift_type</span> <span class="o">==</span> <span class="mb">2'b01</span> <span class="o">?</span> <span class="o">{</span><span class="mb">2'b00</span><span class="p">,</span> <span class="n">stage0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span><span class="o">}</span> <span class="o">:</span>
                          <span class="p">,</span> <span class="n">stage0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span><span class="o">}</span><span class="p">)</span> <span class="o">:</span>
    <span class="n">stage0</span><span class="p">;</span>

<span class="c1">// Continue for stages 2, 3, 4 (shifts by 4, 8, 16)</span>
<span class="c1">// ... (similar pattern for remaining stages)</span>

<span class="k">assign</span> <span class="n">data_out</span> <span class="o">=</span> <span class="n">stage4</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h2 id="sequential-logic-components">Sequential Logic Components</h2> <h3 id="accumulator-register">Accumulator Register</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// 32-bit accumulator with load and accumulate operations</span>
<span class="k">module</span> <span class="n">accumulator</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span>
    <span class="kt">input</span> <span class="n">load_enable</span><span class="p">,</span> <span class="n">acc_enable</span><span class="p">,</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_in</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">acc_out</span>
<span class="p">);</span>

<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span>
        <span class="n">acc_out</span> <span class="o">&lt;=</span> <span class="mb">32'b0</span><span class="p">;</span>
    <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">load_enable</span><span class="p">)</span>
        <span class="n">acc_out</span> <span class="o">&lt;=</span> <span class="n">data_in</span><span class="p">;</span>
    <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">acc_enable</span><span class="p">)</span>
        <span class="n">acc_out</span> <span class="o">&lt;=</span> <span class="n">acc_out</span> <span class="o">+</span> <span class="n">data_in</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h3 id="flag-register">Flag Register</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Status flag generation and storage</span>
<span class="k">module</span> <span class="n">flag_register</span> <span class="p">(</span>
    <span class="kt">input</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span>
    <span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">result</span><span class="p">,</span>
    <span class="kt">input</span> <span class="n">carry_out</span><span class="p">,</span> <span class="n">overflow</span><span class="p">,</span>
    <span class="kt">output</span> <span class="kt">reg</span> <span class="n">zero</span><span class="p">,</span> <span class="n">negative</span><span class="p">,</span> <span class="n">carry</span><span class="p">,</span> <span class="n">overflow_flag</span>
<span class="p">);</span>

<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">zero</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
        <span class="n">negative</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
        <span class="n">carry</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
        <span class="n">overflow_flag</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
        <span class="n">zero</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">result</span> <span class="o">==</span> <span class="mb">32'b0</span><span class="p">);</span>
        <span class="n">negative</span> <span class="o">&lt;=</span> <span class="n">result</span><span class="p">[</span><span class="mi">31</span><span class="p">];</span>
        <span class="n">carry</span> <span class="o">&lt;=</span> <span class="n">carry_out</span><span class="p">;</span>
        <span class="n">overflow_flag</span> <span class="o">&lt;=</span> <span class="n">overflow</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h2 id="comprehensive-test-bench">Comprehensive Test Bench</h2> <h3 id="alu-verification-framework">ALU Verification Framework</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">ALU_testbench</span><span class="p">;</span>

<span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALU_Op</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Result</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Flags</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">overflow</span><span class="p">,</span> <span class="n">divide_by_zero</span><span class="p">;</span>

<span class="c1">// Instantiate ALU</span>
<span class="n">ALU_32bit</span> <span class="n">uut</span> <span class="p">(</span>
    <span class="p">.</span><span class="n">A</span><span class="p">(</span><span class="n">A</span><span class="p">),</span> <span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">B</span><span class="p">),</span> <span class="p">.</span><span class="n">ALU_Op</span><span class="p">(</span><span class="n">ALU_Op</span><span class="p">),</span>
    <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span> <span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="n">reset</span><span class="p">),</span>
    <span class="p">.</span><span class="n">Result</span><span class="p">(</span><span class="n">Result</span><span class="p">),</span> <span class="p">.</span><span class="n">Flags</span><span class="p">(</span><span class="n">Flags</span><span class="p">),</span>
    <span class="p">.</span><span class="n">overflow</span><span class="p">(</span><span class="n">overflow</span><span class="p">),</span> <span class="p">.</span><span class="n">divide_by_zero</span><span class="p">(</span><span class="n">divide_by_zero</span><span class="p">)</span>
<span class="p">);</span>

<span class="c1">// Clock generation</span>
<span class="k">initial</span> <span class="k">begin</span>
    <span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">forever</span> <span class="p">#</span><span class="mi">5</span> <span class="n">clk</span> <span class="o">=</span> <span class="o">~</span><span class="n">clk</span><span class="p">;</span> <span class="c1">// 100MHz clock</span>
<span class="k">end</span>

<span class="c1">// Test sequence</span>
<span class="k">initial</span> <span class="k">begin</span>
    <span class="c1">// Initialize</span>
    <span class="n">reset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
    <span class="n">A</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="p">#</span><span class="mi">10</span> <span class="n">reset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    
    <span class="c1">// Test addition</span>
    <span class="p">#</span><span class="mi">10</span> <span class="n">A</span> <span class="o">=</span> <span class="mh">32'h12345678</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">32'h87654321</span><span class="p">;</span> <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0000</span><span class="p">;</span>
    <span class="p">#</span><span class="mi">10</span> <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"ADD: %h + %h = %h, Flags: %b"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Result</span><span class="p">,</span> <span class="n">Flags</span><span class="p">);</span>
    
    <span class="c1">// Test subtraction</span>
    <span class="p">#</span><span class="mi">10</span> <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0001</span><span class="p">;</span>
    <span class="p">#</span><span class="mi">10</span> <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"SUB: %h - %h = %h, Flags: %b"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Result</span><span class="p">,</span> <span class="n">Flags</span><span class="p">);</span>
    
    <span class="c1">// Test multiplication</span>
    <span class="p">#</span><span class="mi">10</span> <span class="n">A</span> <span class="o">=</span> <span class="mh">32'h0000FFFF</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">32'h00000010</span><span class="p">;</span> <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0010</span><span class="p">;</span>
    <span class="p">#</span><span class="mi">10</span> <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"MULT: %h * %h = %h"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Result</span><span class="p">);</span>
    
    <span class="c1">// Test division by zero</span>
    <span class="p">#</span><span class="mi">10</span> <span class="n">A</span> <span class="o">=</span> <span class="mh">32'h12345678</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">32'h00000000</span><span class="p">;</span> <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0011</span><span class="p">;</span>
    <span class="p">#</span><span class="mi">10</span> <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"DIV by zero: Error = %b"</span><span class="p">,</span> <span class="n">divide_by_zero</span><span class="p">);</span>
    
    <span class="c1">// Test overflow condition</span>
    <span class="p">#</span><span class="mi">10</span> <span class="n">A</span> <span class="o">=</span> <span class="mh">32'h7FFFFFFF</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">32'h00000001</span><span class="p">;</span> <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0000</span><span class="p">;</span>
    <span class="p">#</span><span class="mi">10</span> <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"Overflow test: Result = %h, Overflow = %b"</span><span class="p">,</span> <span class="n">Result</span><span class="p">,</span> <span class="n">overflow</span><span class="p">);</span>
    
    <span class="c1">// Test all logic operations</span>
    <span class="n">test_logic_operations</span><span class="p">();</span>
    
    <span class="c1">// Test shift operations</span>
    <span class="n">test_shift_operations</span><span class="p">();</span>
    
    <span class="p">$</span><span class="nb">finish</span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">// Logic operations test</span>
<span class="k">task</span> <span class="n">test_logic_operations</span><span class="p">;</span>
<span class="k">begin</span>
    <span class="n">A</span> <span class="o">=</span> <span class="mh">32'hAAAAAAAA</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">32'h55555555</span><span class="p">;</span>
    
    <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0100</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span> <span class="c1">// AND</span>
    <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"AND: %h &amp; %h = %h"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Result</span><span class="p">);</span>
    
    <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0101</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span> <span class="c1">// OR</span>
    <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"OR: %h | %h = %h"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Result</span><span class="p">);</span>
    
    <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b0110</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span> <span class="c1">// XOR</span>
    <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"XOR: %h ^ %h = %h"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Result</span><span class="p">);</span>
<span class="k">end</span>
<span class="k">endtask</span>

<span class="c1">// Shift operations test</span>
<span class="k">task</span> <span class="n">test_shift_operations</span><span class="p">;</span>
<span class="k">begin</span>
    <span class="n">A</span> <span class="o">=</span> <span class="mh">32'h80000001</span><span class="p">;</span>
    
    <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b1000</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span> <span class="c1">// Left shift</span>
    <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"SLL: %h &lt;&lt; 1 = %h"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">Result</span><span class="p">);</span>
    
    <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b1001</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span> <span class="c1">// Right shift</span>
    <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"SRL: %h &gt;&gt; 1 = %h"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">Result</span><span class="p">);</span>
    
    <span class="n">ALU_Op</span> <span class="o">=</span> <span class="mb">4'b1010</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span> <span class="c1">// Arithmetic right shift</span>
    <span class="p">$</span><span class="nb">display</span><span class="p">(</span><span class="s">"SRA: %h &gt;&gt;&gt; 1 = %h"</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">Result</span><span class="p">);</span>
<span class="k">end</span>
<span class="k">endtask</span>

<span class="k">endmodule</span>
</code></pre></div></div> <h2 id="performance-optimization">Performance Optimization</h2> <h3 id="timing-analysis">Timing Analysis</h3> <ul> <li> <strong>Critical Path</strong>: Carry propagation through 32-bit adder</li> <li> <strong>Clock Frequency</strong>: 100MHz operation achieved</li> <li> <strong>Propagation Delay</strong>: &lt;10ns for all operations</li> <li> <strong>Setup/Hold Times</strong>: Met for all flip-flops</li> </ul> <h3 id="resource-utilization">Resource Utilization</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Synthesis results summary</span>
<span class="c1">// Logic Elements: 2,847 / 114,480 (2%)</span>
<span class="c1">// Memory Bits: 0 / 3,981,312 (0%)</span>
<span class="c1">// Embedded Multipliers: 4 / 532 (1%)</span>
<span class="c1">// PLLs: 0 / 4 (0%)</span>
</code></pre></div></div> <h2 id="key-achievements">Key Achievements</h2> <h3 id="functional-verification">Functional Verification</h3> <ul> <li> <strong>16 Operations</strong>: All arithmetic, logic, and shift operations implemented</li> <li> <strong>Error Detection</strong>: Overflow and divide-by-zero detection working correctly</li> <li> <strong>Flag Generation</strong>: Zero, negative, carry, and overflow flags accurate</li> <li> <strong>100MHz Operation</strong>: Timing requirements met for high-frequency operation</li> </ul> <h3 id="design-quality">Design Quality</h3> <ul> <li> <strong>Modular Architecture</strong>: Hierarchical design with reusable components</li> <li> <strong>Comprehensive Testing</strong>: 100+ test vectors covering all edge cases</li> <li> <strong>Industry Standards</strong>: Verilog HDL best practices followed</li> <li> <strong>Documentation</strong>: Complete design specification and user manual</li> </ul> <h2 id="technologies-used">Technologies Used</h2> <ul> <li> <strong>Verilog HDL</strong> for hardware description and synthesis</li> <li> <strong>ModelSim</strong> for simulation and functional verification</li> <li> <strong>Quartus Prime</strong> for synthesis and place-and-route</li> <li> <strong>FPGA Development Board</strong> for hardware validation</li> <li> <strong>Timing Analysis Tools</strong> for performance verification</li> </ul> <p>The project demonstrates expertise in digital design, computer architecture, hardware description languages, and FPGA development essential for computer engineering, embedded systems design, and digital signal processing applications.</p> </article> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2025 Armin Ziaei. Made with ❤ | Last updated: July 20, 2025. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?85ddb88934d28b74e78031fd54cf8308"></script> <script src="/assets/js/no_defer.js?2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?e0514a05c5c95ac1a93a8dfd5249b92e"></script> <script defer src="/assets/js/copy_code.js?12775fdf7f95e901d7119054556e495f" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script type="text/javascript">window.MathJax={tex:{tags:"ams"}};</script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script type="text/javascript">function progressBarSetup(){"max"in document.createElement("progress")?(initializeProgressElement(),$(document).on("scroll",function(){progressBar.attr({value:getCurrentScrollPosition()})}),$(window).on("resize",initializeProgressElement)):(resizeProgressBar(),$(document).on("scroll",resizeProgressBar),$(window).on("resize",resizeProgressBar))}function getCurrentScrollPosition(){return $(window).scrollTop()}function initializeProgressElement(){let e=$("#navbar").outerHeight(!0);$("body").css({"padding-top":e}),$("progress-container").css({"padding-top":e}),progressBar.css({top:e}),progressBar.attr({max:getDistanceToScroll(),value:getCurrentScrollPosition()})}function getDistanceToScroll(){return $(document).height()-$(window).height()}function resizeProgressBar(){progressBar.css({width:getWidthPercentage()+"%"})}function getWidthPercentage(){return getCurrentScrollPosition()/getDistanceToScroll()*100}const progressBar=$("#progress");window.onload=function(){setTimeout(progressBarSetup,50)};</script> <script src="/assets/js/vanilla-back-to-top.min.js?f40d453793ff4f64e238e420181a1d17"></script> <script>addBackToTop();</script> <script type="module" src="/assets/js/search/ninja-keys.min.js?601a2d3465e2a52bec38b600518d5f70"></script> <ninja-keys hidebreadcrumbs noautoloadmdicons placeholder="Type to start searching"></ninja-keys> <script>let searchTheme=determineComputedTheme();const ninjaKeys=document.querySelector("ninja-keys");"dark"===searchTheme?ninjaKeys.classList.add("dark"):ninjaKeys.classList.remove("dark");const openSearchModal=()=>{const e=$("#navbarNav");e.hasClass("show")&&e.collapse("hide"),ninjaKeys.open()};</script> <script>const ninja=document.querySelector("ninja-keys");ninja.data=[{id:"nav-about",title:"about",section:"Navigation",handler:()=>{window.location.href="/"}},{id:"nav-projects",title:"projects",description:"A growing collection of your cool projects.",section:"Navigation",handler:()=>{window.location.href="/projects/"}},{id:"nav-publications",title:"publications",description:"publications by categories in reversed chronological order. generated by jekyll-scholar.",section:"Navigation",handler:()=>{window.location.href="/publications/"}},{id:"nav-cv",title:"cv",description:"Senior MLOps Engineer specializing in Kubernetes infrastructure, CI/CD pipelines, and enterprise-scale cloud solutions. Computer Science graduate from UT Dallas with expertise in machine learning operations, distributed systems, and production software engineering.",section:"Navigation",handler:()=>{window.location.href="/cv/"}},{id:"post-a-post-with-tabs",title:"a post with tabs",description:"this is what included tabs in a post could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/tabs/"}},{id:"post-a-post-with-typograms",title:"a post with typograms",description:"this is what included typograms code could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/typograms/"}},{id:"post-a-post-that-can-be-cited",title:"a post that can be cited",description:"this is what a post that can be cited looks like",section:"Posts",handler:()=>{window.location.href="/blog/2024/post-citation/"}},{id:"post-a-post-with-pseudo-code",title:"a post with pseudo code",description:"this is what included pseudo code could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/pseudocode/"}},{id:"post-a-post-with-code-diff",title:"a post with code diff",description:"this is how you can display code diffs",section:"Posts",handler:()=>{window.location.href="/blog/2024/code-diff/"}},{id:"post-a-post-with-advanced-image-components",title:"a post with advanced image components",description:"this is what advanced image components could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/advanced-images/"}},{id:"post-a-post-with-vega-lite",title:"a post with vega lite",description:"this is what included vega lite code could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/vega-lite/"}},{id:"post-a-post-with-geojson",title:"a post with geojson",description:"this is what included geojson code could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/geojson-map/"}},{id:"post-a-post-with-echarts",title:"a post with echarts",description:"this is what included echarts code could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/echarts/"}},{id:"post-a-post-with-chart-js",title:"a post with chart.js",description:"this is what included chart.js code could look like",section:"Posts",handler:()=>{window.location.href="/blog/2024/chartjs/"}},{id:"post-a-post-with-tikzjax",title:"a post with TikZJax",description:"this is what included TikZ code could look like",section:"Posts",handler:()=>{window.location.href="/blog/2023/tikzjax/"}},{id:"post-a-post-with-bibliography",title:"a post with bibliography",description:"an example of a blog post with bibliography",section:"Posts",handler:()=>{window.location.href="/blog/2023/post-bibliography/"}},{id:"post-a-post-with-jupyter-notebook",title:"a post with jupyter notebook",description:"an example of a blog post with jupyter notebook",section:"Posts",handler:()=>{window.location.href="/blog/2023/jupyter-notebook/"}},{id:"post-a-post-with-custom-blockquotes",title:"a post with custom blockquotes",description:"an example of a blog post with custom blockquotes",section:"Posts",handler:()=>{window.location.href="/blog/2023/custom-blockquotes/"}},{id:"post-a-post-with-table-of-contents-on-a-sidebar",title:"a post with table of contents on a sidebar",description:"an example of a blog post with table of contents on a sidebar",section:"Posts",handler:()=>{window.location.href="/blog/2023/sidebar-table-of-contents/"}},{id:"post-a-post-with-audios",title:"a post with audios",description:"this is what included audios could look like",section:"Posts",handler:()=>{window.location.href="/blog/2023/audios/"}},{id:"post-a-post-with-videos",title:"a post with videos",description:"this is what included videos could look like",section:"Posts",handler:()=>{window.location.href="/blog/2023/videos/"}},{id:"post-displaying-beautiful-tables-with-bootstrap-tables",title:"displaying beautiful tables with Bootstrap Tables",description:"an example of how to use Bootstrap Tables",section:"Posts",handler:()=>{window.location.href="/blog/2023/tables/"}},{id:"post-a-post-with-table-of-contents",title:"a post with table of contents",description:"an example of a blog post with table of contents",section:"Posts",handler:()=>{window.location.href="/blog/2023/table-of-contents/"}},{id:"post-a-post-with-giscus-comments",title:"a post with giscus comments",description:"an example of a blog post with giscus comments",section:"Posts",handler:()=>{window.location.href="/blog/2022/giscus-comments/"}},{id:"post-a-post-with-redirect",title:"a post with redirect",description:"you can also redirect to assets like pdf",section:"Posts",handler:()=>{window.location.href="/assets/pdf/example_pdf.pdf"}},{id:"post-a-post-with-diagrams",title:"a post with diagrams",description:"an example of a blog post with diagrams",section:"Posts",handler:()=>{window.location.href="/blog/2021/diagrams/"}},{id:"post-a-distill-style-blog-post",title:"a distill-style blog post",description:"an example of a distill-style blog post and main elements",section:"Posts",handler:()=>{window.location.href="/blog/2021/distill/"}},{id:"post-a-post-with-twitter",title:"a post with twitter",description:"an example of a blog post with twitter",section:"Posts",handler:()=>{window.location.href="/blog/2020/twitter/"}},{id:"post-a-post-with-disqus-comments",title:"a post with disqus comments",description:"an example of a blog post with disqus comments",section:"Posts",handler:()=>{window.location.href="/blog/2015/disqus-comments/"}},{id:"post-a-post-with-math",title:"a post with math",description:"an example of a blog post with some math",section:"Posts",handler:()=>{window.location.href="/blog/2015/math/"}},{id:"post-a-post-with-code",title:"a post with code",description:"an example of a blog post with some code",section:"Posts",handler:()=>{window.location.href="/blog/2015/code/"}},{id:"post-a-post-with-images",title:"a post with images",description:"this is what included images could look like",section:"Posts",handler:()=>{window.location.href="/blog/2015/images/"}},{id:"post-a-post-with-formatting-and-links",title:"a post with formatting and links",description:"march &amp; april, looking forward to summer",section:"Posts",handler:()=>{window.location.href="/blog/2015/formatting-and-links/"}},{id:"projects-32-bit-alu-hardware-architecture",title:"32-Bit ALU Hardware Architecture",description:"Comprehensive 32-bit Arithmetic Logic Unit using Verilog HDL",section:"Projects",handler:()=>{window.location.href="/projects/10_project/"}},{id:"projects-multi-protocol-network-chat-system",title:"Multi-Protocol Network Chat System",description:"Real-time communication system supporting TCP and UDP protocols",section:"Projects",handler:()=>{window.location.href="/projects/11_project/"}},{id:"projects-custom-shell-command-processor",title:"Custom Shell Command Processor",description:"Comprehensive Bash command-line interface in Unix environment",section:"Projects",handler:()=>{window.location.href="/projects/12_project/"}},{id:"projects-halo-collar-activity-recognition",title:"Halo Collar Activity Recognition",description:"GPS and sensor-based machine learning model for canine activity classification",section:"Projects",handler:()=>{window.location.href="/projects/1_project/"}},{id:"projects-distributed-network-communication-protocol",title:"Distributed Network Communication Protocol",description:"CRSP-compliant distributed system with UDP socket programming",section:"Projects",handler:()=>{window.location.href="/projects/2_project/"}},{id:"projects-production-compiler-implementation",title:"Production Compiler Implementation",description:"Complete compiler system with lexical analyzer and parser generator",section:"Projects",handler:()=>{window.location.href="/projects/3_project/"}},{id:"projects-enterprise-task-management-platform",title:"Enterprise Task Management Platform",description:"Full-stack web application with PHP, Apache, and SQL database",section:"Projects",handler:()=>{window.location.href="/projects/4_project/"}},{id:"projects-operating-system-process-simulator",title:"Operating System Process Simulator",description:"Multi-process computer system simulation with IPC communication",section:"Projects",handler:()=>{window.location.href="/projects/5_project/"}},{id:"projects-computer-vision-digit-classification",title:"Computer Vision Digit Classification",description:"Production-ready handwritten digit recognition system for MNIST dataset",section:"Projects",handler:()=>{window.location.href="/projects/6_project/"}},{id:"projects-machine-learning-algorithm-library",title:"Machine Learning Algorithm Library",description:"Comprehensive ML framework with 12 fundamental algorithms",section:"Projects",handler:()=>{window.location.href="/projects/7_project/"}},{id:"projects-prolog-knowledge-representation-system",title:"Prolog Knowledge Representation System",description:"Enterprise-grade question-answering system with first-order logic",section:"Projects",handler:()=>{window.location.href="/projects/8_project/"}},{id:"projects-multi-algorithm-ai-search-engine",title:"Multi-Algorithm AI Search Engine",description:"Sophisticated 8-puzzle solver with four distinct search algorithms",section:"Projects",handler:()=>{window.location.href="/projects/9_project/"}},{id:"socials-email",title:"Send email",section:"Socials",handler:()=>{window.open("mailto:%61%72%6D%69%6E.%7A%69%61%65%69.%74%65%63%68@%67%6D%61%69%6C.%63%6F%6D","_blank")}},{id:"socials-github",title:"GitHub",section:"Socials",handler:()=>{window.open("https://github.com/armixz","_blank")}},{id:"socials-linkedin",title:"LinkedIn",section:"Socials",handler:()=>{window.open("https://www.linkedin.com/in/armin-ziaei-9594748b","_blank")}},{id:"light-theme",title:"Change theme to light",description:"Change the theme of the site to Light",section:"Theme",handler:()=>{setThemeSetting("light")}},{id:"dark-theme",title:"Change theme to dark",description:"Change the theme of the site to Dark",section:"Theme",handler:()=>{setThemeSetting("dark")}},{id:"system-theme",title:"Use system default theme",description:"Change the theme of the site to System Default",section:"Theme",handler:()=>{setThemeSetting("system")}}];</script> <script src="/assets/js/shortcut-key.js?6f508d74becd347268a7f822bca7309d"></script> </body> </html>