-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:33:02 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_1_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
ovVrBD9Fk9+SqLLwPODMRBw2ppkUvrLw10PKkSo2AIXnFI5xVcoWotWIMB0j0SqXi5J7VxFOOoS2
slDFPb7/Uvw3+R3l8fd83K1F9WZpNIMNtUwLTDqayBZalQigdYESlLk6/AnK2JTNK37qM5Edx3T1
uq9wFsbRhfcpXduXFa7qzAeUpeVonkP2bw7WBq6X0VE7j37QtSBAM0m2mQ3xYoCqbK7QxPKtKkb4
UfielhxGXyyccCbv+ECriIpuQqJUIqktjcu3RGZzAzX+rkcn4ZjFaVUdq4TNAC/WCxrq1lkGaviO
87TJRbRUOKRTvIq4yNcw8SiKY8/BCjoPgXzK2/LFnlDywK0UcLjRYER0mnlt4joy/7/6+CjXvnq+
mc+PR4qETOXQwpaf+5PUXiQJU9tKBal0uxKQbX8918YEpu/tgk7H/oGwgm3l3lwjRnpE72jvuryX
P7qg8njUS+eZblWWJGoZwWTFnih1DAl5lZira5q+u38xiUDzz+RWGo0bLY9rw2KJ/n3H23GyIuic
/lN3LdmitelqNOSsNNikoNXLPMdx2qHUdIGHoPmi0IBQuXNplX+b8dfvB/YxijHvQPCvvYOjYswI
u67kGYxeKUY4waX7Fha4/lZYprJdesO0XZZB114LRgfnLHEcgCV3o6fY3CKMDA4dsdMTj2pq7oXE
txzfk5LzByxFLDHTyZGtCLFD3u2tNEvIU4wnPkc93zrXRrrFzbHtKcH3jabyIr+uiBblnAlbiPK2
JdLUfzU9BicG6EW4N+25cfVtbHxg+X0Xz406EEUkzWLQKqz+cUSGWsNEYCtwbWWQNOF7fs7Ge1vy
N3ePXgIwgv8HqgatoBsCsyiH763CYx21ZiJ9wbH28f8efnysysSK/avJbUZdEkyzPGigEyPZVG6a
WVQTfpBSXcW0kNNQPK1z0gMRLGRqT2jYnTRU0kZo0b4gO66ZfHsvdtzx1yWw9bRpq3IFJ7zfa/0f
KBcHAv+DqHfIop6Tbz8/EJrSM7JAMX2XiPvhMqNEjbvkWurUxe2EdcJpRiDpOP4SFxfgs2IvP4Uo
KRIabJ9w0vEn5RP4Kjmym3paTrUXN3xXbpMIc66vq8KYn042ht2PYHVy3gYFYRiDmbXuCH1B3CSZ
HfsUxaTBzXRSUpqQe5lUHm9EnPUYPLyEY7HBOq9piklNkg2kynrt/q3mJpMileYDSj2v4kkZCiFY
2uupMZCnkBdAqrS+bKJFHTU8G7jD7AptP2m4Zgz7K73aYLv5wvLfRQDMnO3Yy7JqaTLnlquT85Wp
kBJv3+TMvK72TwBd/BbJYS13YaSkG7VtQvYekkJDci0+brZsM22sy7DSfh6MiCsp1EBlEB3d23ao
u1DBLT2q1zKYkLfyC1UTV2Vzk12uSUb+FkSasBYSOyA/GevVKKHx2e9jhLVCxEDQBd/AvJWZHb8g
Inp1ZxWifW2G6bgKzaD9z+0nqv2BJLDE190GMLIijrL4IT7qAe/w8xBqzN7sXLf70ynhSl18CSqn
zwkjE5Ii4UudyWYFwKnrUdj0cMmtOwD+09l4hw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_1_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
