
---------- Begin Simulation Statistics ----------
host_inst_rate                                 164646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 377204                       # Number of bytes of host memory used
host_seconds                                   121.47                       # Real time elapsed on the host
host_tick_rate                              188113158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022851                       # Number of seconds simulated
sim_ticks                                 22850730000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4692725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 30238.436110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 25824.666268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4273143                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    12687503500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               419582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            284068                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3499578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028877                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135513                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61329.600223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 60750.598693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2088462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12215384454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              199176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           126977                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4386132475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72199                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 33541.786363                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.051367                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           90855                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3047439000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 40246.571283                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 37964.636010                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6361605                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     24902887954                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088643                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                618758                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             411045                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7885710475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996638                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000484                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.557597                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.495998                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 40246.571283                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 37964.636010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6361605                       # number of overall hits
system.cpu.dcache.overall_miss_latency    24902887954                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088643                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               618758                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            411045                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7885710475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167819                       # number of replacements
system.cpu.dcache.sampled_refs                 168843                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.309599                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6424707                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525079404000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72159                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13307464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67584.745763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65945.652174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13307169                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       19937500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15167500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        70500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57606.792208                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       352500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13307464                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67584.745763                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65945.652174                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13307169                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        19937500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206505                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.730422                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13307464                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67584.745763                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65945.652174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13307169                       # number of overall hits
system.cpu.icache.overall_miss_latency       19937500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15167500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.730422                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13307169                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 72495.292611                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4605480949                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 63528                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     76175.627594                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 70838.727889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8034                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1926862500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.758949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      25295                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    6696                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1317529500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.558043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 18599                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73065.179022                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  64033.987115                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         104017                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2318212000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.233732                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        31728                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7202                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1570369500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.180662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   24524                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    58866.953666                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 42966.876769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2288158489                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38870                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1670122500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38870                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72159                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.475890                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169074                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        74444.952037                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   66968.879716                       # average overall mshr miss latency
system.l2.demand_hits                          112051                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4245074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.337267                       # miss rate for demand accesses
system.l2.demand_misses                         57023                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      13898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2887899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.255054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    43123                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.194273                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.293294                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3182.974269                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4805.333986                       # Average occupied blocks per context
system.l2.overall_accesses                     169074                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       74444.952037                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  70260.756570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         112051                       # number of overall hits
system.l2.overall_miss_latency             4245074500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.337267                       # miss rate for overall accesses
system.l2.overall_misses                        57023                       # number of overall misses
system.l2.overall_mshr_hits                     13898                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        7493379949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.630795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  106651                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.406939                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         25852                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       640360                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       823666                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           108503                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        74802                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          88459                       # number of replacements
system.l2.sampled_refs                          98672                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7988.308256                       # Cycle average of tags in use
system.l2.total_refs                           145629                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43625                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31563110                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1772038                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1854769                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51174                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1861549                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1877123                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7545                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       214201                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12494750                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.803379                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.829250                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9564771     76.55%     76.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735783      5.89%     82.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       578772      4.63%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484274      3.88%     90.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       396127      3.17%     94.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86580      0.69%     94.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78835      0.63%     95.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       355407      2.84%     98.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       214201      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12494750                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51067                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7264946                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.413835                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.413835                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1155294                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7641                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     22784602                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7409963                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3871322                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1280255                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58170                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4873493                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4685011                       # DTB hits
system.switch_cpus_1.dtb.data_misses           188482                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3673560                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3487543                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186017                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199933                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197468                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2465                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1877123                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3302924                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7924609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28261431                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        795734                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.132768                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3303037                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1779583                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.998920                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13775005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.051646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.198550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9153347     66.45%     66.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580516      4.21%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          47990      0.35%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37342      0.27%     71.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         481381      3.49%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43496      0.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         598142      4.34%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         921275      6.69%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1911516     13.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13775005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                363344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1028205                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73101                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.128054                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6160208                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336433                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7679852                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14563597                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812768                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6241937                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.030078                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14765517                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62153                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        436960                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5048550                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       106501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1849084                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17442231                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4823775                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       286752                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15948826                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1280255                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10276                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1156509                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1565                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64524                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2104657                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       552697                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64524                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.707296                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.707296                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8092483     49.84%     49.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4059      0.03%     49.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865916      5.33%     55.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3375      0.02%     55.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019051      6.28%     61.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          674      0.00%     61.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4899127     30.18%     91.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350814      8.32%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16235580                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        56311                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003468                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          766      1.36%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          242      0.43%      1.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42817     76.04%     77.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           11      0.02%     77.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11940     21.20%     99.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          535      0.95%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13775005                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.178626                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.843079                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8394026     60.94%     60.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1571031     11.40%     72.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       710889      5.16%     77.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1130771      8.21%     85.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       904451      6.57%     92.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       252771      1.83%     94.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       717113      5.21%     99.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        85503      0.62%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8450      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13775005                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.148336                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17369130                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16235580                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7290458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10312                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3504817                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3302954                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3302924                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       984482                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       997852                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5048550                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1849084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14138349                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       891894                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21326                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7501688                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8550                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     31605609                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     22301412                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15487385                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3836749                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1280255                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       264418                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8447922                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       450838                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  7194                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
