[2025-09-17 08:56:07] START suite=qualcomm_srv trace=srv311_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv311_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3328594 heartbeat IPC: 3.004 cumulative IPC: 3.004 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6156803 heartbeat IPC: 3.536 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6156803 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6156803 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 11846890 heartbeat IPC: 1.757 cumulative IPC: 1.757 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 17592101 heartbeat IPC: 1.741 cumulative IPC: 1.749 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23238239 heartbeat IPC: 1.771 cumulative IPC: 1.756 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 28959368 heartbeat IPC: 1.748 cumulative IPC: 1.754 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 34625892 heartbeat IPC: 1.765 cumulative IPC: 1.756 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 40220455 heartbeat IPC: 1.787 cumulative IPC: 1.761 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 45899421 heartbeat IPC: 1.761 cumulative IPC: 1.761 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 51572359 heartbeat IPC: 1.763 cumulative IPC: 1.762 (Simulation time: 00 hr 08 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv311_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000016 cycles: 57197690 heartbeat IPC: 1.778 cumulative IPC: 1.763 (Simulation time: 00 hr 09 min 53 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 56430419 cumulative IPC: 1.772 (Simulation time: 00 hr 10 min 49 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 56430419 cumulative IPC: 1.772 (Simulation time: 00 hr 10 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv311_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.772 instructions: 100000003 cycles: 56430419
CPU 0 Branch Prediction Accuracy: 96.96% MPKI: 5.563 Average ROB Occupancy at Mispredict: 86.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00186
BRANCH_INDIRECT: 0.00694
BRANCH_CONDITIONAL: 5.545
BRANCH_DIRECT_CALL: 0.00452
BRANCH_INDIRECT_CALL: 0.00189
BRANCH_RETURN: 0.00293


====Backend Stall Breakdown====
ROB_STALL: 714991
LQ_STALL: 22
SQ_STALL: 1288493


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.02217
REPLAY_LOAD: 95.562546
NON_REPLAY_LOAD: 19.13352

== Total ==
ADDR_TRANS: 153689
REPLAY_LOAD: 138279
NON_REPLAY_LOAD: 423023

== Counts ==
ADDR_TRANS: 1173
REPLAY_LOAD: 1447
NON_REPLAY_LOAD: 22109

cpu0->cpu0_STLB TOTAL        ACCESS:     950037 HIT:     907492 MISS:      42545 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     950037 HIT:     907492 MISS:      42545 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 180.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     687127 HIT:     381433 MISS:     305694 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     453581 HIT:     278459 MISS:     175122 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      57413 HIT:       5798 MISS:      51615 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      80229 HIT:      79751 MISS:        478 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      95904 HIT:      17425 MISS:      78479 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15028565 HIT:   14632181 MISS:     396384 MSHR_MERGE:     123509
cpu0->cpu0_L1I LOAD         ACCESS:   15028565 HIT:   14632181 MISS:     396384 MSHR_MERGE:     123509
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27281156 HIT:   26507118 MISS:     774038 MSHR_MERGE:     440011
cpu0->cpu0_L1D LOAD         ACCESS:   15150719 HIT:   14777137 MISS:     373582 MSHR_MERGE:     192872
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12028025 HIT:   11723735 MISS:     304290 MSHR_MERGE:     246877
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102412 HIT:       6246 MISS:      96166 MSHR_MERGE:        262
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12837114 HIT:   12736330 MISS:     100784 MSHR_MERGE:      57896
cpu0->cpu0_ITLB LOAD         ACCESS:   12837114 HIT:   12736330 MISS:     100784 MSHR_MERGE:      57896
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.67 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25190843 HIT:   23853753 MISS:    1337090 MSHR_MERGE:     429941
cpu0->cpu0_DTLB LOAD         ACCESS:   25190843 HIT:   23853753 MISS:    1337090 MSHR_MERGE:     429941
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.96 cycles
cpu0->LLC TOTAL        ACCESS:     375932 HIT:     158436 MISS:     217496 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     175121 HIT:      45361 MISS:     129760 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51615 HIT:      13764 MISS:      37851 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      70717 HIT:      70503 MISS:        214 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78479 HIT:      28808 MISS:      49671 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5263
  ROW_BUFFER_MISS:     211952
  AVG DBUS CONGESTED CYCLE: 6.544
Channel 0 WQ ROW_BUFFER_HIT:       9980
  ROW_BUFFER_MISS:      41997
  FULL:          0
Channel 0 REFRESHES ISSUED:       4702

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1042247        10327         7166        25734
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          239          442         2887         7669
  STLB miss resolved @ L2C                0          598         2584         5478        22187
  STLB miss resolved @ LLC                0          888         4345         5464        24475
  STLB miss resolved @ MEM                0         1134         8013        16682        45664

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27908         2106        49142         2570         1163
---------------------------------------------------------------
  STLB miss resolved @ L1D               24            5           60          595          352
  STLB miss resolved @ L2C               13           46           24          162           68
  STLB miss resolved @ LLC               38           23          146         1677          491
  STLB miss resolved @ MEM               18            7           82          951          820
[2025-09-17 09:06:56] END   suite=qualcomm_srv trace=srv311_ap (rc=0)
