Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 18 12:21:19 2023
| Host         : DESKTOP-6OVABTC running 64-bit major release  (build 9200)
| Command      : report_utilization -file tinyriscv_soc_top_utilization_placed.rpt -pb tinyriscv_soc_top_utilization_placed.pb
| Design       : tinyriscv_soc_top
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                | 3704 |     0 |     47232 |  7.84 |
|   LUT as Logic          | 3704 |     0 |     47232 |  7.84 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           | 2916 |     0 |     94464 |  3.09 |
|   Register as Flip Flop | 2916 |     0 |     94464 |  3.09 |
|   Register as Latch     |    0 |     0 |     94464 |  0.00 |
| CARRY8                  |   74 |     0 |      8820 |  0.84 |
| F7 Muxes                |  256 |     0 |     35280 |  0.73 |
| F8 Muxes                |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 22    |          Yes |           - |          Set |
| 1786  |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 1106  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  770 |     0 |      8820 |  8.73 |
|   CLBL                                     |  499 |     0 |           |       |
|   CLBM                                     |  271 |     0 |           |       |
| LUT as Logic                               | 3704 |     0 |     47232 |  7.84 |
|   using O5 output only                     |   44 |       |           |       |
|   using O6 output only                     | 2909 |       |           |       |
|   using O5 and O6                          |  751 |       |           |       |
| LUT as Memory                              |    0 |     0 |     28800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              | 2916 |     0 |     94464 |  3.09 |
|   Register driven from within the CLB      | 1202 |       |           |       |
|   Register driven from outside the CLB     | 1714 |       |           |       |
|     LUT in front of the register is unused |  872 |       |           |       |
|     LUT in front of the register is used   |  842 |       |           |       |
| Unique Control Sets                        |   99 |       |     17640 |  0.56 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   12 |     0 |       150 |  8.00 |
|   RAMB36/FIFO*    |   12 |     0 |       150 |  8.00 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |    0 |     0 |       300 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       240 |  1.67 |
|   DSP48E2 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   11 |    11 |       252 |  4.37 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |    7 |     7 |        48 | 14.58 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HDIOB_S          |    4 |     4 |        48 |  8.33 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    2 |     0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     | 1786 |            Register |
| LUT6     | 1722 |                 CLB |
| FDRE     | 1106 |            Register |
| LUT5     |  782 |                 CLB |
| LUT4     |  741 |                 CLB |
| LUT2     |  658 |                 CLB |
| LUT3     |  294 |                 CLB |
| LUT1     |  258 |                 CLB |
| MUXF7    |  256 |                 CLB |
| CARRY8   |   74 |                 CLB |
| FDPE     |   22 |            Register |
| RAMB36E2 |   12 |           Block Ram |
| INBUF    |    8 |                 I/O |
| IBUFCTRL |    8 |              Others |
| DSP48E2  |    4 |          Arithmetic |
| OBUF     |    3 |                 I/O |
| OBUFT    |    2 |                 I/O |
| FDSE     |    2 |            Register |
| BUFGCE   |    2 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


