Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9d979456f8db498b8472b13e8362a9ed --debug typical --relax --mt 2 --include ../../../Microprosessor.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../Microprosessor.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../Microprosessor.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microprocessor_tb_behav xil_defaultlib.microprocessor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Xilinx/IR_TransmistterV2/Microprosessor/Microprosessor.srcs/sources_1/new/LEDs_IO.v" Line 3. Module LEDs_IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/IR_TransmistterV2/Microprosessor/Microprosessor.srcs/sources_1/new/LEDs_IO.v" Line 3. Module LEDs_IO doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LEDs_IO
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IR_Transmitter
Compiling module xil_defaultlib.IR_Transmitter_IO
Compiling module xil_defaultlib.microprocessor_system
Compiling module xil_defaultlib.microprocessor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot microprocessor_tb_behav
