# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \src "dut.sv:2.1-18.10"
attribute \top 1
module \genblk_order_top
  attribute \init 1'1
  attribute \src "dut.sv:3.14-3.18"
  wire output 1 \out1
  attribute \src "dut.sv:4.14-4.18"
  wire output 2 \out2
  wire \outer.foo.foo.x
  attribute \init 1'0
  attribute \unused_bits "0"
  wire \outer.foo.x
  connect \out2 \out1
  connect \outer.foo.foo.x \out1
end
