// Seed: 2302131149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd30
) (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wand id_4,
    output tri1 id_5
);
  logic [1 : -1] id_7;
  ;
  logic _id_8[-1 : -1];
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_7 = -1 * id_7 - 1;
  wire id_9;
  wire [-1 : id_8] id_10;
endmodule
