module control_unit_test( output DT0,DT1,DT2,DT3,DT4,DT5,DT6,DT7,input T0,T1,T2,T3,T4,T5,T6,T7,input qa,qs,S,E,clk,reset); 

wire dt0,dt1,dt2,dt3,dt4,dt5,dt6,dt7 ; 

assign dT0 = ~qa&&~qs&&T0 || T3 || E&&T5 || T7 ; 
assign dT1 = qs&&T0 ; 
assign dT2 = qa&&T0 || T1 ; 
assign dT3 = ~S&&T2 ; 
assign dT4 =  S&&T2;
assign dT5 = T4 ; 
assign dT6 = ~E&&T5 ; 
assign dT7 = T6 ;  

D_FF df0(DT0,T0,clk,reset),
	  df1(DT1,T1,clk,reset),
	  df2(DT2,T2,clk,reset),
	  df3(DT3,T3,clk,reset),
	  df4(DT4,T4,clk,reset),
	  df5(DT5,T5,clk,reset),
	  df6(DT6,T6,clk,reset),
	  df7(DT7,T7,clk,reset);



endmodule