<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4019" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4019{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4019{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4019{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4019{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t5_4019{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t6_4019{left:70px;bottom:1012px;letter-spacing:0.13px;}
#t7_4019{left:152px;bottom:1012px;letter-spacing:0.17px;word-spacing:0.01px;}
#t8_4019{left:70px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t9_4019{left:70px;bottom:972px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ta_4019{left:70px;bottom:947px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tb_4019{left:70px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tc_4019{left:70px;bottom:914px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#td_4019{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_4019{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tf_4019{left:154px;bottom:880px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tg_4019{left:349px;bottom:880px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#th_4019{left:70px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#ti_4019{left:70px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_4019{left:70px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_4019{left:70px;bottom:763px;letter-spacing:0.13px;}
#tl_4019{left:152px;bottom:763px;letter-spacing:0.14px;word-spacing:0.01px;}
#tm_4019{left:70px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_4019{left:70px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_4019{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_4019{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tq_4019{left:70px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_4019{left:70px;bottom:638px;}
#ts_4019{left:96px;bottom:642px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tt_4019{left:70px;bottom:615px;}
#tu_4019{left:96px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tv_4019{left:96px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_4019{left:70px;bottom:575px;}
#tx_4019{left:96px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_4019{left:96px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_4019{left:70px;bottom:504px;letter-spacing:0.13px;}
#t10_4019{left:152px;bottom:504px;letter-spacing:0.16px;word-spacing:0.01px;}
#t11_4019{left:70px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t12_4019{left:70px;bottom:463px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t13_4019{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t14_4019{left:70px;bottom:412px;}
#t15_4019{left:96px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t16_4019{left:70px;bottom:389px;}
#t17_4019{left:96px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_4019{left:96px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_4019{left:96px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_4019{left:70px;bottom:333px;}
#t1b_4019{left:96px;bottom:336px;letter-spacing:-0.2px;}
#t1c_4019{left:122px;bottom:336px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t1d_4019{left:96px;bottom:319px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1e_4019{left:96px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1f_4019{left:70px;bottom:244px;letter-spacing:0.13px;}
#t1g_4019{left:152px;bottom:244px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t1h_4019{left:70px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1i_4019{left:70px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t1j_4019{left:70px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1k_4019{left:774px;bottom:193px;}
#t1l_4019{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t1m_4019{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t1n_4019{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4019{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4019{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4019{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4019{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4019{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4019{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4019{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4019" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4019Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4019" style="-webkit-user-select: none;"><object width="935" height="1210" data="4019/4019.svg" type="image/svg+xml" id="pdf4019" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4019" class="t s1_4019">Vol. 3C </span><span id="t2_4019" class="t s1_4019">27-25 </span>
<span id="t3_4019" class="t s2_4019">VM ENTRIES </span>
<span id="t4_4019" class="t s3_4019">A pending debug exception delivered after VM entry causes a VM exit if the bit 1 (#DB) is 1 in the exception </span>
<span id="t5_4019" class="t s3_4019">bitmap. If it does not cause a VM exit, it updates DR6 normally. </span>
<span id="t6_4019" class="t s4_4019">27.7.4 </span><span id="t7_4019" class="t s4_4019">VMX-Preemption Timer </span>
<span id="t8_4019" class="t s3_4019">If the “activate VMX-preemption timer” VM-execution control is 1, VM entry starts the VMX-preemption timer with </span>
<span id="t9_4019" class="t s3_4019">the unsigned value in the VMX-preemption timer-value field. </span>
<span id="ta_4019" class="t s3_4019">It is possible for the VMX-preemption timer to expire during VM entry (e.g., if the value in the VMX-preemption </span>
<span id="tb_4019" class="t s3_4019">timer-value field is zero). If this happens (and if the VM entry was not to the wait-for-SIPI state), a VM exit occurs </span>
<span id="tc_4019" class="t s3_4019">with its normal priority after any event injection and before execution of any instruction following VM entry. For </span>
<span id="td_4019" class="t s3_4019">example, any pending debug exceptions established by VM entry (see Section 27.7.3) take priority over a timer- </span>
<span id="te_4019" class="t s3_4019">induced VM </span><span id="tf_4019" class="t s3_4019">exit. (The timer-induced VM </span><span id="tg_4019" class="t s3_4019">exit will occur after delivery of the debug exception, unless that exception </span>
<span id="th_4019" class="t s3_4019">or its delivery causes a different VM exit.) </span>
<span id="ti_4019" class="t s3_4019">See Section 26.5.1 for details of the operation of the VMX-preemption timer in VMX non-root operation, including </span>
<span id="tj_4019" class="t s3_4019">the blocking and priority of the VM exits that it causes. </span>
<span id="tk_4019" class="t s4_4019">27.7.5 </span><span id="tl_4019" class="t s4_4019">Interrupt-Window Exiting and Virtual-Interrupt Delivery </span>
<span id="tm_4019" class="t s3_4019">If “interrupt-window exiting” VM-execution control is 1, an open interrupt window may cause a VM exit immedi- </span>
<span id="tn_4019" class="t s3_4019">ately after VM entry (see Section 26.2 for details). If the “interrupt-window exiting” VM-execution control is 0 but </span>
<span id="to_4019" class="t s3_4019">the “virtual-interrupt delivery” VM-execution control is 1, a virtual interrupt may be delivered immediately after </span>
<span id="tp_4019" class="t s3_4019">VM entry (see Section 27.3.2.5 and Section 30.2.1). </span>
<span id="tq_4019" class="t s3_4019">The following items detail the treatment of these events: </span>
<span id="tr_4019" class="t s5_4019">• </span><span id="ts_4019" class="t s3_4019">These events occur after any event injection specified for VM entry. </span>
<span id="tt_4019" class="t s5_4019">• </span><span id="tu_4019" class="t s3_4019">Non-maskable interrupts (NMIs) and higher priority events take priority over these events. These events take </span>
<span id="tv_4019" class="t s3_4019">priority over external interrupts and lower priority events. </span>
<span id="tw_4019" class="t s5_4019">• </span><span id="tx_4019" class="t s3_4019">These events wake the logical processor if it just entered the HLT state because of a VM entry (see Section </span>
<span id="ty_4019" class="t s3_4019">27.7.2). They do not occur if the logical processor just entered the shutdown state or the wait-for-SIPI state. </span>
<span id="tz_4019" class="t s4_4019">27.7.6 </span><span id="t10_4019" class="t s4_4019">NMI-Window Exiting </span>
<span id="t11_4019" class="t s3_4019">The “NMI-window exiting” VM-execution control may cause a VM exit to occur immediately after VM entry (see </span>
<span id="t12_4019" class="t s3_4019">Section 26.2 for details). </span>
<span id="t13_4019" class="t s3_4019">The following items detail the treatment of these VM exits: </span>
<span id="t14_4019" class="t s5_4019">• </span><span id="t15_4019" class="t s3_4019">These VM exits follow event injection if such injection is specified for VM entry. </span>
<span id="t16_4019" class="t s5_4019">• </span><span id="t17_4019" class="t s3_4019">Debug-trap exceptions (see Section 27.7.3) and higher priority events take priority over VM exits caused by </span>
<span id="t18_4019" class="t s3_4019">this control. VM exits caused by this control take priority over non-maskable interrupts (NMIs) and lower </span>
<span id="t19_4019" class="t s3_4019">priority events. </span>
<span id="t1a_4019" class="t s5_4019">• </span><span id="t1b_4019" class="t s3_4019">VM </span><span id="t1c_4019" class="t s3_4019">exits caused by this control wake the logical processor if it just entered either the HLT state or the shutdown </span>
<span id="t1d_4019" class="t s3_4019">state because of a VM entry (see Section 27.7.2). They do not occur if the logical processor just entered the </span>
<span id="t1e_4019" class="t s3_4019">wait-for-SIPI state. </span>
<span id="t1f_4019" class="t s4_4019">27.7.7 </span><span id="t1g_4019" class="t s4_4019">VM Exits Induced by the TPR Threshold </span>
<span id="t1h_4019" class="t s3_4019">If the “use TPR shadow” and “virtualize APIC accesses” VM-execution controls are both 1 and the “virtual-interrupt </span>
<span id="t1i_4019" class="t s3_4019">delivery” VM-execution control is 0, a VM exit occurs immediately after VM entry if the value of bits 3:0 of the TPR </span>
<span id="t1j_4019" class="t s3_4019">threshold VM-execution control field is greater than the value of bits 7:4 of VTPR (see Section 30.1.1). </span>
<span id="t1k_4019" class="t s6_4019">1 </span>
<span id="t1l_4019" class="t s7_4019">1. </span><span id="t1m_4019" class="t s7_4019">“Virtualize APIC accesses” and “virtual-interrupt delivery” are secondary processor-based VM-execution controls. If bit 31 of the pri- </span>
<span id="t1n_4019" class="t s7_4019">mary processor-based VM-execution controls is 0, VM entry functions as if these controls were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
