#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1105b80 .scope module, "testFullAdder" "testFullAdder" 2 5;
 .timescale -9 -12;
v0x1173960_0 .var "a", 3 0;
v0x1173a40_0 .var "b", 3 0;
v0x1173ae0_0 .net "carryout", 0 0, L_0x1175f80;  1 drivers
v0x1173c00_0 .net "overflow", 0 0, L_0x1176f00;  1 drivers
v0x1173cf0_0 .net "sum", 3 0, L_0x11760e0;  1 drivers
S_0x110c7e0 .scope module, "adder" "FullAdder4bit" 2 13, 3 58 0, S_0x1105b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "a"
    .port_info 4 /INPUT 4 "b"
v0x1173250_0 .net "a", 3 0, v0x1173960_0;  1 drivers
v0x1173350_0 .net "b", 3 0, v0x1173a40_0;  1 drivers
v0x1173430_0 .net "carry01", 0 0, L_0x11743e0;  1 drivers
v0x11734d0_0 .net "carry12", 0 0, L_0x1174d50;  1 drivers
v0x11735c0_0 .net "carry23", 0 0, L_0x1175630;  1 drivers
v0x1173700_0 .net "carryout", 0 0, L_0x1175f80;  alias, 1 drivers
v0x11737a0_0 .net "overflow", 0 0, L_0x1176f00;  alias, 1 drivers
v0x1173840_0 .net "sum", 3 0, L_0x11760e0;  alias, 1 drivers
L_0x1174590 .part v0x1173960_0, 0, 1;
L_0x11746f0 .part v0x1173a40_0, 0, 1;
L_0x1174eb0 .part v0x1173960_0, 1, 1;
L_0x1175010 .part v0x1173a40_0, 1, 1;
L_0x1175790 .part v0x1173960_0, 2, 1;
L_0x1175980 .part v0x1173a40_0, 2, 1;
L_0x11760e0 .concat8 [ 1 1 1 1], L_0x1173ed0, L_0x11748a0, L_0x1175130, L_0x1175b20;
L_0x1176380 .part v0x1173960_0, 3, 1;
L_0x1176470 .part v0x1173a40_0, 3, 1;
L_0x1177100 .part v0x1173960_0, 3, 1;
L_0x1177270 .part v0x1173a40_0, 3, 1;
L_0x1177310 .part L_0x11760e0, 3, 1;
S_0x11090a0 .scope module, "add0" "structuralFullAdder" 3 70, 3 37 0, S_0x110c7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1173de0/d .functor XOR 1, L_0x1174590, L_0x11746f0, C4<0>, C4<0>;
L_0x1173de0 .delay 1 (50000,50000,50000) L_0x1173de0/d;
L_0x7f60d6b0d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1173ed0/d .functor XOR 1, L_0x1173de0, L_0x7f60d6b0d018, C4<0>, C4<0>;
L_0x1173ed0 .delay 1 (50000,50000,50000) L_0x1173ed0/d;
L_0x1174080/d .functor AND 1, L_0x1174590, L_0x11746f0, C4<1>, C4<1>;
L_0x1174080 .delay 1 (50000,50000,50000) L_0x1174080/d;
L_0x1174280/d .functor AND 1, L_0x1173de0, L_0x7f60d6b0d018, C4<1>, C4<1>;
L_0x1174280 .delay 1 (50000,50000,50000) L_0x1174280/d;
L_0x11743e0/d .functor OR 1, L_0x1174080, L_0x1174280, C4<0>, C4<0>;
L_0x11743e0 .delay 1 (50000,50000,50000) L_0x11743e0/d;
v0x11095b0_0 .net "AandB", 0 0, L_0x1174080;  1 drivers
v0x11703b0_0 .net "a", 0 0, L_0x1174590;  1 drivers
v0x1170470_0 .net "b", 0 0, L_0x11746f0;  1 drivers
v0x1170540_0 .net "carryin", 0 0, L_0x7f60d6b0d018;  1 drivers
v0x1170600_0 .net "carryout", 0 0, L_0x11743e0;  alias, 1 drivers
v0x1170710_0 .net "sum", 0 0, L_0x1173ed0;  1 drivers
v0x11707d0_0 .net "xAorB", 0 0, L_0x1173de0;  1 drivers
v0x1170890_0 .net "xAorBandCin", 0 0, L_0x1174280;  1 drivers
S_0x11709f0 .scope module, "add1" "structuralFullAdder" 3 77, 3 37 0, S_0x110c7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x11747e0/d .functor XOR 1, L_0x1174eb0, L_0x1175010, C4<0>, C4<0>;
L_0x11747e0 .delay 1 (50000,50000,50000) L_0x11747e0/d;
L_0x11748a0/d .functor XOR 1, L_0x11747e0, L_0x11743e0, C4<0>, C4<0>;
L_0x11748a0 .delay 1 (50000,50000,50000) L_0x11748a0/d;
L_0x1174a90/d .functor AND 1, L_0x1174eb0, L_0x1175010, C4<1>, C4<1>;
L_0x1174a90 .delay 1 (50000,50000,50000) L_0x1174a90/d;
L_0x1174bf0/d .functor AND 1, L_0x11747e0, L_0x11743e0, C4<1>, C4<1>;
L_0x1174bf0 .delay 1 (50000,50000,50000) L_0x1174bf0/d;
L_0x1174d50/d .functor OR 1, L_0x1174a90, L_0x1174bf0, C4<0>, C4<0>;
L_0x1174d50 .delay 1 (50000,50000,50000) L_0x1174d50/d;
v0x1170c60_0 .net "AandB", 0 0, L_0x1174a90;  1 drivers
v0x1170d20_0 .net "a", 0 0, L_0x1174eb0;  1 drivers
v0x1170de0_0 .net "b", 0 0, L_0x1175010;  1 drivers
v0x1170eb0_0 .net "carryin", 0 0, L_0x11743e0;  alias, 1 drivers
v0x1170f80_0 .net "carryout", 0 0, L_0x1174d50;  alias, 1 drivers
v0x1171070_0 .net "sum", 0 0, L_0x11748a0;  1 drivers
v0x1171130_0 .net "xAorB", 0 0, L_0x11747e0;  1 drivers
v0x11711f0_0 .net "xAorBandCin", 0 0, L_0x1174bf0;  1 drivers
S_0x1171350 .scope module, "add2" "structuralFullAdder" 3 84, 3 37 0, S_0x110c7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1174f50/d .functor XOR 1, L_0x1175790, L_0x1175980, C4<0>, C4<0>;
L_0x1174f50 .delay 1 (50000,50000,50000) L_0x1174f50/d;
L_0x1175130/d .functor XOR 1, L_0x1174f50, L_0x1174d50, C4<0>, C4<0>;
L_0x1175130 .delay 1 (50000,50000,50000) L_0x1175130/d;
L_0x1175320/d .functor AND 1, L_0x1175790, L_0x1175980, C4<1>, C4<1>;
L_0x1175320 .delay 1 (50000,50000,50000) L_0x1175320/d;
L_0x11754d0/d .functor AND 1, L_0x1174f50, L_0x1174d50, C4<1>, C4<1>;
L_0x11754d0 .delay 1 (50000,50000,50000) L_0x11754d0/d;
L_0x1175630/d .functor OR 1, L_0x1175320, L_0x11754d0, C4<0>, C4<0>;
L_0x1175630 .delay 1 (50000,50000,50000) L_0x1175630/d;
v0x11715d0_0 .net "AandB", 0 0, L_0x1175320;  1 drivers
v0x1171690_0 .net "a", 0 0, L_0x1175790;  1 drivers
v0x1171750_0 .net "b", 0 0, L_0x1175980;  1 drivers
v0x1171820_0 .net "carryin", 0 0, L_0x1174d50;  alias, 1 drivers
v0x11718f0_0 .net "carryout", 0 0, L_0x1175630;  alias, 1 drivers
v0x11719e0_0 .net "sum", 0 0, L_0x1175130;  1 drivers
v0x1171aa0_0 .net "xAorB", 0 0, L_0x1174f50;  1 drivers
v0x1171b60_0 .net "xAorBandCin", 0 0, L_0x11754d0;  1 drivers
S_0x1171cc0 .scope module, "add3" "structuralFullAdder" 3 91, 3 37 0, S_0x110c7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1175ab0/d .functor XOR 1, L_0x1176380, L_0x1176470, C4<0>, C4<0>;
L_0x1175ab0 .delay 1 (50000,50000,50000) L_0x1175ab0/d;
L_0x1175b20/d .functor XOR 1, L_0x1175ab0, L_0x1175630, C4<0>, C4<0>;
L_0x1175b20 .delay 1 (50000,50000,50000) L_0x1175b20/d;
L_0x1175c70/d .functor AND 1, L_0x1176380, L_0x1176470, C4<1>, C4<1>;
L_0x1175c70 .delay 1 (50000,50000,50000) L_0x1175c70/d;
L_0x1175e20/d .functor AND 1, L_0x1175ab0, L_0x1175630, C4<1>, C4<1>;
L_0x1175e20 .delay 1 (50000,50000,50000) L_0x1175e20/d;
L_0x1175f80/d .functor OR 1, L_0x1175c70, L_0x1175e20, C4<0>, C4<0>;
L_0x1175f80 .delay 1 (50000,50000,50000) L_0x1175f80/d;
v0x1171f10_0 .net "AandB", 0 0, L_0x1175c70;  1 drivers
v0x1171ff0_0 .net "a", 0 0, L_0x1176380;  1 drivers
v0x11720b0_0 .net "b", 0 0, L_0x1176470;  1 drivers
v0x1172180_0 .net "carryin", 0 0, L_0x1175630;  alias, 1 drivers
v0x1172250_0 .net "carryout", 0 0, L_0x1175f80;  alias, 1 drivers
v0x1172340_0 .net "sum", 0 0, L_0x1175b20;  1 drivers
v0x1172400_0 .net "xAorB", 0 0, L_0x1175ab0;  1 drivers
v0x11724c0_0 .net "xAorBandCin", 0 0, L_0x1175e20;  1 drivers
S_0x1172620 .scope module, "over1" "didOverflow" 3 98, 3 8 0, S_0x110c7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
L_0x1176510/d .functor NOT 1, L_0x1177100, C4<0>, C4<0>, C4<0>;
L_0x1176510 .delay 1 (50000,50000,50000) L_0x1176510/d;
L_0x11765d0/d .functor NOT 1, L_0x1177270, C4<0>, C4<0>, C4<0>;
L_0x11765d0 .delay 1 (50000,50000,50000) L_0x11765d0/d;
L_0x1176730/d .functor NOT 1, L_0x1177310, C4<0>, C4<0>, C4<0>;
L_0x1176730 .delay 1 (50000,50000,50000) L_0x1176730/d;
L_0x11767f0/d .functor AND 1, L_0x1177100, L_0x1177270, C4<1>, C4<1>;
L_0x11767f0 .delay 1 (50000,50000,50000) L_0x11767f0/d;
L_0x11769f0/d .functor AND 1, L_0x1176510, L_0x11765d0, C4<1>, C4<1>;
L_0x11769f0 .delay 1 (50000,50000,50000) L_0x11769f0/d;
L_0x1176ba0/d .functor AND 1, L_0x11767f0, L_0x1176730, C4<1>, C4<1>;
L_0x1176ba0 .delay 1 (50000,50000,50000) L_0x1176ba0/d;
L_0x1176d50/d .functor AND 1, L_0x11769f0, L_0x1177310, C4<1>, C4<1>;
L_0x1176d50 .delay 1 (50000,50000,50000) L_0x1176d50/d;
L_0x1176f00/d .functor OR 1, L_0x1176ba0, L_0x1176d50, C4<0>, C4<0>;
L_0x1176f00 .delay 1 (50000,50000,50000) L_0x1176f00/d;
v0x11728b0_0 .net "a", 0 0, L_0x1177100;  1 drivers
v0x1172990_0 .net "aAndB", 0 0, L_0x11767f0;  1 drivers
v0x1172a50_0 .net "b", 0 0, L_0x1177270;  1 drivers
v0x1172af0_0 .net "negToPos", 0 0, L_0x1176ba0;  1 drivers
v0x1172bb0_0 .net "notA", 0 0, L_0x1176510;  1 drivers
v0x1172cc0_0 .net "notB", 0 0, L_0x11765d0;  1 drivers
v0x1172d80_0 .net "notS", 0 0, L_0x1176730;  1 drivers
v0x1172e40_0 .net "notaAndNotb", 0 0, L_0x11769f0;  1 drivers
v0x1172f00_0 .net "overflow", 0 0, L_0x1176f00;  alias, 1 drivers
v0x1173050_0 .net "posToNeg", 0 0, L_0x1176d50;  1 drivers
v0x1173110_0 .net "s", 0 0, L_0x1177310;  1 drivers
    .scope S_0x1105b80;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "adder.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x110c7e0 {0 0 0};
    %vpi_call 2 20 "$display", "  A    B   | Sum  | Cout | Overflow |   ExSum  | ExCout | ExOverflow" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 22 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0001   |    0   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 24 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   1100   |    0   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 26 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   1110   |    0   |     1", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 28 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0000   |    1   |     1", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 30 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0110   |    1   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 32 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0000   |    1   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 34 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   1110   |    1   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 36 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0010   |    0   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 38 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0011   |    0   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 40 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   1001   |    0   |     1", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 42 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   1011   |    1   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 44 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0001   |    1   |     1", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 46 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0001   |    1   |     1", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 48 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   0100   |    1   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 50 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   1101   |    0   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1173960_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x1173a40_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 52 "$display", " %b%b%b%b %b%b%b%b | %b%b%b%b |  %b   |     %b    |   1100   |    0   |     0", &PV<v0x1173960_0, 3, 1>, &PV<v0x1173960_0, 2, 1>, &PV<v0x1173960_0, 1, 1>, &PV<v0x1173960_0, 0, 1>, &PV<v0x1173a40_0, 3, 1>, &PV<v0x1173a40_0, 2, 1>, &PV<v0x1173a40_0, 1, 1>, &PV<v0x1173a40_0, 0, 1>, &PV<v0x1173cf0_0, 3, 1>, &PV<v0x1173cf0_0, 2, 1>, &PV<v0x1173cf0_0, 1, 1>, &PV<v0x1173cf0_0, 0, 1>, v0x1173ae0_0, v0x1173c00_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.t.v";
    "./adder.v";
