=====
SETUP
-5.930
6.321
0.391
testpattern_inst/O_vs_s0
1.361
1.820
ch0_vfb_vs_in_s2
3.115
4.214
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0
6.321
=====
SETUP
-3.058
4.324
1.266
syn_gen_inst/O_vs_s0
0.572
1.030
n218_s2
2.651
3.276
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0
4.324
=====
SETUP
-2.384
3.131
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12
3.131
=====
SETUP
-2.206
2.953
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12
2.953
=====
SETUP
-1.957
3.135
1.178
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_10_s0
3.135
=====
SETUP
-1.891
2.639
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10
2.639
=====
SETUP
-1.875
2.623
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_9_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12
2.623
=====
SETUP
-1.875
2.623
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8
2.623
=====
SETUP
-1.875
2.623
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8
2.623
=====
SETUP
-1.875
2.623
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8
2.623
=====
SETUP
-1.875
2.623
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8
2.623
=====
SETUP
-1.682
2.948
1.266
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0
0.572
1.030
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_10_s0
2.948
=====
SETUP
-1.614
2.792
1.178
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0
2.792
=====
SETUP
-1.614
2.792
1.178
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_9_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0
2.792
=====
SETUP
-1.561
2.308
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10
2.308
=====
SETUP
-1.491
2.238
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10
2.238
=====
SETUP
-1.491
2.238
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10
2.238
=====
SETUP
-1.349
8.023
6.674
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.661
1.909
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll
2.024
2.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20
4.698
5.248
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21
5.248
5.305
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22
5.305
5.362
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23
5.362
5.419
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24
5.419
5.476
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25
5.476
5.533
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26
5.533
5.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1
6.164
7.225
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_1_s0
8.023
=====
SETUP
-1.349
8.023
6.674
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.661
1.909
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll
2.024
2.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20
4.698
5.248
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21
5.248
5.305
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22
5.305
5.362
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23
5.362
5.419
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24
5.419
5.476
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25
5.476
5.533
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26
5.533
5.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1
6.164
7.225
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_2_s0
8.023
=====
SETUP
-1.349
8.023
6.674
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.661
1.909
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll
2.024
2.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20
4.698
5.248
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21
5.248
5.305
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22
5.305
5.362
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23
5.362
5.419
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24
5.419
5.476
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25
5.476
5.533
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26
5.533
5.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1
6.164
7.225
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_3_s0
8.023
=====
SETUP
-1.349
8.023
6.674
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.661
1.909
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll
2.024
2.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20
4.698
5.248
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21
5.248
5.305
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22
5.305
5.362
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23
5.362
5.419
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24
5.419
5.476
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25
5.476
5.533
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26
5.533
5.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1
6.164
7.225
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_4_s0
8.023
=====
SETUP
-1.349
8.023
6.674
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.661
1.909
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll
2.024
2.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20
4.698
5.248
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21
5.248
5.305
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22
5.305
5.362
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23
5.362
5.419
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24
5.419
5.476
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25
5.476
5.533
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26
5.533
5.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1
6.164
7.225
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_5_s0
8.023
=====
SETUP
-1.349
8.023
6.674
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.661
1.909
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll
2.024
2.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20
4.698
5.248
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21
5.248
5.305
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22
5.305
5.362
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23
5.362
5.419
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24
5.419
5.476
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25
5.476
5.533
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26
5.533
5.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1
6.164
7.225
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_6_s0
8.023
=====
SETUP
-1.318
7.635
6.317
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.661
1.909
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll
2.024
2.590
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20
4.698
5.248
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21
5.248
5.305
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22
5.305
5.362
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23
5.362
5.419
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24
5.419
5.476
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25
5.476
5.533
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26
5.533
5.587
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n382_s3
6.536
7.635
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_0_s1
7.635
=====
SETUP
-1.283
2.461
1.178
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0
2.461
=====
HOLD
-0.017
1.971
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.971
=====
HOLD
-0.017
1.971
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.971
=====
HOLD
0.007
1.995
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.995
=====
HOLD
0.028
2.015
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4
2.015
=====
HOLD
0.062
1.877
1.816
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0
0.966
1.300
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.877
=====
HOLD
0.243
2.230
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4
2.230
=====
HOLD
0.246
2.234
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4
2.234
=====
HOLD
0.246
2.234
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4
2.234
=====
HOLD
0.267
2.255
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4
2.255
=====
HOLD
0.271
2.258
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.258
=====
HOLD
0.281
2.269
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4
2.269
=====
HOLD
0.283
2.270
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.270
=====
HOLD
0.296
2.284
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.284
=====
HOLD
0.296
2.284
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.284
=====
HOLD
0.423
1.418
0.996
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0
0.515
0.848
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0
1.418
=====
HOLD
0.512
1.102
0.590
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0
0.515
0.848
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s
1.102
=====
HOLD
0.521
1.079
0.558
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_9_s0
0.515
0.848
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12
1.079
=====
HOLD
0.521
1.079
0.558
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s0
0.515
0.848
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12
1.079
=====
HOLD
0.521
1.079
0.558
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s0
0.515
0.848
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10
1.079
=====
HOLD
0.531
1.089
0.558
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_10_s0
0.515
0.848
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12
1.089
=====
HOLD
0.556
1.086
0.530
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.556
1.086
0.530
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_done_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
1.086
=====
HOLD
0.590
2.577
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4
2.577
=====
HOLD
0.591
1.119
0.528
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s2
0.513
0.846
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12
1.119
=====
HOLD
0.598
2.586
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.586
