// Seed: 3984856730
module module_0;
  reg id_1;
  always @(*) begin : LABEL_0
    if (1) id_1 <= id_1;
    else begin : LABEL_1
      id_1 <= id_1;
    end
  end
  logic id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output wand id_11,
    output tri0 id_12,
    output supply1 id_13,
    output supply1 id_14,
    output tri1 id_15,
    input uwire id_16,
    output uwire id_17,
    input wor id_18
    , id_20
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_21;
  assign id_0 = -1;
endmodule
