vendor_name = ModelSim
source_file = 1, H:/qyang063/Documents/3156lab3/ByteRegister.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/ByteAdder.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/mux8to1.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/enardFF_2.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/Decode3to8.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/Decode2to4.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/RegisterFile.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/mux4to1.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/mux2to1.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/InstructionMem.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/HazardDetectionUnit.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/ForwardingUnit.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/DataRam.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/datapathPipeline.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/controlpath.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/ByteComparator.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/AnyBitsRegister.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/AnyBitsAdder.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/ALUControl.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/ALUc.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/LPM_ROM.mif
source_file = 1, H:/qyang063/Documents/3156lab3/LPM_RAM_DQ.mif
source_file = 1, H:/qyang063/Documents/3156lab3/3156lab3.bdf
source_file = 1, H:/qyang063/Documents/3156lab3/onebitadder.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/Waveform.vwf
source_file = 1, H:/qyang063/Documents/3156lab3/pipelinedProc.vhd
source_file = 1, H:/qyang063/Documents/3156lab3/TopLevelEntity.bdf
source_file = 1, H:/qyang063/Documents/3156lab3/output_files/Waveformtop.vwf
source_file = 1, H:/qyang063/Documents/3156lab3/db/3156lab3.cbx.xml
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/qyang063/Documents/3156lab3/db/altsyncram_jlh1.tdf
source_file = 1, H:/qyang063/Documents/3156lab3/db/altsyncram_cth1.tdf
design_name = \3156lab3 
instance = comp, \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 , inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseA~2 , inst|ForwardingUnit0|int_caseA~2, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:29:ff|int_q , inst|IdExPipeReg|\loop1:29:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:18:ff|int_q , inst|MemWbPipeReg|\loop1:18:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseC~1 , inst|ForwardingUnit0|int_caseC~1, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:12:ff|int_q , inst|IdExPipeReg|\loop1:12:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:10:ff|int_q , inst|IdExPipeReg|\loop1:10:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseA~6 , inst|ForwardingUnit0|int_caseA~6, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:35:ff|int_q , inst|IdExPipeReg|\loop1:35:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O~2 , inst|MuxA|o_O~2, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:34:ff|int_q , inst|IdExPipeReg|\loop1:34:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:33:ff|int_q , inst|IdExPipeReg|\loop1:33:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O[0]~4 , inst|MuxA|o_O[0]~4, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:37:ff|int_q , inst|IdExPipeReg|\loop1:37:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|A0[6] , inst|MuxA|A0[6], \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:20:ff|int_q , inst|MemWbPipeReg|\loop1:20:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:30:ff|int_q , inst|IdExPipeReg|\loop1:30:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:17:ff|int_q , inst|IdExPipeReg|\loop1:17:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[7]~1 , inst|ALUc0|mux|mux|o_O[7]~1, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[6]~11 , inst|MuxB|o_O[6]~11, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[6]~4 , inst|ALUc0|mux|mux|o_O[6]~4, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[5]~12 , inst|MuxB|o_O[5]~12, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[4]~13 , inst|MuxB|o_O[4]~13, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[0]~18 , inst|ALUc0|mux|mux|o_O[0]~18, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[0]~19 , inst|ALUc0|mux|mux|o_O[0]~19, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff7|int_q , inst|RegisterFile0|\loop1:5:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff6|int_q , inst|RegisterFile0|\loop1:4:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff6|int_q , inst|RegisterFile0|\loop1:7:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff5|int_q , inst|RegisterFile0|\loop1:5:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff4|int_q , inst|RegisterFile0|\loop1:7:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff3|int_q , inst|RegisterFile0|\loop1:4:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[3]~20 , inst|RegisterFile0|mux2|mux|o_O[3]~20, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[3]~21 , inst|RegisterFile0|mux2|mux|o_O[3]~21, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[2]~27 , inst|RegisterFile0|mux2|mux|o_O[2]~27, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[0]~37 , inst|RegisterFile0|mux2|mux|o_O[0]~37, \3156lab3 , 1
instance = comp, \inst|HazardDetectionUnit0|o_IfIdWrite~4 , inst|HazardDetectionUnit0|o_IfIdWrite~4, \3156lab3 , 1
instance = comp, \inst|AddrAdder4|loop1:5:FA|int_CarryOut3 , inst|AddrAdder4|\loop1:5:FA|int_CarryOut3, \3156lab3 , 1
instance = comp, \inst|ByteComparator0|o_equal~2 , inst|ByteComparator0|o_equal~2, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0 , inst|BranchAddrAdder|\loop1:4:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:35:ff|int_q , inst|IfIdPipeReg|\loop1:35:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:14:ff|int_q , inst|ExMemPipeReg|\loop1:14:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:46:ff|int_q , inst|IdExPipeReg|\loop1:46:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ControlSigMux|o_O~4 , inst|ControlSigMux|o_O~4, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder , inst|RegisterFile0|\loop1:7:Reg|ff6|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder , inst|RegisterFile0|\loop1:4:Reg|ff6|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder , inst|RegisterFile0|\loop1:5:Reg|ff5|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder , inst|RegisterFile0|\loop1:7:Reg|ff4|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder , inst|RegisterFile0|\loop1:5:Reg|ff7|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:10:ff|int_q~feeder , inst|IdExPipeReg|\loop1:10:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:12:ff|int_q~feeder , inst|IdExPipeReg|\loop1:12:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:30:ff|int_q~feeder , inst|IdExPipeReg|\loop1:30:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:14:ff|int_q~feeder , inst|ExMemPipeReg|\loop1:14:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \Branch~output , Branch~output, \3156lab3 , 1
instance = comp, \Zero~output , Zero~output, \3156lab3 , 1
instance = comp, \MemWrite~output , MemWrite~output, \3156lab3 , 1
instance = comp, \RegWrite~output , RegWrite~output, \3156lab3 , 1
instance = comp, \ALUResult[7]~output , ALUResult[7]~output, \3156lab3 , 1
instance = comp, \ALUResult[6]~output , ALUResult[6]~output, \3156lab3 , 1
instance = comp, \ALUResult[5]~output , ALUResult[5]~output, \3156lab3 , 1
instance = comp, \ALUResult[4]~output , ALUResult[4]~output, \3156lab3 , 1
instance = comp, \ALUResult[3]~output , ALUResult[3]~output, \3156lab3 , 1
instance = comp, \ALUResult[2]~output , ALUResult[2]~output, \3156lab3 , 1
instance = comp, \ALUResult[1]~output , ALUResult[1]~output, \3156lab3 , 1
instance = comp, \ALUResult[0]~output , ALUResult[0]~output, \3156lab3 , 1
instance = comp, \ControlSignals[7]~output , ControlSignals[7]~output, \3156lab3 , 1
instance = comp, \ControlSignals[6]~output , ControlSignals[6]~output, \3156lab3 , 1
instance = comp, \ControlSignals[5]~output , ControlSignals[5]~output, \3156lab3 , 1
instance = comp, \ControlSignals[4]~output , ControlSignals[4]~output, \3156lab3 , 1
instance = comp, \ControlSignals[3]~output , ControlSignals[3]~output, \3156lab3 , 1
instance = comp, \ControlSignals[2]~output , ControlSignals[2]~output, \3156lab3 , 1
instance = comp, \ControlSignals[1]~output , ControlSignals[1]~output, \3156lab3 , 1
instance = comp, \ControlSignals[0]~output , ControlSignals[0]~output, \3156lab3 , 1
instance = comp, \FA[1]~output , FA[1]~output, \3156lab3 , 1
instance = comp, \FA[0]~output , FA[0]~output, \3156lab3 , 1
instance = comp, \FB[1]~output , FB[1]~output, \3156lab3 , 1
instance = comp, \FB[0]~output , FB[0]~output, \3156lab3 , 1
instance = comp, \Instruction[31]~output , Instruction[31]~output, \3156lab3 , 1
instance = comp, \Instruction[30]~output , Instruction[30]~output, \3156lab3 , 1
instance = comp, \Instruction[29]~output , Instruction[29]~output, \3156lab3 , 1
instance = comp, \Instruction[28]~output , Instruction[28]~output, \3156lab3 , 1
instance = comp, \Instruction[27]~output , Instruction[27]~output, \3156lab3 , 1
instance = comp, \Instruction[26]~output , Instruction[26]~output, \3156lab3 , 1
instance = comp, \Instruction[25]~output , Instruction[25]~output, \3156lab3 , 1
instance = comp, \Instruction[24]~output , Instruction[24]~output, \3156lab3 , 1
instance = comp, \Instruction[23]~output , Instruction[23]~output, \3156lab3 , 1
instance = comp, \Instruction[22]~output , Instruction[22]~output, \3156lab3 , 1
instance = comp, \Instruction[21]~output , Instruction[21]~output, \3156lab3 , 1
instance = comp, \Instruction[20]~output , Instruction[20]~output, \3156lab3 , 1
instance = comp, \Instruction[19]~output , Instruction[19]~output, \3156lab3 , 1
instance = comp, \Instruction[18]~output , Instruction[18]~output, \3156lab3 , 1
instance = comp, \Instruction[17]~output , Instruction[17]~output, \3156lab3 , 1
instance = comp, \Instruction[16]~output , Instruction[16]~output, \3156lab3 , 1
instance = comp, \Instruction[15]~output , Instruction[15]~output, \3156lab3 , 1
instance = comp, \Instruction[14]~output , Instruction[14]~output, \3156lab3 , 1
instance = comp, \Instruction[13]~output , Instruction[13]~output, \3156lab3 , 1
instance = comp, \Instruction[12]~output , Instruction[12]~output, \3156lab3 , 1
instance = comp, \Instruction[11]~output , Instruction[11]~output, \3156lab3 , 1
instance = comp, \Instruction[10]~output , Instruction[10]~output, \3156lab3 , 1
instance = comp, \Instruction[9]~output , Instruction[9]~output, \3156lab3 , 1
instance = comp, \Instruction[8]~output , Instruction[8]~output, \3156lab3 , 1
instance = comp, \Instruction[7]~output , Instruction[7]~output, \3156lab3 , 1
instance = comp, \Instruction[6]~output , Instruction[6]~output, \3156lab3 , 1
instance = comp, \Instruction[5]~output , Instruction[5]~output, \3156lab3 , 1
instance = comp, \Instruction[4]~output , Instruction[4]~output, \3156lab3 , 1
instance = comp, \Instruction[3]~output , Instruction[3]~output, \3156lab3 , 1
instance = comp, \Instruction[2]~output , Instruction[2]~output, \3156lab3 , 1
instance = comp, \Instruction[1]~output , Instruction[1]~output, \3156lab3 , 1
instance = comp, \Instruction[0]~output , Instruction[0]~output, \3156lab3 , 1
instance = comp, \PC[7]~output , PC[7]~output, \3156lab3 , 1
instance = comp, \PC[6]~output , PC[6]~output, \3156lab3 , 1
instance = comp, \PC[5]~output , PC[5]~output, \3156lab3 , 1
instance = comp, \PC[4]~output , PC[4]~output, \3156lab3 , 1
instance = comp, \PC[3]~output , PC[3]~output, \3156lab3 , 1
instance = comp, \PC[2]~output , PC[2]~output, \3156lab3 , 1
instance = comp, \PC[1]~output , PC[1]~output, \3156lab3 , 1
instance = comp, \PC[0]~output , PC[0]~output, \3156lab3 , 1
instance = comp, \ReadData1[7]~output , ReadData1[7]~output, \3156lab3 , 1
instance = comp, \ReadData1[6]~output , ReadData1[6]~output, \3156lab3 , 1
instance = comp, \ReadData1[5]~output , ReadData1[5]~output, \3156lab3 , 1
instance = comp, \ReadData1[4]~output , ReadData1[4]~output, \3156lab3 , 1
instance = comp, \ReadData1[3]~output , ReadData1[3]~output, \3156lab3 , 1
instance = comp, \ReadData1[2]~output , ReadData1[2]~output, \3156lab3 , 1
instance = comp, \ReadData1[1]~output , ReadData1[1]~output, \3156lab3 , 1
instance = comp, \ReadData1[0]~output , ReadData1[0]~output, \3156lab3 , 1
instance = comp, \ReadData2[7]~output , ReadData2[7]~output, \3156lab3 , 1
instance = comp, \ReadData2[6]~output , ReadData2[6]~output, \3156lab3 , 1
instance = comp, \ReadData2[5]~output , ReadData2[5]~output, \3156lab3 , 1
instance = comp, \ReadData2[4]~output , ReadData2[4]~output, \3156lab3 , 1
instance = comp, \ReadData2[3]~output , ReadData2[3]~output, \3156lab3 , 1
instance = comp, \ReadData2[2]~output , ReadData2[2]~output, \3156lab3 , 1
instance = comp, \ReadData2[1]~output , ReadData2[1]~output, \3156lab3 , 1
instance = comp, \ReadData2[0]~output , ReadData2[0]~output, \3156lab3 , 1
instance = comp, \WriteData[7]~output , WriteData[7]~output, \3156lab3 , 1
instance = comp, \WriteData[6]~output , WriteData[6]~output, \3156lab3 , 1
instance = comp, \WriteData[5]~output , WriteData[5]~output, \3156lab3 , 1
instance = comp, \WriteData[4]~output , WriteData[4]~output, \3156lab3 , 1
instance = comp, \WriteData[3]~output , WriteData[3]~output, \3156lab3 , 1
instance = comp, \WriteData[2]~output , WriteData[2]~output, \3156lab3 , 1
instance = comp, \WriteData[1]~output , WriteData[1]~output, \3156lab3 , 1
instance = comp, \WriteData[0]~output , WriteData[0]~output, \3156lab3 , 1
instance = comp, \clk~input , clk~input, \3156lab3 , 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, \3156lab3 , 1
instance = comp, \~GND , ~GND, \3156lab3 , 1
instance = comp, \resetBar~input , resetBar~input, \3156lab3 , 1
instance = comp, \resetBar~inputclkctrl , resetBar~inputclkctrl, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:33:ff|int_q , inst|IfIdPipeReg|\loop1:33:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0 , inst|BranchAddrAdder|\loop1:1:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1 , inst|BranchAddrAdder|\loop1:2:FA|o_CarryOut~1, \3156lab3 , 1
instance = comp, \inst|AddrAdder4|loop1:6:FA|int_CarryOut1 , inst|AddrAdder4|\loop1:6:FA|int_CarryOut1, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:38:ff|int_q , inst|IfIdPipeReg|\loop1:38:ff|int_q, \3156lab3 , 1
instance = comp, \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 , inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:7:ff|int_q , inst|IfIdPipeReg|\loop1:7:ff|int_q, \3156lab3 , 1
instance = comp, \inst|AddrAdder4|loop1:7:FA|int_CarryOut1 , inst|AddrAdder4|\loop1:7:FA|int_CarryOut1, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:39:ff|int_q , inst|IfIdPipeReg|\loop1:39:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:7:FA|o_Sum~0 , inst|BranchAddrAdder|\loop1:7:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 , inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:28:ff|int_q~feeder , inst|IfIdPipeReg|\loop1:28:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:28:ff|int_q , inst|IfIdPipeReg|\loop1:28:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:26:ff|int_q , inst|IfIdPipeReg|\loop1:26:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:30:ff|int_q , inst|IfIdPipeReg|\loop1:30:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:29:ff|int_q , inst|IfIdPipeReg|\loop1:29:ff|int_q, \3156lab3 , 1
instance = comp, \inst|control|ALUOp[0]~0 , inst|control|ALUOp[0]~0, \3156lab3 , 1
instance = comp, \inst|control|IFFlush , inst|control|IFFlush, \3156lab3 , 1
instance = comp, \inst|PCInputMux|o_O[7]~0 , inst|PCInputMux|o_O[7]~0, \3156lab3 , 1
instance = comp, \inst|PC|loop1:7:ff|int_q , inst|PC|\loop1:7:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:6:ff|int_q , inst|IfIdPipeReg|\loop1:6:ff|int_q, \3156lab3 , 1
instance = comp, \inst|AddrAdder4|loop1:5:FA|int_CarryOut1 , inst|AddrAdder4|\loop1:5:FA|int_CarryOut1, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:37:ff|int_q , inst|IfIdPipeReg|\loop1:37:ff|int_q, \3156lab3 , 1
instance = comp, \inst|AddrAdder4|loop1:4:FA|int_CarryOut1 , inst|AddrAdder4|\loop1:4:FA|int_CarryOut1, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:36:ff|int_q , inst|IfIdPipeReg|\loop1:36:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:4:ff|int_q , inst|IfIdPipeReg|\loop1:4:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:34:ff|int_q~0 , inst|IfIdPipeReg|\loop1:34:ff|int_q~0, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:34:ff|int_q , inst|IfIdPipeReg|\loop1:34:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0 , inst|BranchAddrAdder|\loop1:2:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0 , inst|BranchAddrAdder|\loop1:3:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1 , inst|BranchAddrAdder|\loop1:4:FA|o_CarryOut~1, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0 , inst|BranchAddrAdder|\loop1:5:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:6:FA|o_Sum~0 , inst|BranchAddrAdder|\loop1:6:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|PCInputMux|o_O[6]~1 , inst|PCInputMux|o_O[6]~1, \3156lab3 , 1
instance = comp, \inst|PC|loop1:6:ff|int_q , inst|PC|\loop1:6:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:5:ff|int_q , inst|IfIdPipeReg|\loop1:5:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:5:FA|o_Sum , inst|BranchAddrAdder|\loop1:5:FA|o_Sum, \3156lab3 , 1
instance = comp, \inst|PCInputMux|o_O[5]~2 , inst|PCInputMux|o_O[5]~2, \3156lab3 , 1
instance = comp, \inst|PC|loop1:5:ff|int_q , inst|PC|\loop1:5:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:23:ff|int_q , inst|IfIdPipeReg|\loop1:23:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:0:ff|int_q , inst|IfIdPipeReg|\loop1:0:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:15:ff|int_q , inst|IdExPipeReg|\loop1:15:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:18:ff|int_q , inst|IdExPipeReg|\loop1:18:ff|int_q, \3156lab3 , 1
instance = comp, \inst|control|ALUOp[1] , inst|control|ALUOp[1], \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:49:ff|int_q , inst|IdExPipeReg|\loop1:49:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ControlSigMux|o_O~1 , inst|ControlSigMux|o_O~1, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:39:ff|int_q , inst|IdExPipeReg|\loop1:39:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[7]~2 , inst|ALUc0|mux|mux|o_O[7]~2, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:13:ff|int_q , inst|IfIdPipeReg|\loop1:13:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:2:ff|int_q , inst|IdExPipeReg|\loop1:2:ff|int_q, \3156lab3 , 1
instance = comp, \inst|DstRegMux|o_O[2]~3 , inst|DstRegMux|o_O[2]~3, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:2:ff|int_q , inst|ExMemPipeReg|\loop1:2:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:12:ff|int_q , inst|IfIdPipeReg|\loop1:12:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:1:ff|int_q , inst|IdExPipeReg|\loop1:1:ff|int_q, \3156lab3 , 1
instance = comp, \inst|DstRegMux|o_O[1]~4 , inst|DstRegMux|o_O[1]~4, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:1:ff|int_q , inst|ExMemPipeReg|\loop1:1:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:22:ff|int_q , inst|IfIdPipeReg|\loop1:22:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:11:ff|int_q~feeder , inst|IdExPipeReg|\loop1:11:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:11:ff|int_q , inst|IdExPipeReg|\loop1:11:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseA~5 , inst|ForwardingUnit0|int_caseA~5, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:11:ff|int_q~feeder , inst|IfIdPipeReg|\loop1:11:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:11:ff|int_q , inst|IfIdPipeReg|\loop1:11:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:0:ff|int_q , inst|IdExPipeReg|\loop1:0:ff|int_q, \3156lab3 , 1
instance = comp, \inst|DstRegMux|o_O[0]~2 , inst|DstRegMux|o_O[0]~2, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:0:ff|int_q , inst|ExMemPipeReg|\loop1:0:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:50:ff|int_q , inst|IdExPipeReg|\loop1:50:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ControlSigMux|o_O~3 , inst|ControlSigMux|o_O~3, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:48:ff|int_q , inst|IdExPipeReg|\loop1:48:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:16:ff|int_q , inst|ExMemPipeReg|\loop1:16:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:15:ff|int_q~feeder , inst|IfIdPipeReg|\loop1:15:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:15:ff|int_q , inst|IfIdPipeReg|\loop1:15:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:4:ff|int_q~feeder , inst|IdExPipeReg|\loop1:4:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:4:ff|int_q , inst|IdExPipeReg|\loop1:4:ff|int_q, \3156lab3 , 1
instance = comp, \inst|DstRegMux|o_O[4]~0 , inst|DstRegMux|o_O[4]~0, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:4:ff|int_q , inst|ExMemPipeReg|\loop1:4:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:25:ff|int_q~feeder , inst|IfIdPipeReg|\loop1:25:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:25:ff|int_q , inst|IfIdPipeReg|\loop1:25:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:14:ff|int_q , inst|IdExPipeReg|\loop1:14:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:24:ff|int_q , inst|IfIdPipeReg|\loop1:24:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:13:ff|int_q , inst|IdExPipeReg|\loop1:13:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseA~3 , inst|ForwardingUnit0|int_caseA~3, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseA~4 , inst|ForwardingUnit0|int_caseA~4, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseA , inst|ForwardingUnit0|int_caseA, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:38:ff|int_q , inst|IdExPipeReg|\loop1:38:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O[7]~9 , inst|MuxA|o_O[7]~9, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O[7]~10 , inst|MuxA|o_O[7]~10, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:1:ff|int_q , inst|MemWbPipeReg|\loop1:1:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:14:ff|int_q~feeder , inst|IfIdPipeReg|\loop1:14:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:14:ff|int_q , inst|IfIdPipeReg|\loop1:14:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:3:ff|int_q , inst|IdExPipeReg|\loop1:3:ff|int_q, \3156lab3 , 1
instance = comp, \inst|DstRegMux|o_O[3]~1 , inst|DstRegMux|o_O[3]~1, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:3:ff|int_q , inst|ExMemPipeReg|\loop1:3:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:3:ff|int_q , inst|MemWbPipeReg|\loop1:3:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:0:ff|int_q , inst|MemWbPipeReg|\loop1:0:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseC~0 , inst|ForwardingUnit0|int_caseC~0, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:22:ff|int_q , inst|MemWbPipeReg|\loop1:22:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:4:ff|int_q , inst|MemWbPipeReg|\loop1:4:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseD~0 , inst|ForwardingUnit0|int_caseD~0, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseD~1 , inst|ForwardingUnit0|int_caseD~1, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:16:ff|int_q , inst|IfIdPipeReg|\loop1:16:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:5:ff|int_q , inst|IdExPipeReg|\loop1:5:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:18:ff|int_q , inst|IfIdPipeReg|\loop1:18:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:7:ff|int_q , inst|IdExPipeReg|\loop1:7:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseB~4 , inst|ForwardingUnit0|int_caseB~4, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseB~5 , inst|ForwardingUnit0|int_caseB~5, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:20:ff|int_q~feeder , inst|IfIdPipeReg|\loop1:20:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:20:ff|int_q , inst|IfIdPipeReg|\loop1:20:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:9:ff|int_q , inst|IdExPipeReg|\loop1:9:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseB~2 , inst|ForwardingUnit0|int_caseB~2, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseB~3 , inst|ForwardingUnit0|int_caseB~3, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[6]~0 , inst|MuxB|o_O[6]~0, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseB , inst|ForwardingUnit0|int_caseB, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[7]~9 , inst|MuxB|o_O[7]~9, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[7]~10 , inst|MuxB|o_O[7]~10, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[0]~16 , inst|ALUc0|mux|mux|o_O[0]~16, \3156lab3 , 1
instance = comp, \inst|ControlSigMux|o_O~0 , inst|ControlSigMux|o_O~0, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:43:ff|int_q , inst|IdExPipeReg|\loop1:43:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:2:ff|int_q , inst|MemWbPipeReg|\loop1:2:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseC~3 , inst|ForwardingUnit0|int_caseC~3, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseC~2 , inst|ForwardingUnit0|int_caseC~2, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseC , inst|ForwardingUnit0|int_caseC, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~7 , inst|RegisterFile0|loop1~7, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff0|int_q , inst|RegisterFile0|\loop1:3:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~4 , inst|RegisterFile0|loop1~4, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff0|int_q , inst|RegisterFile0|\loop1:2:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~6 , inst|RegisterFile0|loop1~6, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff0|int_q , inst|RegisterFile0|\loop1:0:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder , inst|RegisterFile0|\loop1:1:Reg|ff0|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~5 , inst|RegisterFile0|loop1~5, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff0|int_q , inst|RegisterFile0|\loop1:1:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[0]~37 , inst|RegisterFile0|mux1|mux|o_O[0]~37, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[0]~38 , inst|RegisterFile0|mux1|mux|o_O[0]~38, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:21:ff|int_q , inst|IfIdPipeReg|\loop1:21:ff|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~0 , inst|RegisterFile0|loop1~0, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff0|int_q , inst|RegisterFile0|\loop1:5:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~1 , inst|RegisterFile0|loop1~1, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff0|int_q , inst|RegisterFile0|\loop1:6:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[0]~35 , inst|RegisterFile0|mux1|mux|o_O[0]~35, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[0]~36 , inst|RegisterFile0|mux1|mux|o_O[0]~36, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[0]~39 , inst|RegisterFile0|mux1|mux|o_O[0]~39, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:31:ff|int_q , inst|IdExPipeReg|\loop1:31:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O[0]~5 , inst|MuxA|o_O[0]~5, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:0:FA|int_CarryOut3 , inst|ALUc0|adder|\loop1:0:FA|int_CarryOut3, \3156lab3 , 1
instance = comp, \inst|ControlSigMux|o_O~2 , inst|ControlSigMux|o_O~2, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:45:ff|int_q , inst|IdExPipeReg|\loop1:45:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:15:ff|int_q , inst|ExMemPipeReg|\loop1:15:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:21:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:21:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:21:ff|int_q , inst|MemWbPipeReg|\loop1:21:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:7:ff|int_q , inst|MemWbPipeReg|\loop1:7:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|A0[3] , inst|MuxA|A0[3], \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:16:ff|int_q , inst|IdExPipeReg|\loop1:16:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[1]~0 , inst|ALUc0|mux|mux|o_O[1]~0, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:8:ff|int_q , inst|MemWbPipeReg|\loop1:8:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:9:ff|int_q , inst|MemWbPipeReg|\loop1:9:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:10:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:10:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:10:ff|int_q , inst|MemWbPipeReg|\loop1:10:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[5]~1 , inst|WBMux|o_O[5]~1, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff5|int_q , inst|RegisterFile0|\loop1:2:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff5|int_q , inst|RegisterFile0|\loop1:0:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[5]~12 , inst|RegisterFile0|mux1|mux|o_O[5]~12, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[5]~13 , inst|RegisterFile0|mux1|mux|o_O[5]~13, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~3 , inst|RegisterFile0|loop1~3, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff5|int_q , inst|RegisterFile0|\loop1:7:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff5|int_q , inst|RegisterFile0|\loop1:6:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[5]~10 , inst|RegisterFile0|mux1|mux|o_O[5]~10, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[5]~11 , inst|RegisterFile0|mux1|mux|o_O[5]~11, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[5]~14 , inst|RegisterFile0|mux1|mux|o_O[5]~14, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:36:ff|int_q , inst|IdExPipeReg|\loop1:36:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|A0[5] , inst|MuxA|A0[5], \3156lab3 , 1
instance = comp, \inst|MuxA|o_O~0 , inst|MuxA|o_O~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[5]~6 , inst|ALUc0|mux|mux|o_O[5]~6, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:17:ff|int_q , inst|IfIdPipeReg|\loop1:17:ff|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder , inst|RegisterFile0|\loop1:4:Reg|ff5|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1~2 , inst|RegisterFile0|loop1~2, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff5|int_q , inst|RegisterFile0|\loop1:4:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[5]~10 , inst|RegisterFile0|mux2|mux|o_O[5]~10, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[5]~11 , inst|RegisterFile0|mux2|mux|o_O[5]~11, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff5|int_q , inst|RegisterFile0|\loop1:3:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder , inst|RegisterFile0|\loop1:1:Reg|ff5|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff5|int_q , inst|RegisterFile0|\loop1:1:Reg|ff5|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[5]~12 , inst|RegisterFile0|mux2|mux|o_O[5]~12, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[5]~13 , inst|RegisterFile0|mux2|mux|o_O[5]~13, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[5]~14 , inst|RegisterFile0|mux2|mux|o_O[5]~14, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:28:ff|int_q , inst|IdExPipeReg|\loop1:28:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[5]~2 , inst|MuxB|o_O[5]~2, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1~1 , inst|ALUc0|adder|loop1~1, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:5:FA|o_Sum~0 , inst|ALUc0|adder|\loop1:5:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[5]~7 , inst|ALUc0|mux|mux|o_O[5]~7, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:10:ff|int_q , inst|ExMemPipeReg|\loop1:10:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ALUControl0|Control[2] , inst|ALUControl0|Control[2], \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[6]~1 , inst|MuxB|o_O[6]~1, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1~0 , inst|ALUc0|adder|loop1~0, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff4|int_q , inst|RegisterFile0|\loop1:0:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[4]~17 , inst|RegisterFile0|mux2|mux|o_O[4]~17, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff4|int_q , inst|RegisterFile0|\loop1:3:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff4|int_q , inst|RegisterFile0|\loop1:2:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[4]~18 , inst|RegisterFile0|mux2|mux|o_O[4]~18, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff4|int_q , inst|RegisterFile0|\loop1:5:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff4|int_q , inst|RegisterFile0|\loop1:6:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff4|int_q , inst|RegisterFile0|\loop1:4:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[4]~15 , inst|RegisterFile0|mux2|mux|o_O[4]~15, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[4]~16 , inst|RegisterFile0|mux2|mux|o_O[4]~16, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[4]~19 , inst|RegisterFile0|mux2|mux|o_O[4]~19, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:27:ff|int_q~feeder , inst|IdExPipeReg|\loop1:27:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:27:ff|int_q , inst|IdExPipeReg|\loop1:27:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[4]~3 , inst|MuxB|o_O[4]~3, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1~2 , inst|ALUc0|adder|loop1~2, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[3]~4 , inst|MuxB|o_O[3]~4, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1~3 , inst|ALUc0|adder|loop1~3, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O~3 , inst|MuxA|o_O~3, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:0:FA|int_CarryOut2 , inst|ALUc0|adder|\loop1:0:FA|int_CarryOut2, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0 , inst|ALUc0|adder|\loop1:1:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0 , inst|ALUc0|adder|\loop1:2:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0 , inst|ALUc0|adder|\loop1:3:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0 , inst|ALUc0|adder|\loop1:4:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0 , inst|ALUc0|adder|\loop1:5:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:6:FA|o_Sum~0 , inst|ALUc0|adder|\loop1:6:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[6]~5 , inst|ALUc0|mux|mux|o_O[6]~5, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:11:ff|int_q , inst|ExMemPipeReg|\loop1:11:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:17:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:17:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:17:ff|int_q , inst|MemWbPipeReg|\loop1:17:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[4]~2 , inst|WBMux|o_O[4]~2, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O~1 , inst|MuxA|o_O~1, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:4:FA|o_Sum~0 , inst|ALUc0|adder|\loop1:4:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|MuxA|A0[4] , inst|MuxA|A0[4], \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[4]~8 , inst|ALUc0|mux|mux|o_O[4]~8, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[4]~9 , inst|ALUc0|mux|mux|o_O[4]~9, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:9:ff|int_q , inst|ExMemPipeReg|\loop1:9:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:16:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:16:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:16:ff|int_q , inst|MemWbPipeReg|\loop1:16:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[3]~3 , inst|WBMux|o_O[3]~3, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff3|int_q , inst|RegisterFile0|\loop1:3:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff3|int_q , inst|RegisterFile0|\loop1:2:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff3|int_q , inst|RegisterFile0|\loop1:0:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[3]~22 , inst|RegisterFile0|mux2|mux|o_O[3]~22, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[3]~23 , inst|RegisterFile0|mux2|mux|o_O[3]~23, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[3]~24 , inst|RegisterFile0|mux2|mux|o_O[3]~24, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:26:ff|int_q , inst|IdExPipeReg|\loop1:26:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[3]~14 , inst|MuxB|o_O[3]~14, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[3]~10 , inst|ALUc0|mux|mux|o_O[3]~10, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:3:FA|o_Sum~0 , inst|ALUc0|adder|\loop1:3:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[3]~11 , inst|ALUc0|mux|mux|o_O[3]~11, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:8:ff|int_q , inst|ExMemPipeReg|\loop1:8:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:15:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:15:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:15:ff|int_q , inst|MemWbPipeReg|\loop1:15:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[2]~4 , inst|WBMux|o_O[2]~4, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff2|int_q , inst|RegisterFile0|\loop1:2:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder , inst|RegisterFile0|\loop1:3:Reg|ff2|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff2|int_q , inst|RegisterFile0|\loop1:3:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[2]~28 , inst|RegisterFile0|mux2|mux|o_O[2]~28, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff2|int_q , inst|RegisterFile0|\loop1:5:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff2|int_q , inst|RegisterFile0|\loop1:6:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff2|int_q , inst|RegisterFile0|\loop1:4:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[2]~25 , inst|RegisterFile0|mux2|mux|o_O[2]~25, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[2]~26 , inst|RegisterFile0|mux2|mux|o_O[2]~26, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[2]~29 , inst|RegisterFile0|mux2|mux|o_O[2]~29, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:25:ff|int_q , inst|IdExPipeReg|\loop1:25:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[2]~5 , inst|MuxB|o_O[2]~5, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1~4 , inst|ALUc0|adder|loop1~4, \3156lab3 , 1
instance = comp, \inst|MuxA|A0[2] , inst|MuxA|A0[2], \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:2:FA|o_Sum~0 , inst|ALUc0|adder|\loop1:2:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[2]~15 , inst|MuxB|o_O[2]~15, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[2]~12 , inst|ALUc0|mux|mux|o_O[2]~12, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[2]~13 , inst|ALUc0|mux|mux|o_O[2]~13, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:7:ff|int_q~feeder , inst|ExMemPipeReg|\loop1:7:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:7:ff|int_q , inst|ExMemPipeReg|\loop1:7:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:14:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:14:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:14:ff|int_q , inst|MemWbPipeReg|\loop1:14:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:6:ff|int_q , inst|MemWbPipeReg|\loop1:6:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[1]~6 , inst|WBMux|o_O[1]~6, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[1]~8 , inst|MuxB|o_O[1]~8, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder , inst|RegisterFile0|\loop1:6:Reg|ff1|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff1|int_q , inst|RegisterFile0|\loop1:6:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[1]~30 , inst|RegisterFile0|mux2|mux|o_O[1]~30, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder , inst|RegisterFile0|\loop1:7:Reg|ff1|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff1|int_q , inst|RegisterFile0|\loop1:7:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[1]~31 , inst|RegisterFile0|mux2|mux|o_O[1]~31, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff1|int_q , inst|RegisterFile0|\loop1:3:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff1|int_q , inst|RegisterFile0|\loop1:2:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff1|int_q , inst|RegisterFile0|\loop1:0:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder , inst|RegisterFile0|\loop1:1:Reg|ff1|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff1|int_q , inst|RegisterFile0|\loop1:1:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[1]~32 , inst|RegisterFile0|mux2|mux|o_O[1]~32, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[1]~33 , inst|RegisterFile0|mux2|mux|o_O[1]~33, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[1]~34 , inst|RegisterFile0|mux2|mux|o_O[1]~34, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:24:ff|int_q , inst|IdExPipeReg|\loop1:24:ff|int_q, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1~5 , inst|ALUc0|adder|loop1~5, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff1|int_q , inst|RegisterFile0|\loop1:5:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder , inst|RegisterFile0|\loop1:4:Reg|ff1|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff1|int_q , inst|RegisterFile0|\loop1:4:Reg|ff1|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[1]~30 , inst|RegisterFile0|mux1|mux|o_O[1]~30, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[1]~31 , inst|RegisterFile0|mux1|mux|o_O[1]~31, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[1]~32 , inst|RegisterFile0|mux1|mux|o_O[1]~32, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[1]~33 , inst|RegisterFile0|mux1|mux|o_O[1]~33, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[1]~34 , inst|RegisterFile0|mux1|mux|o_O[1]~34, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:32:ff|int_q , inst|IdExPipeReg|\loop1:32:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O[1]~6 , inst|MuxA|o_O[1]~6, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O[1]~7 , inst|MuxA|o_O[1]~7, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:1:FA|o_Sum , inst|ALUc0|adder|\loop1:1:FA|o_Sum, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[1]~14 , inst|ALUc0|mux|mux|o_O[1]~14, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[1]~15 , inst|ALUc0|mux|mux|o_O[1]~15, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:6:ff|int_q , inst|ExMemPipeReg|\loop1:6:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:13:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:13:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:13:ff|int_q , inst|MemWbPipeReg|\loop1:13:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:5:ff|int_q , inst|MemWbPipeReg|\loop1:5:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[0]~5 , inst|WBMux|o_O[0]~5, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder , inst|RegisterFile0|\loop1:7:Reg|ff0|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff0|int_q , inst|RegisterFile0|\loop1:7:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder , inst|RegisterFile0|\loop1:4:Reg|ff0|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff0|int_q , inst|RegisterFile0|\loop1:4:Reg|ff0|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[0]~35 , inst|RegisterFile0|mux2|mux|o_O[0]~35, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[0]~36 , inst|RegisterFile0|mux2|mux|o_O[0]~36, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[0]~38 , inst|RegisterFile0|mux2|mux|o_O[0]~38, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[0]~39 , inst|RegisterFile0|mux2|mux|o_O[0]~39, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:23:ff|int_q~feeder , inst|IdExPipeReg|\loop1:23:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:23:ff|int_q , inst|IdExPipeReg|\loop1:23:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[0]~6 , inst|MuxB|o_O[0]~6, \3156lab3 , 1
instance = comp, \inst|MuxB|o_O[0]~7 , inst|MuxB|o_O[0]~7, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[0]~17 , inst|ALUc0|mux|mux|o_O[0]~17, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[0]~20 , inst|ALUc0|mux|mux|o_O[0]~20, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:5:ff|int_q , inst|ExMemPipeReg|\loop1:5:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:19:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:19:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:19:ff|int_q , inst|MemWbPipeReg|\loop1:19:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:11:ff|int_q , inst|MemWbPipeReg|\loop1:11:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[6]~0 , inst|WBMux|o_O[6]~0, \3156lab3 , 1
instance = comp, \inst|MuxA|o_O~8 , inst|MuxA|o_O~8, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0 , inst|ALUc0|adder|\loop1:6:FA|o_CarryOut~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:7:FA|o_Sum , inst|ALUc0|adder|\loop1:7:FA|o_Sum, \3156lab3 , 1
instance = comp, \inst|ALUc0|mux|mux|o_O[7]~3 , inst|ALUc0|mux|mux|o_O[7]~3, \3156lab3 , 1
instance = comp, \inst|ExMemPipeReg|loop1:12:ff|int_q , inst|ExMemPipeReg|\loop1:12:ff|int_q, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:12:ff|int_q~feeder , inst|MemWbPipeReg|\loop1:12:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|MemWbPipeReg|loop1:12:ff|int_q , inst|MemWbPipeReg|\loop1:12:ff|int_q, \3156lab3 , 1
instance = comp, \inst|WBMux|o_O[7]~7 , inst|WBMux|o_O[7]~7, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff7|int_q , inst|RegisterFile0|\loop1:2:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff7|int_q , inst|RegisterFile0|\loop1:3:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff7|int_q , inst|RegisterFile0|\loop1:1:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[7]~2 , inst|RegisterFile0|mux1|mux|o_O[7]~2, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[7]~3 , inst|RegisterFile0|mux1|mux|o_O[7]~3, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder , inst|RegisterFile0|\loop1:7:Reg|ff7|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff7|int_q , inst|RegisterFile0|\loop1:7:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff7|int_q , inst|RegisterFile0|\loop1:6:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[7]~0 , inst|RegisterFile0|mux1|mux|o_O[7]~0, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[7]~1 , inst|RegisterFile0|mux1|mux|o_O[7]~1, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[7]~4 , inst|RegisterFile0|mux1|mux|o_O[7]~4, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder , inst|RegisterFile0|\loop1:5:Reg|ff6|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff6|int_q , inst|RegisterFile0|\loop1:5:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff6|int_q , inst|RegisterFile0|\loop1:6:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[6]~5 , inst|RegisterFile0|mux2|mux|o_O[6]~5, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[6]~6 , inst|RegisterFile0|mux2|mux|o_O[6]~6, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:2:Reg|ff6|int_q , inst|RegisterFile0|\loop1:2:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:3:Reg|ff6|int_q , inst|RegisterFile0|\loop1:3:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder , inst|RegisterFile0|\loop1:1:Reg|ff6|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff6|int_q , inst|RegisterFile0|\loop1:1:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff6|int_q , inst|RegisterFile0|\loop1:0:Reg|ff6|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[6]~7 , inst|RegisterFile0|mux2|mux|o_O[6]~7, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[6]~8 , inst|RegisterFile0|mux2|mux|o_O[6]~8, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[6]~9 , inst|RegisterFile0|mux2|mux|o_O[6]~9, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff7|int_q , inst|RegisterFile0|\loop1:0:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[7]~2 , inst|RegisterFile0|mux2|mux|o_O[7]~2, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[7]~3 , inst|RegisterFile0|mux2|mux|o_O[7]~3, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder , inst|RegisterFile0|\loop1:4:Reg|ff7|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:4:Reg|ff7|int_q , inst|RegisterFile0|\loop1:4:Reg|ff7|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[7]~0 , inst|RegisterFile0|mux2|mux|o_O[7]~0, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[7]~1 , inst|RegisterFile0|mux2|mux|o_O[7]~1, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux2|mux|o_O[7]~4 , inst|RegisterFile0|mux2|mux|o_O[7]~4, \3156lab3 , 1
instance = comp, \inst|ByteComparator0|o_equal~0 , inst|ByteComparator0|o_equal~0, \3156lab3 , 1
instance = comp, \inst|ByteComparator0|o_equal~3 , inst|ByteComparator0|o_equal~3, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[4]~15 , inst|RegisterFile0|mux1|mux|o_O[4]~15, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[4]~16 , inst|RegisterFile0|mux1|mux|o_O[4]~16, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff4|int_q , inst|RegisterFile0|\loop1:1:Reg|ff4|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[4]~17 , inst|RegisterFile0|mux1|mux|o_O[4]~17, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[4]~18 , inst|RegisterFile0|mux1|mux|o_O[4]~18, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[4]~19 , inst|RegisterFile0|mux1|mux|o_O[4]~19, \3156lab3 , 1
instance = comp, \inst|ByteComparator0|o_equal~1 , inst|ByteComparator0|o_equal~1, \3156lab3 , 1
instance = comp, \inst|ByteComparator0|o_equal~4 , inst|ByteComparator0|o_equal~4, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:4:FA|o_Sum~0 , inst|BranchAddrAdder|\loop1:4:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|PCInputMux|o_O[4]~3 , inst|PCInputMux|o_O[4]~3, \3156lab3 , 1
instance = comp, \inst|PC|loop1:4:ff|int_q , inst|PC|\loop1:4:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:3:ff|int_q , inst|IfIdPipeReg|\loop1:3:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:3:FA|o_Sum , inst|BranchAddrAdder|\loop1:3:FA|o_Sum, \3156lab3 , 1
instance = comp, \inst|AddrAdder4|loop1:3:FA|int_CarryOut1 , inst|AddrAdder4|\loop1:3:FA|int_CarryOut1, \3156lab3 , 1
instance = comp, \inst|PCInputMux|o_O[3]~4 , inst|PCInputMux|o_O[3]~4, \3156lab3 , 1
instance = comp, \inst|PC|loop1:3:ff|int_q , inst|PC|\loop1:3:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:2:ff|int_q , inst|IfIdPipeReg|\loop1:2:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:2:FA|o_Sum~0 , inst|BranchAddrAdder|\loop1:2:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|PCInputMux|o_O[2]~5 , inst|PCInputMux|o_O[2]~5, \3156lab3 , 1
instance = comp, \inst|PC|loop1:2:ff|int_q , inst|PC|\loop1:2:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:1:ff|int_q , inst|IfIdPipeReg|\loop1:1:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:1:FA|o_Sum~0 , inst|BranchAddrAdder|\loop1:1:FA|o_Sum~0, \3156lab3 , 1
instance = comp, \inst|PC|loop1:1:ff|int_q~0 , inst|PC|\loop1:1:ff|int_q~0, \3156lab3 , 1
instance = comp, \inst|PC|loop1:1:ff|int_q , inst|PC|\loop1:1:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:19:ff|int_q , inst|IfIdPipeReg|\loop1:19:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:8:ff|int_q , inst|IdExPipeReg|\loop1:8:ff|int_q, \3156lab3 , 1
instance = comp, \inst|HazardDetectionUnit0|o_IfIdWrite~0 , inst|HazardDetectionUnit0|o_IfIdWrite~0, \3156lab3 , 1
instance = comp, \inst|IdExPipeReg|loop1:6:ff|int_q , inst|IdExPipeReg|\loop1:6:ff|int_q, \3156lab3 , 1
instance = comp, \inst|HazardDetectionUnit0|o_IfIdWrite~1 , inst|HazardDetectionUnit0|o_IfIdWrite~1, \3156lab3 , 1
instance = comp, \inst|HazardDetectionUnit0|o_IfIdWrite~2 , inst|HazardDetectionUnit0|o_IfIdWrite~2, \3156lab3 , 1
instance = comp, \inst|HazardDetectionUnit0|o_IfIdWrite~3 , inst|HazardDetectionUnit0|o_IfIdWrite~3, \3156lab3 , 1
instance = comp, \inst|HazardDetectionUnit0|o_IfIdWrite~5 , inst|HazardDetectionUnit0|o_IfIdWrite~5, \3156lab3 , 1
instance = comp, \inst|HazardDetectionUnit0|o_IfIdWrite~6 , inst|HazardDetectionUnit0|o_IfIdWrite~6, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:32:ff|int_q , inst|IfIdPipeReg|\loop1:32:ff|int_q, \3156lab3 , 1
instance = comp, \inst|BranchAddrAdder|loop1:0:FA|o_Sum , inst|BranchAddrAdder|\loop1:0:FA|o_Sum, \3156lab3 , 1
instance = comp, \inst|PC|loop1:0:ff|int_q , inst|PC|\loop1:0:ff|int_q, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:27:ff|int_q , inst|IfIdPipeReg|\loop1:27:ff|int_q, \3156lab3 , 1
instance = comp, \inst|control|ALUOp[0]~1 , inst|control|ALUOp[0]~1, \3156lab3 , 1
instance = comp, \inst|ALUc0|adder|loop1:0:FA|o_Sum , inst|ALUc0|adder|\loop1:0:FA|o_Sum, \3156lab3 , 1
instance = comp, \inst|ALUc0|o_Zero~0 , inst|ALUc0|o_Zero~0, \3156lab3 , 1
instance = comp, \inst|ALUc0|o_Zero , inst|ALUc0|o_Zero, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:31:ff|int_q~feeder , inst|IfIdPipeReg|\loop1:31:ff|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|IfIdPipeReg|loop1:31:ff|int_q , inst|IfIdPipeReg|\loop1:31:ff|int_q, \3156lab3 , 1
instance = comp, \inst|control|MemWrite~0 , inst|control|MemWrite~0, \3156lab3 , 1
instance = comp, \inst|control|MemWrite~1 , inst|control|MemWrite~1, \3156lab3 , 1
instance = comp, \inst|control|RegWrite~0 , inst|control|RegWrite~0, \3156lab3 , 1
instance = comp, \inst|control|Jump~0 , inst|control|Jump~0, \3156lab3 , 1
instance = comp, \inst|control|MemRead~0 , inst|control|MemRead~0, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|o_FowardA[1]~0 , inst|ForwardingUnit0|o_FowardA[1]~0, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|o_FowardA[0]~1 , inst|ForwardingUnit0|o_FowardA[0]~1, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseD~2 , inst|ForwardingUnit0|int_caseD~2, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|int_caseD~3 , inst|ForwardingUnit0|int_caseD~3, \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|o_FowardB[1] , inst|ForwardingUnit0|o_FowardB[1], \3156lab3 , 1
instance = comp, \inst|ForwardingUnit0|o_FowardB[0] , inst|ForwardingUnit0|o_FowardB[0], \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[6]~7 , inst|RegisterFile0|mux1|mux|o_O[6]~7, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[6]~8 , inst|RegisterFile0|mux1|mux|o_O[6]~8, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[6]~5 , inst|RegisterFile0|mux1|mux|o_O[6]~5, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[6]~6 , inst|RegisterFile0|mux1|mux|o_O[6]~6, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[6]~9 , inst|RegisterFile0|mux1|mux|o_O[6]~9, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff3|int_q , inst|RegisterFile0|\loop1:1:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[3]~22 , inst|RegisterFile0|mux1|mux|o_O[3]~22, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[3]~23 , inst|RegisterFile0|mux1|mux|o_O[3]~23, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder , inst|RegisterFile0|\loop1:7:Reg|ff3|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff3|int_q , inst|RegisterFile0|\loop1:7:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:5:Reg|ff3|int_q , inst|RegisterFile0|\loop1:5:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:6:Reg|ff3|int_q , inst|RegisterFile0|\loop1:6:Reg|ff3|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[3]~20 , inst|RegisterFile0|mux1|mux|o_O[3]~20, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[3]~21 , inst|RegisterFile0|mux1|mux|o_O[3]~21, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[3]~24 , inst|RegisterFile0|mux1|mux|o_O[3]~24, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder , inst|RegisterFile0|\loop1:7:Reg|ff2|int_q~feeder, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:7:Reg|ff2|int_q , inst|RegisterFile0|\loop1:7:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[2]~25 , inst|RegisterFile0|mux1|mux|o_O[2]~25, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[2]~26 , inst|RegisterFile0|mux1|mux|o_O[2]~26, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:1:Reg|ff2|int_q , inst|RegisterFile0|\loop1:1:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|loop1:0:Reg|ff2|int_q , inst|RegisterFile0|\loop1:0:Reg|ff2|int_q, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[2]~27 , inst|RegisterFile0|mux1|mux|o_O[2]~27, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[2]~28 , inst|RegisterFile0|mux1|mux|o_O[2]~28, \3156lab3 , 1
instance = comp, \inst|RegisterFile0|mux1|mux|o_O[2]~29 , inst|RegisterFile0|mux1|mux|o_O[2]~29, \3156lab3 , 1
