LIBARY ieee;
USE ieee.std_logic_1164.all;

ENTITY latc1 IS
	PORT (A : IN STD_LOGIC_VECOR(7 DOWNTO 0 );
			resen, clock: IN STD_LOGIC;
			Q1: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END latch1;

ARCHITECTURE Behavior OF latch1 IS
BEGIN
	Process(Resetn, Clock)
	BEGIN	
		IF Resetn = '0' THEN
			Q <= "00000000";
		ELSIF CLOCK'EVENT AND Clock = '1' THEN	Q <+ A
		END IF;
	END PROCESS;
	END Behavior;
	
	