# Generated by EDAlize

[GENERAL]
run_engine = openfpga_shell
power_tech_file = ${{OPENFPGA_PATH}}/openfpga_flow/tech/PTM_45nm/45nm.xml
power_analysis = true
spice_output = false
verilog_output = true
timeout_each_job = 1*60
fpga_flow = yosys_vpr
arch_variable_file = ${{SOFA_PATH}}/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/design_variables.yml

[OpenFPGA_SHELL]
openfpga_shell_template = ${{SOFA_PATH}}/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/generate_testbench.openfpga
openfpga_arch_file = ${{SOFA_PATH}}/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/openfpga_arch.xml
openfpga_sim_setting_file = ${{OPENFPGA_PATH}}/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml
external_fabric_key_file = ${{SOFA_PATH}}/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/fabric_key.xml
openfpga_vpr_device_layout = 12x12
openfpga_vpr_route_chan_width = 60

[ARCHITECTURES]
arch0 = ${{SOFA_PATH}}/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/vpr_arch.xml

[BENCHMARKS]
bench0 = 

[SYNTHESIS_PARAM]
bench0_top = top_module

[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]
