#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 09 14:50:55 2022
# Process ID: 11536
# Current directory: D:/desktop/MIPS_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11136 D:\desktop\MIPS_CPU\CPU54.xpr
# Log file: D:/desktop/MIPS_CPU/vivado.log
# Journal file: D:/desktop/MIPS_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/MIPS_CPU/CPU54.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 901.758 ; gain = 131.461
remove_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/spm.v
file delete -force D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/spm.v
close [ open D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/LLbit.v w ]
add_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/LLbit.v
set_property top openmips_min_sopc [current_fileset]
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_board' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/eggTest.coe'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_board_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_board
# -- Compiling module PIL
# -- Compiling module LLbit
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	openmips_min_sopc_board
# 	LLbit
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=14648)
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 09 16:43:28 2022...
