Warning (10268): Verilog HDL information at fifo.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo.v Line: 11
