

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:38:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_19 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     105|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      70|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|      70|     170|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U24  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_105_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln50_fu_155_p2  |         +|   0|  0|  71|          64|          64|
    |empty_fu_120_p2     |         -|   0|  0|  12|           4|           4|
    |icmp_ln44_fu_99_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 105|          75|          74|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add8117_fu_36            |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_40                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   72|        144|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add8117_fu_36            |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_40                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|arr_1_load_1        |   in|   64|     ap_none|                                      arr_1_load_1|        scalar|
|arg1_r_address0     |  out|    4|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce0          |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q0           |   in|   32|   ap_memory|                                            arg1_r|         array|
|arg1_r_address1     |  out|    4|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce1          |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q1           |   in|   32|   ap_memory|                                            arg1_r|         array|
|add8117_out         |  out|   64|      ap_vld|                                       add8117_out|       pointer|
|add8117_out_ap_vld  |  out|    1|      ap_vld|                                       add8117_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add8117 = alloca i32 1"   --->   Operation 5 'alloca' 'add8117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_1"   --->   Operation 7 'read' 'arr_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_load_1_read, i64 %add8117"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [d3.cpp:44]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i_3, i3 5" [d3.cpp:44]   --->   Operation 12 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %i_3, i3 1" [d3.cpp:44]   --->   Operation 13 'add' 'add_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc82.split, void %VITIS_LOOP_54_7.exitStub" [d3.cpp:44]   --->   Operation 14 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i_3" [d3.cpp:44]   --->   Operation 15 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %i_3" [d3.cpp:44]   --->   Operation 16 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %zext_ln44_1" [d3.cpp:44]   --->   Operation 17 'sub' 'empty' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i4 %empty" [d3.cpp:50]   --->   Operation 18 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln44" [d3.cpp:50]   --->   Operation 19 'getelementptr' 'arg1_r_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr" [d3.cpp:50]   --->   Operation 20 'load' 'arg1_r_load' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_addr_1 = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 21 'getelementptr' 'arg1_r_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_1" [d3.cpp:50]   --->   Operation 22 'load' 'arg1_r_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %i" [d3.cpp:44]   --->   Operation 23 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add8117_load_1 = load i64 %add8117"   --->   Operation 37 'load' 'add8117_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add8117_out, i64 %add8117_load_1"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.60>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%add8117_load = load i64 %add8117" [d3.cpp:50]   --->   Operation 24 'load' 'add8117_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:46]   --->   Operation 25 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d3.cpp:44]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [d3.cpp:44]   --->   Operation 27 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr" [d3.cpp:50]   --->   Operation 28 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_load" [d3.cpp:50]   --->   Operation 29 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_1" [d3.cpp:50]   --->   Operation 30 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_load_1, i32 1" [d3.cpp:50]   --->   Operation 31 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 32 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 33 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_2 : Operation 33 [1/1] (2.62ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 33 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50, i64 %add8117_load" [d3.cpp:50]   --->   Operation 34 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln44 = store i64 %add_ln50, i64 %add8117" [d3.cpp:44]   --->   Operation 35 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc82" [d3.cpp:44]   --->   Operation 36 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ add8117_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add8117                (alloca           ) [ 011]
i                      (alloca           ) [ 010]
arr_1_load_1_read      (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_3                    (load             ) [ 000]
icmp_ln44              (icmp             ) [ 010]
add_ln44               (add              ) [ 000]
br_ln44                (br               ) [ 000]
zext_ln44              (zext             ) [ 000]
zext_ln44_1            (zext             ) [ 000]
empty                  (sub              ) [ 000]
zext_ln50_2            (zext             ) [ 000]
arg1_r_addr            (getelementptr    ) [ 011]
arg1_r_addr_1          (getelementptr    ) [ 011]
store_ln44             (store            ) [ 000]
add8117_load           (load             ) [ 000]
specpipeline_ln46      (specpipeline     ) [ 000]
speclooptripcount_ln44 (speclooptripcount) [ 000]
specloopname_ln44      (specloopname     ) [ 000]
arg1_r_load            (load             ) [ 000]
zext_ln50              (zext             ) [ 000]
arg1_r_load_1          (load             ) [ 000]
shl_ln50               (shl              ) [ 000]
zext_ln50_1            (zext             ) [ 000]
mul_ln50               (mul              ) [ 000]
add_ln50               (add              ) [ 000]
store_ln44             (store            ) [ 000]
br_ln44                (br               ) [ 000]
add8117_load_1         (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add8117_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add8117_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="add8117_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add8117/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="arr_1_load_1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_load_1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln0_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="64" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="arg1_r_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="3" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
<pin id="72" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_load/1 arg1_r_load_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="arg1_r_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_ln50_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_3_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln44_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="3" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln44_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln44_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln44_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln50_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln44_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add8117_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln50_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shl_ln50_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln50/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln50_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln50_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln44_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="1"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add8117_load_1_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load_1/1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="add8117_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add8117 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="188" class="1005" name="arg1_r_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr "/>
</bind>
</comp>

<comp id="193" class="1005" name="arg1_r_addr_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="73"><net_src comp="57" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="44" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="96" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="119"><net_src comp="96" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="135"><net_src comp="105" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="64" pin="7"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="148"><net_src comp="64" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="159"><net_src comp="82" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="136" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="173"><net_src comp="36" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="40" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="191"><net_src comp="57" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="196"><net_src comp="74" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add8117_out | {1 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arr_1_load_1 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln44 : 2
		add_ln44 : 2
		br_ln44 : 3
		zext_ln44 : 2
		zext_ln44_1 : 2
		empty : 3
		zext_ln50_2 : 4
		arg1_r_addr : 3
		arg1_r_load : 4
		arg1_r_addr_1 : 5
		arg1_r_load_1 : 6
		store_ln44 : 3
		add8117_load_1 : 1
		write_ln0 : 2
	State 2
		zext_ln50 : 1
		shl_ln50 : 1
		zext_ln50_1 : 1
		mul_ln50 : 2
		add_ln50 : 3
		store_ln44 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln44_fu_105       |    0    |    0    |    10   |
|          |        add_ln50_fu_155       |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln50_fu_82        |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         empty_fu_120         |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln44_fu_99       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|   read   | arr_1_load_1_read_read_fu_44 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_50    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln44_fu_111       |    0    |    0    |    0    |
|          |      zext_ln44_1_fu_116      |    0    |    0    |    0    |
|   zext   |      zext_ln50_2_fu_126      |    0    |    0    |    0    |
|          |       zext_ln50_fu_139       |    0    |    0    |    0    |
|          |      zext_ln50_1_fu_150      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |        shl_ln50_fu_144       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   123   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add8117_reg_170   |   64   |
|arg1_r_addr_1_reg_193|    4   |
| arg1_r_addr_reg_188 |    4   |
|      i_reg_178      |    3   |
+---------------------+--------+
|        Total        |   75   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_64 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   75   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   75   |   141  |
+-----------+--------+--------+--------+--------+
