INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/adder64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/alu64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataExtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_processor
INFO: [VRFC 10-2458] undeclared symbol writeData, assumed default net type wire [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:41]
INFO: [VRFC 10-2458] undeclared symbol regWrite_WB, assumed default net type wire [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:41]
WARNING: [VRFC 10-2938] 'regWrite_WB' is already implicitly declared on line 41 [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:137]
WARNING: [VRFC 10-2938] 'writeData' is already implicitly declared on line 41 [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:156]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MainProcessor
