-- generated by newgenasym Mon Dec 18 17:24:12 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1310pn1u\ is
    port (    
	COMP:      INOUT  STD_LOGIC;    
	FB:        INOUT  STD_LOGIC;    
	FBSEL:     INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	IN1:       INOUT  STD_LOGIC;    
	IN2:       INOUT  STD_LOGIC;    
	IN3:       INOUT  STD_LOGIC;    
	IN4:       INOUT  STD_LOGIC;    
	IN5:       INOUT  STD_LOGIC;    
	LX1:       INOUT  STD_LOGIC;    
	LX2:       INOUT  STD_LOGIC;    
	LX3:       INOUT  STD_LOGIC;    
	LX4:       INOUT  STD_LOGIC;    
	LX5:       INOUT  STD_LOGIC;    
	PGND1:     INOUT  STD_LOGIC;    
	PGND2:     INOUT  STD_LOGIC;    
	PGND3:     INOUT  STD_LOGIC;    
	PGND4:     INOUT  STD_LOGIC;    
	PGND5:     INOUT  STD_LOGIC;    
	REF:       INOUT  STD_LOGIC;    
	SHDN:      INOUT  STD_LOGIC;    
	SS:        INOUT  STD_LOGIC;    
	TOFF:      INOUT  STD_LOGIC;    
	UCC:       INOUT  STD_LOGIC);
end \1310pn1u\;
