{"vcs1":{"timestamp_begin":1700197644.269604570, "rt":26.43, "ut":25.32, "st":1.59}}
{"vcselab":{"timestamp_begin":1700197670.794355504, "rt":2.78, "ut":1.88, "st":0.16}}
{"link":{"timestamp_begin":1700197673.670430822, "rt":0.61, "ut":0.48, "st":0.71}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700197643.387476123}
{"VCS_COMP_START_TIME": 1700197643.387476123}
{"VCS_COMP_END_TIME": 1700197820.396192844}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+NCG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 535632}}
{"stitch_vcselab": {"peak_mem": 320864}}
