<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Sat Jun 11 19:48:11 2016</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2014.3.1 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1056140</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>210830956_0_0_767</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7k325t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg900</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>554e026666265658b93d5370c5a08153</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>2912460c7d2b4aa0959e30dc76c97b36</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>0</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 12.04.5 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Xeon(R) CPU E3-1220 v3 @ 3.10GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3101.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=99</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Kintex-7 KC705 Evaluation Platform</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=13</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=437</TD>
    <TD>fdce=303</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=41</TD>
    <TD>fdre=29550</TD>
    <TD>fdse=458</TD>
    <TD>gnd=406</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel=8</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=19</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=708</TD>
    <TD>lut2=2169</TD>
    <TD>lut3=7559</TD>
    <TD>lut4=3630</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=8472</TD>
    <TD>lut6=21069</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxcy_l=284</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=3037</TD>
    <TD>muxf8=1335</TD>
    <TD>obuf=16</TD>
    <TD>obuft=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1=1</TD>
    <TD>ram16x1d=2</TD>
    <TD>ram32m=354</TD>
    <TD>ram32x1d=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=2</TD>
    <TD>ramb36e1=53</TD>
    <TD>srl16e=85</TD>
    <TD>srlc32e=56</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=1227</TD>
    <TD>xorcy=292</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=13</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=515</TD>
    <TD>fdce=303</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=41</TD>
    <TD>fdre=29550</TD>
    <TD>fdse=458</TD>
    <TD>gnd=486</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel=8</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=19</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=708</TD>
    <TD>lut2=2169</TD>
    <TD>lut3=7559</TD>
    <TD>lut4=3630</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=8472</TD>
    <TD>lut6=21069</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=3037</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=1335</TD>
    <TD>obuf=16</TD>
    <TD>obuft=4</TD>
    <TD>pcie_2_1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=2</TD>
    <TD>ramb36e1=53</TD>
    <TD>ramd32=2130</TD>
    <TD>rams32=708</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=85</TD>
    <TD>srlc32e=56</TD>
    <TD>vcc=1228</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=40459</TD>
    <TD>ff=27888</TD>
    <TD>bram36=53</TD>
    <TD>bram18=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=402</TD>
    <TD>dsp=0</TD>
    <TD>iob=1</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=12</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=86469</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=79856</TD>
    <TD>pins=472451</TD>
    <TD>bogomips=6185</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=4</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=249.440000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=27888</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=141</TD>
    <TD>bram_ports_augmented=2</TD>
    <TD>bram_ports_newly_gated=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=110</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>PCIeGen1x8If64_pcie2_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.3.1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=pcie_7x</TD>
    <TD>x_ipversion=3.0</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_component_name=PCIeGen1x8If64</TD>
    <TD>dev_port_type=0000</TD>
    <TD>c_dev_port_type=0</TD>
    <TD>c_header_type=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_upstream_facing=TRUE</TD>
    <TD>max_lnk_wdt=001000</TD>
    <TD>max_lnk_spd=1</TD>
    <TD>c_gen1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>pci_exp_int_freq=3</TD>
    <TD>c_pcie_fast_config=0</TD>
    <TD>bar_0=FFFFFC00</TD>
    <TD>bar_1=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bar_2=00000000</TD>
    <TD>bar_3=00000000</TD>
    <TD>bar_4=00000000</TD>
    <TD>bar_5=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>xrom_bar=00000000</TD>
    <TD>cost_table=1</TD>
    <TD>ven_id=10EE</TD>
    <TD>dev_id=7018</TD>
</TR><TR ALIGN='LEFT'>    <TD>rev_id=00</TD>
    <TD>subsys_ven_id=10EE</TD>
    <TD>subsys_id=0007</TD>
    <TD>class_code=058000</TD>
</TR><TR ALIGN='LEFT'>    <TD>cardbus_cis_ptr=00000000</TD>
    <TD>cap_ver=2</TD>
    <TD>c_pcie_cap_slot_implemented=FALSE</TD>
    <TD>mps=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmps=1</TD>
    <TD>ext_tag_fld_sup=FALSE</TD>
    <TD>c_dev_control_ext_tag_default=FALSE</TD>
    <TD>phantm_func_sup=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_phantom_functions=0</TD>
    <TD>ep_l0s_accpt_lat=000</TD>
    <TD>c_ep_l0s_accpt_lat=0</TD>
    <TD>ep_l1_accpt_lat=111</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ep_l1_accpt_lat=7</TD>
    <TD>c_cpl_timeout_disable_sup=FALSE</TD>
    <TD>c_cpl_timeout_range=0010</TD>
    <TD>c_cpl_timeout_ranges_sup=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_buf_opt_bma=FALSE</TD>
    <TD>c_perf_level_high=TRUE</TD>
    <TD>c_tx_last_tlp=28</TD>
    <TD>c_rx_ram_limit=3FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fc_ph=4</TD>
    <TD>c_fc_pd=32</TD>
    <TD>c_fc_nph=4</TD>
    <TD>c_fc_npd=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fc_cplh=72</TD>
    <TD>c_fc_cpld=370</TD>
    <TD>c_cpl_inf=TRUE</TD>
    <TD>c_cpl_infinite=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dll_lnk_actv_cap=FALSE</TD>
    <TD>c_trgt_lnk_spd=0</TD>
    <TD>c_hw_auton_spd_disable=FALSE</TD>
    <TD>c_de_emph=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>slot_clk=TRUE</TD>
    <TD>c_rcb=0</TD>
    <TD>c_root_cap_crs=FALSE</TD>
    <TD>c_slot_cap_attn_butn=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_attn_ind=FALSE</TD>
    <TD>c_slot_cap_pwr_ctrl=FALSE</TD>
    <TD>c_slot_cap_pwr_ind=FALSE</TD>
    <TD>c_slot_cap_hotplug_surprise=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_hotplug_cap=FALSE</TD>
    <TD>c_slot_cap_mrl=FALSE</TD>
    <TD>c_slot_cap_elec_interlock=FALSE</TD>
    <TD>c_slot_cap_no_cmd_comp_sup=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_pwr_limit_value=0</TD>
    <TD>c_slot_cap_pwr_limit_scale=0</TD>
    <TD>c_slot_cap_physical_slot_num=0</TD>
    <TD>intx=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>int_pin=0</TD>
    <TD>c_msi_cap_on=TRUE</TD>
    <TD>c_pm_cap_next_ptr=48</TD>
    <TD>c_msi_64b_addr=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msi=0</TD>
    <TD>c_msi_mult_msg_extn=0</TD>
    <TD>c_msi_per_vctr_mask_cap=FALSE</TD>
    <TD>c_msix_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msix_next_ptr=00</TD>
    <TD>c_pcie_cap_next_ptr=00</TD>
    <TD>c_msix_table_size=000</TD>
    <TD>c_msix_table_offset=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msix_table_bir=0</TD>
    <TD>c_msix_pba_offset=0</TD>
    <TD>c_msix_pba_bir=0</TD>
    <TD>dsi=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dsi_bool=FALSE</TD>
    <TD>d1_sup=0</TD>
    <TD>c_d1_support=FALSE</TD>
    <TD>d2_sup=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_d2_support=FALSE</TD>
    <TD>pme_sup=0F</TD>
    <TD>c_pme_support=0F</TD>
    <TD>no_soft_rst=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_con_d0_state=00</TD>
    <TD>con_scl_fctr_d0_state=0</TD>
    <TD>pwr_con_d1_state=00</TD>
    <TD>con_scl_fctr_d1_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_con_d2_state=00</TD>
    <TD>con_scl_fctr_d2_state=0</TD>
    <TD>pwr_con_d3_state=00</TD>
    <TD>con_scl_fctr_d3_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_dis_d0_state=00</TD>
    <TD>dis_scl_fctr_d0_state=0</TD>
    <TD>pwr_dis_d1_state=00</TD>
    <TD>dis_scl_fctr_d1_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_dis_d2_state=00</TD>
    <TD>dis_scl_fctr_d2_state=0</TD>
    <TD>pwr_dis_d3_state=00</TD>
    <TD>dis_scl_fctr_d3_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dsn_cap_enabled=TRUE</TD>
    <TD>c_dsn_base_ptr=100</TD>
    <TD>c_vc_cap_enabled=FALSE</TD>
    <TD>c_vc_base_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vc_cap_reject_snoop=FALSE</TD>
    <TD>c_vsec_cap_enabled=FALSE</TD>
    <TD>c_vsec_base_ptr=000</TD>
    <TD>c_vsec_next_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dsn_next_ptr=000</TD>
    <TD>c_vc_next_ptr=000</TD>
    <TD>c_pci_cfg_space_addr=3F</TD>
    <TD>c_ext_pci_cfg_space_addr=3FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_last_cfg_dw=10C</TD>
    <TD>c_enable_msg_route=00000000000</TD>
    <TD>bram_lat=0</TD>
    <TD>c_rx_raddr_lat=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_rdata_lat=2</TD>
    <TD>c_rx_write_lat=0</TD>
    <TD>c_tx_raddr_lat=0</TD>
    <TD>c_tx_rdata_lat=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_write_lat=0</TD>
    <TD>c_ll_ack_timeout_enable=FALSE</TD>
    <TD>c_ll_ack_timeout_function=0</TD>
    <TD>c_ll_ack_timeout=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ll_replay_timeout_enable=FALSE</TD>
    <TD>c_ll_replay_timeout_func=1</TD>
    <TD>c_ll_replay_timeout=0000</TD>
    <TD>c_dis_lane_reverse=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_upconfig_capable=TRUE</TD>
    <TD>c_disable_scrambling=FALSE</TD>
    <TD>c_disable_tx_aspm_l0s=FALSE</TD>
    <TD>c_pcie_dbg_ports=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pci_exp_ref_freq=0</TD>
    <TD>c_xlnx_ref_board=KC705_REVC</TD>
    <TD>c_pcie_blk_locn=0</TD>
    <TD>c_ur_atomic=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_cap2_atomicop32_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop64_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_cas128_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_tph_completer_supported=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_cap2_ari_forwarding_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop_routing_supported=FALSE</TD>
    <TD>c_link_cap_aspm_optionality=FALSE</TD>
    <TD>c_aer_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_aer_base_ptr=000</TD>
    <TD>c_aer_cap_nextptr=000</TD>
    <TD>c_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>c_aer_cap_ecrc_gen_capable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_aer_cap_multiheader=FALSE</TD>
    <TD>c_aer_cap_permit_rooterr_update=FALSE</TD>
    <TD>c_rbar_cap_on=FALSE</TD>
    <TD>c_rbar_base_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_nextptr=000</TD>
    <TD>c_rbar_num=0</TD>
    <TD>c_rbar_cap_sup0=00001</TD>
    <TD>c_rbar_cap_index0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_control_encodedbar0=00</TD>
    <TD>c_rbar_cap_sup1=00001</TD>
    <TD>c_rbar_cap_index1=0</TD>
    <TD>c_rbar_cap_control_encodedbar1=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_sup2=00001</TD>
    <TD>c_rbar_cap_index2=0</TD>
    <TD>c_rbar_cap_control_encodedbar2=00</TD>
    <TD>c_rbar_cap_sup3=00001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_index3=0</TD>
    <TD>c_rbar_cap_control_encodedbar3=00</TD>
    <TD>c_rbar_cap_sup4=00001</TD>
    <TD>c_rbar_cap_index4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_control_encodedbar4=00</TD>
    <TD>c_rbar_cap_sup5=00001</TD>
    <TD>c_rbar_cap_index5=0</TD>
    <TD>c_rbar_cap_control_encodedbar5=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_recrc_check=0</TD>
    <TD>c_recrc_check_trim=FALSE</TD>
    <TD>c_disable_rx_poisoned_resp=FALSE</TD>
    <TD>c_trn_np_fc=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ur_inv_req=TRUE</TD>
    <TD>c_ur_prs_response=TRUE</TD>
    <TD>c_silicon_rev=2</TD>
    <TD>c_aer_cap_optional_err_support=000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>link_cap_max_link_width=8</TD>
    <TD>c_data_width=64</TD>
    <TD>pipe_sim=FALSE</TD>
    <TD>pcie_ext_clk=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_ext_gt_common=FALSE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>shared_logic_in_core=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>err_reporting_if=FALSE</TD>
    <TD>pl_interface=FALSE</TD>
    <TD>cfg_mgmt_if=FALSE</TD>
    <TD>cfg_ctl_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_status_if=TRUE</TD>
    <TD>rcv_msg_if=FALSE</TD>
    <TD>cfg_fc_if=TRUE</TD>
    <TD>ext_pipe_interface=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_startup_primitive=FALSE</TD>
    <TD>keep_width=8</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v12_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=2</TD>
    <TD>x_ipproduct=Vivado 2014.3.1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=4</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=64</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=64</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=1</TD>
    <TD>c_has_wr_ack=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=512x72</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=13</TD>
    <TD>c_prog_full_thresh_negate_val=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=4</TD>
    <TD>c_rd_depth=16</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=4</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth=16</TD>
    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=4</TD>
    <TD>c_wr_response_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=64</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_ruser=0</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_wrch=512x36</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie_7x_v3_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>link_cap_max_link_speed=1</TD>
    <TD>link_cap_max_link_width=8</TD>
    <TD>pcie_cap_device_port_type=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dev_cap_max_payload_supported=1</TD>
    <TD>user_clk_freq=3</TD>
    <TD>ref_clk_freq=0</TD>
    <TD>msi_cap_on=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>msi_cap_multimsgcap=0</TD>
    <TD>msi_cap_multimsg_extension=0</TD>
    <TD>msix_cap_on=FALSE</TD>
    <TD>tl_tx_ram_raddr_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_tx_ram_rdata_latency=2</TD>
    <TD>tl_rx_ram_raddr_latency=0</TD>
    <TD>tl_rx_ram_rdata_latency=2</TD>
    <TD>tl_rx_ram_write_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_tx_lastpacket=28</TD>
    <TD>vc0_rx_ram_limit=3FF</TD>
    <TD>vc0_total_credits_ph=4</TD>
    <TD>vc0_total_credits_pd=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_total_credits_nph=4</TD>
    <TD>vc0_total_credits_npd=8</TD>
    <TD>vc0_total_credits_ch=72</TD>
    <TD>vc0_total_credits_cd=370</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_cpl_infinite=TRUE</TD>
    <TD>dev_cap_phantom_functions_support=0</TD>
    <TD>dev_cap_ext_tag_supported=FALSE</TD>
    <TD>link_status_slot_clock_config=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>disable_lane_reversal=TRUE</TD>
    <TD>disable_scrambling=FALSE</TD>
    <TD>dsn_cap_on=TRUE</TD>
    <TD>revision_id=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc_cap_on=FALSE</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=40237</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=203800</TD>
    <TD>slice_luts_util_percentage=19.74</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=38708</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=18.99</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=1529</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=2.38</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=1422</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=107</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=27888</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=407600</TD>
    <TD>slice_registers_util_percentage=6.84</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=27888</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=407600</TD>
    <TD>register_as_flip_flop_util_percentage=6.84</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=407600</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=3037</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=101900</TD>
    <TD>f7_muxes_util_percentage=2.98</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=1335</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=50950</TD>
    <TD>f8_muxes_util_percentage=2.62</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=13092</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=50950</TD>
    <TD>slice_util_percentage=25.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=8914</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=4178</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=38708</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=18.99</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=4</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=35156</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=3548</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=1529</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=2.38</TD>
    <TD>lut_as_distributed_ram_used=1422</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=6</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=1416</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_shift_register_used=107</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=8</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=65</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=34</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_flip_flop_pairs_used=45992</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=203800</TD>
    <TD>lut_flip_flop_pairs_util_percentage=22.56</TD>
    <TD>fully_used_lut_ff_pairs_used=17107</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=5767</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=23118</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=402</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=872(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=54</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=445</TD>
    <TD>block_ram_tile_util_percentage=12.13</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=53</TD>
    <TD>ramb36_fifo*_fixed=4</TD>
    <TD>ramb36_fifo*_available=445</TD>
    <TD>ramb36_fifo*_util_percentage=11.91</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=53</TD>
    <TD>ramb18_used=2</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=890</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=0.22</TD>
    <TD>ramb18e1_only_used=2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=840</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=12</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=37.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=40</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_available=10</TD>
    <TD>mmcme2_adv_util_percentage=10.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_available=10</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=20</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=40</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_fixed=1</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=100.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=27098</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut6_used=20434</TD>
    <TD>lut6_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_used=7945</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut3_used=7361</TD>
    <TD>lut3_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=3969</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>muxf7_used=3037</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_used=2350</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>ramd32_used=2130</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=1335</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>rams32_used=708</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_used=515</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>fdse_used=450</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_used=299</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>lut1_used=197</TD>
    <TD>lut1_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_used=85</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>srlc32e_used=56</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_used=53</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>fdpe_used=41</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=19</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>obuf_used=16</TD>
    <TD>obuf_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_used=11</TD>
    <TD>bufg_functional_category=Clock</TD>
    <TD>gtxe2_channel_used=8</TD>
    <TD>gtxe2_channel_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_used=2</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>gtxe2_common_used=2</TD>
    <TD>gtxe2_common_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_functional_category=Specialized Resource</TD>
    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_functional_category=IO</TD>
    <TD>bufgctrl_used=1</TD>
    <TD>bufgctrl_functional_category=Clock</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lvds=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl18_ii_dci=0</TD>
    <TD>sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12=0</TD>
    <TD>sstl135_r=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>ppds_25=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>mini_lvds_25=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>tmds_33=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
    <TD>hstl_ii_dci_18=0</TD>
    <TD>lvds_25=0</TD>
    <TD>hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>mobile_ddr=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
    <TD>pci33_3=0</TD>
    <TD>hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12_dci=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>diff_hstl_ii_dci=0</TD>
    <TD>lvcmos25=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_dci=0</TD>
    <TD>lvcmos15=1</TD>
    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>hstl_i=0</TD>
    <TD>diff_sstl135_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos33=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>hsul_12=0</TD>
    <TD>diff_hstl_ii_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_18=0</TD>
    <TD>diff_hstl_ii_t_dci_18=0</TD>
    <TD>lvdci_15=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsul_12_dci=0</TD>
    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>diff_sstl18_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>lvdci_dv2_18=0</TD>
    <TD>diff_sstl15_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_dv2_15=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_t_dci=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_t_dci=0</TD>
    <TD>sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_t_dci=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=1</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl12=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=42437</TD>
    <TD>ff=27888</TD>
    <TD>bram36=53</TD>
    <TD>bram18=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=402</TD>
    <TD>dsp=0</TD>
    <TD>iob=1</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=12</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=86469</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=79856</TD>
    <TD>pins=472451</TD>
    <TD>bogomips=6185</TD>
    <TD>high_fanout_nets=29</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=4</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=3</TD>
    <TD>estimated_expansions=101558748</TD>
    <TD>actual_expansions=52454463</TD>
    <TD>router_runtime=1019.940000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7k325tffg900-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=KC705_Gen1x8If64</TD>
    <TD>-include_dirs=/home/anshul/fpga/bitfilegeneration/hdl_250/riffa_hdl</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:04:35s</TD>
    <TD>memory_peak=2721.949MB</TD>
    <TD>memory_gain=644.527MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
