

================================================================
== Vivado HLS Report for 'MinMaxLoc'
================================================================
* Date:           Thu Jun  3 20:17:01 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.953|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  130411|  130411|  130411|  130411|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  130410|  130410|       483|          -|          -|   270|    no    |
        | + loop_width  |     480|     480|         2|          1|          1|   480|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     128|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     114|    -|
|Register         |        -|      -|      67|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      67|     242|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_138_p2                     |     +    |      0|  0|  16|           9|           1|
    |j_V_fu_150_p2                     |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1232_fu_132_p2             |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln1233_fu_144_p2             |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln1237_fu_156_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1242_fu_170_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |p_min_val_fu_176_p3               |  select  |      0|  0|  16|           1|          16|
    |select_ln1237_fu_162_p3           |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 128|          77|          89|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |max_val_out_blk_n        |   9|          2|    1|          2|
    |min_val_out_blk_n        |   9|          2|    1|          2|
    |ret_V_37_fu_64           |   9|          2|   16|         32|
    |ret_V_fu_68              |   9|          2|   16|         32|
    |src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_5_reg_103            |   9|          2|    9|         18|
    |t_V_reg_92               |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         24|   56|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_reg_212              |   9|   0|    9|          0|
    |icmp_ln1233_reg_217      |   1|   0|    1|          0|
    |ret_V_37_fu_64           |  16|   0|   16|          0|
    |ret_V_fu_68              |  16|   0|   16|          0|
    |t_V_5_reg_103            |   9|   0|    9|          0|
    |t_V_reg_92               |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|src_data_stream_V_dout     |  in |   16|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|min_val_out_din            | out |   16|   ap_fifo  |    min_val_out    |    pointer   |
|min_val_out_full_n         |  in |    1|   ap_fifo  |    min_val_out    |    pointer   |
|min_val_out_write          | out |    1|   ap_fifo  |    min_val_out    |    pointer   |
|max_val_out_din            | out |   16|   ap_fifo  |    max_val_out    |    pointer   |
|max_val_out_full_n         |  in |    1|   ap_fifo  |    max_val_out    |    pointer   |
|max_val_out_write          | out |    1|   ap_fifo  |    max_val_out    |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

