static T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_1 * V_9 ;\r\nT_1 V_10 = 0 ;\r\nint V_11 ;\r\nif ( V_6 -> V_12 >= V_13 )\r\nreturn V_10 ;\r\nif ( V_8 -> V_14 & V_15 )\r\nreturn V_10 ;\r\nif ( V_8 -> V_14 & V_16 )\r\nreturn V_10 ;\r\nV_11 = - 1 ;\r\nF_3 (clone_encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_8 * V_17 = F_2 ( V_9 ) ;\r\nV_11 ++ ;\r\nif ( V_9 == V_2 )\r\ncontinue;\r\nif ( V_17 -> V_14 & ( V_15 ) )\r\ncontinue;\r\nif ( V_17 -> V_14 & V_16 )\r\ncontinue;\r\nelse\r\nV_10 |= ( 1 << V_11 ) ;\r\n}\r\nreturn V_10 ;\r\n}\r\nvoid F_4 ( struct V_3 * V_4 )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_3 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_2 -> V_18 = F_1 ( V_2 ) ;\r\n}\r\n}\r\nT_1\r\nF_5 ( struct V_3 * V_4 , T_1 V_19 , T_2 V_20 )\r\n{\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nT_1 V_21 = 0 ;\r\nswitch ( V_19 ) {\r\ncase V_22 :\r\ncase V_23 :\r\ncase V_24 :\r\ncase V_25 :\r\ncase V_26 :\r\nswitch ( V_20 ) {\r\ncase 1 :\r\nif ( ( V_6 -> V_12 == V_27 ) ||\r\n( V_6 -> V_12 == V_28 ) ||\r\n( V_6 -> V_12 == V_29 ) )\r\nV_21 = V_30 ;\r\nelse if ( F_6 ( V_6 ) )\r\nV_21 = V_31 ;\r\nelse\r\nV_21 = V_32 ;\r\nbreak;\r\ncase 2 :\r\nif ( F_6 ( V_6 ) )\r\nV_21 = V_33 ;\r\nelse {\r\nV_21 = V_30 ;\r\n}\r\nbreak;\r\ncase 3 :\r\nif ( F_6 ( V_6 ) )\r\nV_21 = V_34 ;\r\nelse\r\nV_21 = V_35 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_36 :\r\nif ( F_6 ( V_6 ) )\r\nV_21 = V_37 ;\r\nelse\r\nV_21 = V_38 ;\r\nbreak;\r\ncase V_39 :\r\nif ( ( V_6 -> V_12 == V_27 ) ||\r\n( V_6 -> V_12 == V_28 ) ||\r\n( V_6 -> V_12 == V_29 ) )\r\nV_21 = V_35 ;\r\nelse if ( F_6 ( V_6 ) )\r\nV_21 = V_40 ;\r\nelse\r\nV_21 = V_41 ;\r\nbreak;\r\ncase V_42 :\r\ncase V_16 :\r\nif ( ( V_6 -> V_12 == V_43 ) ||\r\n( V_6 -> V_12 == V_44 ) ||\r\n( V_6 -> V_12 == V_45 ) )\r\nV_21 = V_46 ;\r\nelse if ( F_6 ( V_6 ) )\r\nV_21 = V_34 ;\r\nelse\r\nV_21 = V_35 ;\r\nbreak;\r\ncase V_47 :\r\nV_21 = V_37 ;\r\nbreak;\r\n}\r\nreturn V_21 ;\r\n}\r\nvoid\r\nF_7 ( struct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_48 * V_49 ;\r\nstruct V_50 * V_50 ;\r\nstruct V_1 * V_2 ;\r\nstruct V_8 * V_8 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nV_50 = F_8 ( V_49 ) ;\r\nF_3 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_8 = F_2 ( V_2 ) ;\r\nif ( V_8 -> V_14 & V_50 -> V_14 ) {\r\nF_9 ( V_49 , V_2 ) ;\r\nif ( V_8 -> V_14 & ( V_15 ) ) {\r\nif ( V_6 -> V_51 )\r\nF_10 ( V_8 , V_49 ) ;\r\nelse\r\nF_11 ( V_8 , V_49 ) ;\r\nV_6 -> V_52 . V_53 = V_8 ;\r\n}\r\n}\r\n}\r\n}\r\n}\r\nvoid F_12 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_48 * V_49 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nif ( V_49 -> V_2 == V_2 ) {\r\nstruct V_50 * V_50 = F_8 ( V_49 ) ;\r\nV_8 -> V_54 = V_8 -> V_14 & V_50 -> V_14 ;\r\nF_13 ( L_1 ,\r\nV_8 -> V_54 , V_8 -> V_14 ,\r\nV_50 -> V_14 , V_2 -> V_55 ) ;\r\n}\r\n}\r\n}\r\nstruct V_48 *\r\nF_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_48 * V_49 ;\r\nstruct V_50 * V_50 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nV_50 = F_8 ( V_49 ) ;\r\nif ( V_8 -> V_54 & V_50 -> V_14 )\r\nreturn V_49 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_48 *\r\nF_15 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_48 * V_49 ;\r\nstruct V_50 * V_50 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nV_50 = F_8 ( V_49 ) ;\r\nif ( V_8 -> V_14 & V_50 -> V_14 )\r\nreturn V_49 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_1 * F_16 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_1 * V_56 ;\r\nstruct V_8 * V_57 ;\r\nif ( V_8 -> V_58 )\r\nreturn NULL ;\r\nF_3 (other_encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_56 == V_2 )\r\ncontinue;\r\nV_57 = F_2 ( V_56 ) ;\r\nif ( V_57 -> V_58 &&\r\n( V_8 -> V_14 & V_57 -> V_14 ) )\r\nreturn V_56 ;\r\n}\r\nreturn NULL ;\r\n}\r\nT_3 F_17 ( struct V_1 * V_2 )\r\n{\r\nstruct V_1 * V_56 = F_16 ( V_2 ) ;\r\nif ( V_56 ) {\r\nstruct V_8 * V_8 = F_2 ( V_56 ) ;\r\nswitch ( V_8 -> V_59 ) {\r\ncase V_60 :\r\ncase V_61 :\r\nreturn V_8 -> V_59 ;\r\ndefault:\r\nreturn V_62 ;\r\n}\r\n}\r\nreturn V_62 ;\r\n}\r\nvoid F_18 ( struct V_1 * V_2 ,\r\nstruct V_63 * V_64 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_63 * V_65 = & V_8 -> V_65 ;\r\nunsigned V_66 = V_65 -> V_67 - V_65 -> V_68 ;\r\nunsigned V_69 = V_65 -> V_70 - V_65 -> V_71 ;\r\nunsigned V_72 = V_65 -> V_73 - V_65 -> V_68 ;\r\nunsigned V_74 = V_65 -> V_75 - V_65 -> V_71 ;\r\nunsigned V_76 = V_65 -> V_77 - V_65 -> V_73 ;\r\nunsigned V_78 = V_65 -> V_79 - V_65 -> V_75 ;\r\nV_64 -> clock = V_65 -> clock ;\r\nV_64 -> V_80 = V_65 -> V_80 ;\r\nif ( F_6 ( V_6 ) ) {\r\nV_64 -> V_68 = V_65 -> V_68 ;\r\nV_64 -> V_71 = V_65 -> V_71 ;\r\n}\r\nV_64 -> V_67 = V_65 -> V_68 + V_66 ;\r\nV_64 -> V_73 = V_65 -> V_68 + V_72 ;\r\nV_64 -> V_77 = V_64 -> V_73 + V_76 ;\r\nV_64 -> V_70 = V_65 -> V_71 + V_69 ;\r\nV_64 -> V_75 = V_65 -> V_71 + V_74 ;\r\nV_64 -> V_79 = V_64 -> V_75 + V_78 ;\r\nF_19 ( V_64 , V_81 ) ;\r\nif ( F_6 ( V_6 ) ) {\r\nV_64 -> V_82 = V_65 -> V_68 ;\r\nV_64 -> V_83 = V_65 -> V_71 ;\r\n}\r\nV_64 -> V_84 = V_64 -> V_82 + V_66 ;\r\nV_64 -> V_85 = V_64 -> V_82 + V_72 ;\r\nV_64 -> V_86 = V_64 -> V_85 + V_76 ;\r\nV_64 -> V_87 = V_64 -> V_83 + V_69 ;\r\nV_64 -> V_88 = V_64 -> V_83 + V_74 ;\r\nV_64 -> V_89 = V_64 -> V_88 + V_78 ;\r\n}\r\nbool F_20 ( struct V_1 * V_2 ,\r\nT_4 V_90 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_48 * V_49 ;\r\nstruct V_50 * V_50 ;\r\nstruct V_91 * V_92 ;\r\nV_49 = F_14 ( V_2 ) ;\r\nif ( ! V_49 )\r\nV_49 = F_15 ( V_2 ) ;\r\nV_50 = F_8 ( V_49 ) ;\r\nswitch ( V_49 -> V_93 ) {\r\ncase V_94 :\r\ncase V_95 :\r\nif ( V_50 -> V_96 ) {\r\nif ( F_21 ( V_6 ) && F_22 ( V_50 -> V_97 ) ) {\r\nif ( V_90 > 340000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n} else {\r\nif ( V_90 > 165000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\n} else\r\nreturn false ;\r\ncase V_98 :\r\ncase V_99 :\r\ncase V_100 :\r\nV_92 = V_50 -> V_101 ;\r\nif ( ( V_92 -> V_102 == V_103 ) ||\r\n( V_92 -> V_102 == V_104 ) )\r\nreturn false ;\r\nelse {\r\nif ( F_21 ( V_6 ) && F_22 ( V_50 -> V_97 ) ) {\r\nif ( V_90 > 340000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n} else {\r\nif ( V_90 > 165000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\n}\r\ndefault:\r\nreturn false ;\r\n}\r\n}
