/**
 ******************************************************************************
 * @file           : CortexM3_Core_NVIC_Reg.h
 * @author         : Ziad Mohammed Fathi
 * @brief          : CortexM3_Core_NVIC_Reg Header body
 ******************************************************************************
 */

#ifndef CORTEXM3_CORE_NVIC_REG_H_
#define CORTEXM3_CORE_NVIC_REG_H_

/* ------------------------------ Include Start ---------------------------- */
#include "STM32F103xx_VEC.h"
/* ------------------------------ Include END ------------------------------ */

/* ------------------------------ Macro Start ---------------------------- */

/* ~~~~~ ISER NVIC REGISTERS (Interrupt Set-enable Registers) ~~~~~ */
#define NVIC_ISER0	*((volatile uint32_t *) 0xE000E100)
#define NVIC_ISER1	*((volatile uint32_t *) 0xE000E104)
#define NVIC_ISER2	*((volatile uint32_t *) 0xE000E108)
#define NVIC_ISER3	*((volatile uint32_t *) 0xE000E10C)
#define NVIC_ISER4	*((volatile uint32_t *) 0xE000E110)
#define NVIC_ISER5	*((volatile uint32_t *) 0xE000E114)
#define NVIC_ISER6	*((volatile uint32_t *) 0xE000E118)
#define NVIC_ISER7	*((volatile uint32_t *) 0xE000E11C)

/* ~~~~~ ISPR NVIC REGISTERS (Interrupt Set-pending Registers) ~~~~~ */
#define NVIC_ISPR0	*((volatile uint32_t *) 0XE000E200)
#define NVIC_ISPR1	*((volatile uint32_t *) 0XE000E204)
#define NVIC_ISPR2	*((volatile uint32_t *) 0XE000E208)
#define NVIC_ISPR3	*((volatile uint32_t *) 0XE000E20C)
#define NVIC_ISPR4	*((volatile uint32_t *) 0XE000E210)
#define NVIC_ISPR5	*((volatile uint32_t *) 0XE000E214)
#define NVIC_ISPR6	*((volatile uint32_t *) 0XE000E218)
#define NVIC_ISPR7	*((volatile uint32_t *) 0XE000E21C)

/* ~~~~~ ICPR NVIC REGISTERS (Interrupt Clear-pending Registers) ~~~~~ */
#define NVIC_ICPR0	*((volatile uint32_t *) 0XE000E280)
#define NVIC_ICPR1	*((volatile uint32_t *) 0XE000E284)
#define NVIC_ICPR2	*((volatile uint32_t *) 0XE000E288)
#define NVIC_ICPR3	*((volatile uint32_t *) 0XE000E28C)
#define NVIC_ICPR4	*((volatile uint32_t *) 0XE000E290)
#define NVIC_ICPR5	*((volatile uint32_t *) 0XE000E294)
#define NVIC_ICPR6	*((volatile uint32_t *) 0XE000E298)
#define NVIC_ICPR7	*((volatile uint32_t *) 0XE000E29C)

/* ~~~~~ IABR NVIC REGISTERS (Interrupt Active Bit Registers) ~~~~~ */
#define NVIC_IABR0	*((volatile uint32_t *) 0xE000E300)
#define NVIC_IABR1	*((volatile uint32_t *) 0xE000E304)
#define NVIC_IABR2	*((volatile uint32_t *) 0xE000E308)
#define NVIC_IABR3	*((volatile uint32_t *) 0xE000E30C)
#define NVIC_IABR4	*((volatile uint32_t *) 0xE000E310)
#define NVIC_IABR5	*((volatile uint32_t *) 0xE000E314)
#define NVIC_IABR6	*((volatile uint32_t *) 0xE000E318)
#define NVIC_IABR7	*((volatile uint32_t *) 0xE000E31C)

/* ~~~~~ IPR NVIC REGISTERS (Interrupt Priority Registers) ~~~~~ */
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)

/* ------------------------------ Macro END ------------------------------ */

/* ------------------- Macro Functions Declarations Start ----------------- */
/* ------------------- Macro Functions Declarations END ------------------- */

/* ---------------------- Data Types Declarations Start -------------------- */

/* ---------------------- Data Types Declarations END ---------------------- */

/* ------------------- Software interface Declarations Start ----------------- */
/* ------------------- Software interface Declarations END ------------------- */

#endif /* CORTEXM3_CORE_NVIC_REG_H_ */
