Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jan 14 02:55:01 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328414483.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videooutsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.447      -38.917                      8                14846        0.065        0.000                      0                14846       -0.259       -1.360                       9                  5036  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
clk50                                             {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_clk200                      {0.000 2.500}        5.000           200.000         
  videooutsoc_crg_pll_fb                          {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys                         {0.000 5.000}        10.000          100.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys4x                       {0.000 1.250}        2.500           400.000         
  videooutsoc_crg_pll_sys4x_dqs                   {0.625 1.875}        2.500           400.000         
pix_clk                                           {0.000 5.000}        10.000          100.000         
sys_clk                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                                               7.000        0.000                       0                     1  
  videooutsoc_crg_pll_clk200                            1.398        0.000                      0                   14        0.130        0.000                      0                   14        0.264        0.000                       0                    10  
  videooutsoc_crg_pll_fb                                                                                                                                                                           18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys                                                                                                                                                                           3.000        0.000                       0                     4  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    5.074        0.000                       0                     2  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.259       -1.360                       9                    10  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys4x                                                                                                                                                                         0.908        0.000                       0                   127  
  videooutsoc_crg_pll_sys4x_dqs                                                                                                                                                                     0.908        0.000                       0                     6  
pix_clk                                                 1.894        0.000                      0                 1449        0.065        0.000                      0                 1449        3.870        0.000                       0                   843  
sys_clk                                                 0.701        0.000                      0                13375        0.069        0.000                      0                13375        2.501        0.000                       0                  4029  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pix_clk                                       hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1       -5.447      -38.917                      8                    8        1.709        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_clk200
  To Clock:  videooutsoc_crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.532ns  (logic 0.379ns (71.266%)  route 0.153ns (28.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.379     5.842 r  FDPE_2/Q
                         net (fo=1, routed)           0.153     5.995    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y76          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     5.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302     7.152    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.311     7.463    
                         clock uncertainty           -0.039     7.424    
    SLICE_X0Y76          FDPE (Setup_fdpe_C_D)       -0.032     7.392    FDPE_3
  -------------------------------------------------------------------
                         required time                          7.392    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.376    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.242     6.618 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.071    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X1Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.376    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.242     6.618 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.071    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X1Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.376    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.242     6.618 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.071    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X1Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.376    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.242     6.618 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.071    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X1Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.600ns (41.181%)  route 0.857ns (58.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.857     6.670    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.252     6.922 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.922    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X1Y77          FDSE (Setup_fdse_C_D)        0.069    10.495    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.495    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.590ns (42.361%)  route 0.803ns (57.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.616    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y77          LUT3 (Prop_lut3_I0_O)        0.242     6.858 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.858    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X1Y77          FDSE (Setup_fdse_C_D)        0.032    10.458    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.611ns (43.217%)  route 0.803ns (56.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.616    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y77          LUT4 (Prop_lut4_I2_O)        0.263     6.879 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     6.879    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X1Y77          FDSE (Setup_fdse_C_D)        0.069    10.495    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.495    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.590ns (45.061%)  route 0.719ns (54.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.719     6.532    videooutsoc_crg_reset_counter[1]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.242     6.774 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.774    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism              0.287    10.441    
                         clock uncertainty           -0.039    10.402    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.030    10.432    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.348ns (56.204%)  route 0.271ns (43.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.348     5.811 r  FDPE_3/Q
                         net (fo=5, routed)           0.271     6.082    clk200_rst
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.287    10.441    
                         clock uncertainty           -0.039    10.402    
    SLICE_X1Y77          FDSE (Setup_fdse_C_S)       -0.489     9.913    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  3.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  FDPE_2/Q
                         net (fo=1, routed)           0.064     2.037    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y76          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.547     1.833    
    SLICE_X0Y76          FDPE (Hold_fdpe_C_D)         0.075     1.908    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.822%)  route 0.125ns (40.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.125     2.101    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.045     2.146 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.146    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism             -0.534     1.848    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.091     1.939    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.164    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y77          LUT2 (Prop_lut2_I0_O)        0.042     2.206 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.206    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X1Y77          FDSE (Hold_fdse_C_D)         0.107     1.942    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.208%)  route 0.190ns (50.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.166    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.043     2.209 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.209    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X1Y77          FDSE (Hold_fdse_C_D)         0.107     1.942    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 f  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.164    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y77          LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  videooutsoc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.209    videooutsoc_crg_reset_counter0[0]
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X1Y77          FDSE (Hold_fdse_C_D)         0.091     1.926    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.478%)  route 0.190ns (50.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.166    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.045     2.211 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.211    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X1Y77          FDSE (Hold_fdse_C_D)         0.092     1.927    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.128     1.961 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.085    clk200_rst
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X1Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.128     1.961 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.085    clk200_rst
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X1Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.128     1.961 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.085    clk200_rst
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X1Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X0Y76          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.128     1.961 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.085    clk200_rst
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X1Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y77      videooutsoc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      videooutsoc_crg_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_fb
  To Clock:  videooutsoc_crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys
  To Clock:  videooutsoc_crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    BUFG/I
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    BUFG_1/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.667       5.074      BUFGCTRL_X0Y1    BUFG_5/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.360ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.333       -0.259     BUFGCTRL_X0Y4    BUFG_6/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y22     OSERDESE2_65/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y21     OSERDESE2_66/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y16     OSERDESE2_67/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y15     OSERDESE2_68/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y10     OSERDESE2_69/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y9      OSERDESE2_70/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y4      OSERDESE2_71/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y3      OSERDESE2_72/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x
  To Clock:  videooutsoc_crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x_dqs
  To Clock:  videooutsoc_crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y5   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 1.502ns (20.100%)  route 5.970ns (79.900%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 11.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.431     7.233    storage_11_reg_0_i_80_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.105     7.338 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.494     8.832    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.272    11.272    pix_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.279    
                         clock uncertainty           -0.063    11.216    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.726    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.502ns (20.267%)  route 5.909ns (79.733%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.431     7.233    storage_11_reg_0_i_80_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.105     7.338 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.432     8.770    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.007    11.274    
                         clock uncertainty           -0.063    11.211    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.721    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.502ns (20.433%)  route 5.849ns (79.567%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 11.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.439     7.241    storage_11_reg_0_i_80_n_0
    SLICE_X12Y66         LUT3 (Prop_lut3_I0_O)        0.105     7.346 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           1.364     8.710    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.272    11.272    pix_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.279    
                         clock uncertainty           -0.063    11.216    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.726    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.502ns (20.590%)  route 5.793ns (79.410%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 11.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.414     7.217    storage_11_reg_0_i_80_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.105     7.322 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           1.333     8.654    storage_11_reg_0_i_5_n_0
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.272    11.272    pix_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.279    
                         clock uncertainty           -0.063    11.216    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.726    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.502ns (20.631%)  route 5.778ns (79.369%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.439     7.241    storage_11_reg_0_i_80_n_0
    SLICE_X12Y66         LUT3 (Prop_lut3_I0_O)        0.105     7.346 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           1.293     8.639    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.007    11.274    
                         clock uncertainty           -0.063    11.211    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.721    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 1.502ns (20.665%)  route 5.766ns (79.334%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.414     7.217    storage_11_reg_0_i_80_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.105     7.322 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           1.306     8.627    storage_11_reg_0_i_5_n_0
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.007    11.274    
                         clock uncertainty           -0.063    11.211    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.721    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.502ns (20.927%)  route 5.675ns (79.073%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 11.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.288     7.091    storage_11_reg_0_i_80_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I0_O)        0.105     7.196 r  storage_11_reg_0_i_3/O
                         net (fo=5, routed)           1.341     8.537    rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.272    11.272    pix_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.279    
                         clock uncertainty           -0.063    11.216    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    10.726    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 1.502ns (21.048%)  route 5.634ns (78.952%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.288     7.091    storage_11_reg_0_i_80_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I0_O)        0.105     7.196 r  storage_11_reg_0_i_3/O
                         net (fo=5, routed)           1.300     8.495    rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.007    11.274    
                         clock uncertainty           -0.063    11.211    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    10.721    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 1.502ns (21.101%)  route 5.616ns (78.899%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.431     7.233    storage_11_reg_0_i_80_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.105     7.338 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.139     8.477    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.273    11.273    pix_clk
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.007    11.280    
                         clock uncertainty           -0.063    11.217    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.727    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.502ns (21.110%)  route 5.613ns (78.890%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.359     1.359    pix_clk
    SLICE_X9Y51          FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.348     1.707 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.801     2.508    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X8Y53          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.764 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712     3.476    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.268     3.744 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.343     4.087    storage_11_reg_0_i_87_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.105     4.192 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.525     4.717    storage_11_reg_0_i_84_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.105     4.822 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.350     5.172    storage_11_reg_0_i_82_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.105     5.277 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.840     6.117    storage_11_reg_0_i_79_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.222 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.476     6.697    storage_11_reg_0_i_1_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.802 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.439     7.241    storage_11_reg_0_i_80_n_0
    SLICE_X12Y66         LUT3 (Prop_lut3_I0_O)        0.105     7.346 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           1.128     8.474    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.273    11.273    pix_clk
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.007    11.280    
                         clock uncertainty           -0.063    11.217    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.727    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X53Y24         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.205     0.886    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y24         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.821     0.821    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y24         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X52Y24         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.821    storage_16_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X53Y23         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.219     0.901    storage_17_reg_0_3_0_5/ADDRD1
    SLICE_X52Y23         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y23         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_17_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.554     0.554    pix_clk
    SLICE_X53Y23         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.219     0.901    storage_17_reg_0_3_0_5/ADDRD1
    SLICE_X52Y23         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.822     0.822    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y23         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.822    storage_17_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y12  storage_14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y14  storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14  storage_11_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y15  storage_11_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y12  storage_14_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y13  storage_11_reg_0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y22  OSERDESE2_65/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y21  OSERDESE2_66/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y16  OSERDESE2_67/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y15  OSERDESE2_68/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y26  storage_15_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y25  storage_15_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y25  storage_15_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y52   storage_12_reg_0_3_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y53   storage_12_reg_0_3_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y53   storage_12_reg_0_3_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain28_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 3.675ns (42.448%)  route 4.983ns (57.552%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.108     7.104 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.395     7.499    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.267     7.766 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.178     8.944    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.105     9.049 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_9/O
                         net (fo=2, routed)           1.021    10.070    videooutsoc_data_port_we[28]
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain28_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain28_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.039    11.247    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.771    data_mem_grain28_reg
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain24_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 3.675ns (42.471%)  route 4.978ns (57.529%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.108     7.104 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.700     7.803    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.267     8.070 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.089     9.159    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.105     9.264 r  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_9/O
                         net (fo=2, routed)           0.801    10.065    videooutsoc_data_port_we[24]
    RAMB18_X0Y36         RAMB18E1                                     r  data_mem_grain24_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  data_mem_grain24_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.039    11.247    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.771    data_mem_grain24_reg
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain24_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 3.675ns (42.813%)  route 4.909ns (57.187%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.108     7.104 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.700     7.803    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.267     8.070 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.089     9.159    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.105     9.264 r  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_9/O
                         net (fo=2, routed)           0.732     9.996    videooutsoc_data_port_we[24]
    RAMB18_X0Y36         RAMB18E1                                     r  data_mem_grain24_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  data_mem_grain24_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.039    11.247    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.771    data_mem_grain24_reg
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain28_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 3.675ns (42.983%)  route 4.875ns (57.017%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.108     7.104 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.395     7.499    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.267     7.766 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.178     8.944    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.105     9.049 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_9/O
                         net (fo=2, routed)           0.914     9.962    videooutsoc_data_port_we[28]
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain28_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain28_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.039    11.247    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.771    data_mem_grain28_reg
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain20_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 3.510ns (41.520%)  route 4.944ns (58.480%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.105     7.101 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.664     7.765    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.105     7.870 f  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10/O
                         net (fo=4, routed)           0.984     8.853    lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10_n_0
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.105     8.958 r  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_9/O
                         net (fo=2, routed)           0.908     9.866    videooutsoc_data_port_we[20]
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain20_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain20_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.039    11.247    
    RAMB18_X0Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.771    data_mem_grain20_reg
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain20_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 3.510ns (42.284%)  route 4.791ns (57.716%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.105     7.101 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.664     7.765    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.105     7.870 f  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10/O
                         net (fo=4, routed)           0.984     8.853    lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10_n_0
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.105     8.958 r  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_9/O
                         net (fo=2, routed)           0.755     9.714    videooutsoc_data_port_we[20]
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain20_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain20_reg/CLKARDCLK
                         clock pessimism              0.000    11.287    
                         clock uncertainty           -0.039    11.247    
    RAMB18_X0Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.771    data_mem_grain20_reg
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain25_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 3.675ns (44.670%)  route 4.552ns (55.330%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.108     7.104 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.700     7.803    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.267     8.070 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.058     9.129    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X8Y77          LUT4 (Prop_lut4_I1_O)        0.105     9.234 r  lm32_cpu/load_store_unit/data_mem_grain25_reg_i_9/O
                         net (fo=2, routed)           0.406     9.639    videooutsoc_data_port_we[25]
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain25_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.275    11.275    sys_clk
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain25_reg/CLKARDCLK
                         clock pessimism              0.000    11.275    
                         clock uncertainty           -0.039    11.235    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.759    data_mem_grain25_reg
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain25_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.675ns (44.703%)  route 4.546ns (55.297%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.108     7.104 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.700     7.803    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.267     8.070 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.058     9.129    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X8Y77          LUT4 (Prop_lut4_I1_O)        0.105     9.234 r  lm32_cpu/load_store_unit/data_mem_grain25_reg_i_9/O
                         net (fo=2, routed)           0.400     9.633    videooutsoc_data_port_we[25]
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain25_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.275    11.275    sys_clk
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain25_reg/CLKARDCLK
                         clock pessimism              0.000    11.275    
                         clock uncertainty           -0.039    11.235    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.759    data_mem_grain25_reg
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain29_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 3.675ns (44.709%)  route 4.545ns (55.291%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 11.282 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.108     7.104 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.395     7.499    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.267     7.766 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.050     8.815    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.105     8.920 r  lm32_cpu/load_store_unit/data_mem_grain29_reg_i_9/O
                         net (fo=2, routed)           0.712     9.632    videooutsoc_data_port_we[29]
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain29_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.282    11.282    sys_clk
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain29_reg/CLKARDCLK
                         clock pessimism              0.000    11.282    
                         clock uncertainty           -0.039    11.242    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.766    data_mem_grain29_reg
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain17_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 3.510ns (42.791%)  route 4.693ns (57.209%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 11.284 - 10.000 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        1.412     1.412    sys_clk
    RAMB18_X1Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     3.537 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.202     4.739    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105     4.844 r  lm32_cpu/load_store_unit/tag_mem_reg_i_26/O
                         net (fo=1, routed)           0.000     4.844    lm32_cpu/load_store_unit/tag_mem_reg_i_26_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.284 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.001     5.285    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.501 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.621     6.121    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.309     6.430 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.565     6.996    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.105     7.101 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.398     7.498    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.105     7.603 f  lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10/O
                         net (fo=4, routed)           1.141     8.744    lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10_n_0
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.105     8.849 r  lm32_cpu/load_store_unit/data_mem_grain17_reg_i_9/O
                         net (fo=2, routed)           0.766     9.615    videooutsoc_data_port_we[17]
    RAMB18_X0Y34         RAMB18E1                                     r  data_mem_grain17_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4030, routed)        1.284    11.284    sys_clk
    RAMB18_X0Y34         RAMB18E1                                     r  data_mem_grain17_reg/CLKARDCLK
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.039    11.244    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.768    data_mem_grain17_reg
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.958%)  route 0.274ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.565     0.565    sys_clk
    SLICE_X9Y41          FDRE                                         r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  videooutsoc_controllerinjector_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.274     0.980    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X10Y40         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.835     0.835    storage_5_reg_0_7_6_11/WCLK
    SLICE_X10Y40         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y40         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_5_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/wb_data_m_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.537%)  route 0.262ns (58.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.563     0.563    lm32_cpu/load_store_unit/out
    SLICE_X55Y57         FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  lm32_cpu/load_store_unit/wb_data_m_reg[12]/Q
                         net (fo=2, routed)           0.159     0.863    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/wb_data_m_reg[31][12]
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.908 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_41/O
                         net (fo=1, routed)           0.103     1.010    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/dmem_write_data[12]
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.872     0.872    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/out
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.934    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.038%)  route 0.261ns (64.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.593     0.593    sys_clk
    SLICE_X4Y44          FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[0]/Q
                         net (fo=35, routed)          0.261     0.995    storage_7_reg_0_7_0_5/ADDRD0
    SLICE_X6Y43          RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4030, routed)        0.864     0.864    storage_7_reg_0_7_0_5/WCLK
    SLICE_X6Y43          RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.609    
    SLICE_X6Y43          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.919    storage_7_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     XADC/DCLK        n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y25      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y26      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y88     IDELAYE2/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y91     IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y76     IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y86     IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y77     IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y85     IDELAYE2_13/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y62     lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y68     lm32_cpu/registers_reg_r1_0_31_24_29/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :            8  Failing Endpoints,  Worst Slack       -5.447ns,  Total Violation      -38.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.447ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        12.105ns  (logic 0.379ns (3.131%)  route 11.726ns (96.869%))
  Logic Levels:           0  
  Clock Path Skew:        6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.726    23.543    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -23.543    
  -------------------------------------------------------------------
                         slack                                 -5.447    

Slack (VIOLATED) :        -5.202ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.865ns  (logic 0.379ns (3.194%)  route 11.486ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        6.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.486    23.303    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y15         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -23.303    
  -------------------------------------------------------------------
                         slack                                 -5.202    

Slack (VIOLATED) :        -4.920ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.587ns  (logic 0.379ns (3.271%)  route 11.208ns (96.729%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.208    23.025    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y10         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -23.025    
  -------------------------------------------------------------------
                         slack                                 -4.920    

Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.411ns  (logic 0.379ns (3.321%)  route 11.032ns (96.679%))
  Logic Levels:           0  
  Clock Path Skew:        6.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.032    22.849    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.721ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.385ns  (logic 0.379ns (3.329%)  route 11.006ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        6.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.006    22.822    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y16         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -22.822    
  -------------------------------------------------------------------
                         slack                                 -4.721    

Slack (VIOLATED) :        -4.709ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.378ns  (logic 0.379ns (3.331%)  route 10.999ns (96.669%))
  Logic Levels:           0  
  Clock Path Skew:        6.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.999    22.816    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -22.816    
  -------------------------------------------------------------------
                         slack                                 -4.709    

Slack (VIOLATED) :        -4.639ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.296ns  (logic 0.379ns (3.355%)  route 10.917ns (96.645%))
  Logic Levels:           0  
  Clock Path Skew:        6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.917    22.734    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y22         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                 -4.639    

Slack (VIOLATED) :        -4.537ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.204ns  (logic 0.379ns (3.383%)  route 10.825ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.825    22.642    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -22.642    
  -------------------------------------------------------------------
                         slack                                 -4.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.141ns (2.478%)  route 5.548ns (97.522%))
  Logic Levels:           0  
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.548     6.282    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.282    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.141ns (2.476%)  route 5.553ns (97.524%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.553     6.287    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y9          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.287    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 0.141ns (2.457%)  route 5.598ns (97.543%))
  Logic Levels:           0  
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.598     6.332    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y4          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.332    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.141ns (2.454%)  route 5.606ns (97.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.606     6.339    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.339    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.820ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 0.141ns (2.435%)  route 5.650ns (97.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.650     6.383    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y21         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.383    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.141ns (2.411%)  route 5.707ns (97.589%))
  Logic Levels:           0  
  Clock Path Skew:        3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.707     6.440    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y16         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.440    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.997ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.141ns (2.359%)  route 5.835ns (97.641%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.835     6.569    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y10         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.569    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.141ns (2.326%)  route 5.922ns (97.675%))
  Logic Levels:           0  
  Clock Path Skew:        3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.922     6.656    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.656    
  -------------------------------------------------------------------
                         slack                                  2.086    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
sys_clk   | serial_rx    | FDRE           | -        |     3.205 (r) | SLOW    |    -0.926 (r) | FAST    |                           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                     |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                        |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
clk50     | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |     10.662 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |     10.661 (r) | SLOW    |      3.746 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_n | OSERDESE2 (IO) | -     |     10.660 (r) | SLOW    |      3.743 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_p | OSERDESE2 (IO) | -     |     10.659 (r) | SLOW    |      3.742 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_n | OSERDESE2 (IO) | -     |     10.675 (r) | SLOW    |      3.754 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_p | OSERDESE2 (IO) | -     |     10.674 (r) | SLOW    |      3.753 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_n | OSERDESE2 (IO) | -     |     10.669 (r) | SLOW    |      3.748 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_p | OSERDESE2 (IO) | -     |     10.668 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | ddram_a[0]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[1]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[2]       | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[3]       | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[4]       | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[5]       | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[6]       | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[7]       | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[8]       | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[9]       | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[10]      | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[11]      | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[12]      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[13]      | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cas_n      | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cke        | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_n      | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_p      | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cs_n       | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[2]      | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[3]      | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[16]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[17]     | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[18]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[19]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[20]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[21]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[22]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[23]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[24]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[25]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[26]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[27]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[28]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[29]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[30]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[31]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_odt        | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ras_n      | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_reset_n    | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_we_n       | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[2]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[3]   | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[2]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[3]   | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.234 (r) | SLOW    |      2.990 (r) | FAST    |                                              |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      8.162 (r) | SLOW    |      2.959 (r) | FAST    |                                              |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      8.768 (r) | SLOW    |      3.302 (r) | FAST    |                                              |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      8.280 (r) | SLOW    |      3.025 (r) | FAST    |                                              |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      8.658 (r) | SLOW    |      3.237 (r) | FAST    |                                              |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      8.043 (r) | SLOW    |      2.885 (r) | FAST    |                                              |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      8.529 (r) | SLOW    |      3.169 (r) | FAST    |                                              |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.924 (r) | SLOW    |      2.826 (r) | FAST    |                                              |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.388 (r) | SLOW    |      2.550 (r) | FAST    |                                              |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.757 (r) | SLOW    |      2.767 (r) | FAST    |                                              |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.452 (r) | SLOW    |      2.576 (r) | FAST    |                                              |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      8.114 (r) | SLOW    |      2.949 (r) | FAST    |                                              |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.150 (r) | SLOW    |      2.439 (r) | FAST    |                                              |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      7.995 (r) | SLOW    |      2.889 (r) | FAST    |                                              |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.269 (r) | SLOW    |      2.497 (r) | FAST    |                                              |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.876 (r) | SLOW    |      2.825 (r) | FAST    |                                              |
sys_clk   | ddram_dq[16]     | FDRE           | -     |      5.667 (r) | SLOW    |      1.600 (r) | FAST    |                                              |
sys_clk   | ddram_dq[17]     | FDRE           | -     |      6.423 (r) | SLOW    |      2.002 (r) | FAST    |                                              |
sys_clk   | ddram_dq[18]     | FDRE           | -     |      6.174 (r) | SLOW    |      1.870 (r) | FAST    |                                              |
sys_clk   | ddram_dq[19]     | FDRE           | -     |      5.691 (r) | SLOW    |      1.613 (r) | FAST    |                                              |
sys_clk   | ddram_dq[20]     | FDRE           | -     |      5.915 (r) | SLOW    |      1.719 (r) | FAST    |                                              |
sys_clk   | ddram_dq[21]     | FDRE           | -     |      5.431 (r) | SLOW    |      1.498 (r) | FAST    |                                              |
sys_clk   | ddram_dq[22]     | FDRE           | -     |      6.293 (r) | SLOW    |      1.932 (r) | FAST    |                                              |
sys_clk   | ddram_dq[23]     | FDRE           | -     |      5.786 (r) | SLOW    |      1.656 (r) | FAST    |                                              |
sys_clk   | ddram_dq[24]     | FDRE           | -     |      6.543 (r) | SLOW    |      2.089 (r) | FAST    |                                              |
sys_clk   | ddram_dq[25]     | FDRE           | -     |      6.956 (r) | SLOW    |      2.301 (r) | FAST    |                                              |
sys_clk   | ddram_dq[26]     | FDRE           | -     |      6.579 (r) | SLOW    |      2.108 (r) | FAST    |                                              |
sys_clk   | ddram_dq[27]     | FDRE           | -     |      7.075 (r) | SLOW    |      2.371 (r) | FAST    |                                              |
sys_clk   | ddram_dq[28]     | FDRE           | -     |      6.697 (r) | SLOW    |      2.171 (r) | FAST    |                                              |
sys_clk   | ddram_dq[29]     | FDRE           | -     |      6.460 (r) | SLOW    |      2.025 (r) | FAST    |                                              |
sys_clk   | ddram_dq[30]     | FDRE           | -     |      7.194 (r) | SLOW    |      2.427 (r) | FAST    |                                              |
sys_clk   | ddram_dq[31]     | FDRE           | -     |      6.341 (r) | SLOW    |      1.953 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      8.409 (r) | SLOW    |      3.047 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.638 (r) | SLOW    |      2.641 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[2]   | FDRE           | -     |      6.055 (r) | SLOW    |      1.772 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[3]   | FDRE           | -     |      6.837 (r) | SLOW    |      2.216 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      8.410 (r) | SLOW    |      3.052 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.639 (r) | SLOW    |      2.636 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[2]   | FDRE           | -     |      6.056 (r) | SLOW    |      1.777 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[3]   | FDRE           | -     |      6.838 (r) | SLOW    |      2.216 (r) | FAST    |                                              |
sys_clk   | serial_tx        | FDSE           | -     |      8.379 (r) | SLOW    |      3.184 (r) | FAST    |                                              |
sys_clk   | user_led0        | FDRE           | -     |      6.571 (r) | SLOW    |      2.201 (r) | FAST    |                                              |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50   | clk50       |         1.813 | SLOW    |               |         |               |         |               |         |
pix_clk | clk50       |         6.114 | SLOW    |               |         |               |         |               |         |
pix_clk | pix_clk     |         8.106 | SLOW    |               |         |               |         |               |         |
sys_clk | pix_clk     |         3.242 | SLOW    |               |         |               |         |               |         |
pix_clk | sys_clk     |         4.103 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.299 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.081 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.250 (r) | SLOW    |   2.224 (r) | FAST    |    0.041 |
ddram_dq[1]        |   8.252 (r) | SLOW    |   2.233 (r) | FAST    |    0.050 |
ddram_dq[2]        |   8.254 (r) | SLOW    |   2.264 (r) | FAST    |    0.081 |
ddram_dq[3]        |   8.252 (r) | SLOW    |   2.236 (r) | FAST    |    0.053 |
ddram_dq[4]        |   8.254 (r) | SLOW    |   2.253 (r) | FAST    |    0.070 |
ddram_dq[5]        |   8.252 (r) | SLOW    |   2.222 (r) | FAST    |    0.039 |
ddram_dq[6]        |   8.254 (r) | SLOW    |   2.251 (r) | FAST    |    0.068 |
ddram_dq[7]        |   8.252 (r) | SLOW    |   2.226 (r) | FAST    |    0.044 |
ddram_dq[8]        |   8.241 (r) | SLOW    |   2.222 (r) | FAST    |    0.040 |
ddram_dq[9]        |   8.247 (r) | SLOW    |   2.246 (r) | FAST    |    0.063 |
ddram_dq[10]       |   8.238 (r) | SLOW    |   2.215 (r) | FAST    |    0.032 |
ddram_dq[11]       |   8.247 (r) | SLOW    |   2.240 (r) | FAST    |    0.057 |
ddram_dq[12]       |   8.240 (r) | SLOW    |   2.235 (r) | FAST    |    0.053 |
ddram_dq[13]       |   8.247 (r) | SLOW    |   2.243 (r) | FAST    |    0.060 |
ddram_dq[14]       |   8.240 (r) | SLOW    |   2.231 (r) | FAST    |    0.048 |
ddram_dq[15]       |   8.247 (r) | SLOW    |   2.242 (r) | FAST    |    0.059 |
ddram_dq[16]       |   8.254 (r) | SLOW    |   2.194 (r) | FAST    |    0.016 |
ddram_dq[17]       |   8.250 (r) | SLOW    |   2.194 (r) | FAST    |    0.012 |
ddram_dq[18]       |   8.252 (r) | SLOW    |   2.192 (r) | FAST    |    0.014 |
ddram_dq[19]       |   8.254 (r) | SLOW    |   2.213 (r) | FAST    |    0.030 |
ddram_dq[20]       |   8.252 (r) | SLOW    |   2.183 (r) | FAST    |    0.014 |
ddram_dq[21]       |   8.254 (r) | SLOW    |   2.217 (r) | FAST    |    0.034 |
ddram_dq[22]       |   8.252 (r) | SLOW    |   2.191 (r) | FAST    |    0.014 |
ddram_dq[23]       |   8.254 (r) | SLOW    |   2.188 (r) | FAST    |    0.016 |
ddram_dq[24]       |   8.247 (r) | SLOW    |   2.221 (r) | FAST    |    0.038 |
ddram_dq[25]       |   8.240 (r) | SLOW    |   2.206 (r) | FAST    |    0.023 |
ddram_dq[26]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[27]       |   8.240 (r) | SLOW    |   2.214 (r) | FAST    |    0.031 |
ddram_dq[28]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[29]       |   8.247 (r) | SLOW    |   2.201 (r) | FAST    |    0.018 |
ddram_dq[30]       |   8.238 (r) | SLOW    |   2.205 (r) | FAST    |    0.023 |
ddram_dq[31]       |   8.247 (r) | SLOW    |   2.192 (r) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.254 (r) | SLOW    |   2.183 (r) | FAST    |    0.081 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 3.337 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.234 (r) | SLOW    |   2.990 (r) | FAST    |    2.804 |
ddram_dq[1]        |   8.162 (r) | SLOW    |   2.959 (r) | FAST    |    2.731 |
ddram_dq[2]        |   8.768 (r) | SLOW    |   3.302 (r) | FAST    |    3.337 |
ddram_dq[3]        |   8.280 (r) | SLOW    |   3.025 (r) | FAST    |    2.850 |
ddram_dq[4]        |   8.658 (r) | SLOW    |   3.237 (r) | FAST    |    3.227 |
ddram_dq[5]        |   8.043 (r) | SLOW    |   2.885 (r) | FAST    |    2.612 |
ddram_dq[6]        |   8.529 (r) | SLOW    |   3.169 (r) | FAST    |    3.098 |
ddram_dq[7]        |   7.924 (r) | SLOW    |   2.826 (r) | FAST    |    2.493 |
ddram_dq[8]        |   7.388 (r) | SLOW    |   2.550 (r) | FAST    |    1.957 |
ddram_dq[9]        |   7.757 (r) | SLOW    |   2.767 (r) | FAST    |    2.327 |
ddram_dq[10]       |   7.452 (r) | SLOW    |   2.576 (r) | FAST    |    2.022 |
ddram_dq[11]       |   8.114 (r) | SLOW    |   2.949 (r) | FAST    |    2.683 |
ddram_dq[12]       |   7.150 (r) | SLOW    |   2.439 (r) | FAST    |    1.719 |
ddram_dq[13]       |   7.995 (r) | SLOW    |   2.889 (r) | FAST    |    2.564 |
ddram_dq[14]       |   7.269 (r) | SLOW    |   2.497 (r) | FAST    |    1.838 |
ddram_dq[15]       |   7.876 (r) | SLOW    |   2.825 (r) | FAST    |    2.446 |
ddram_dq[16]       |   5.667 (r) | SLOW    |   1.600 (r) | FAST    |    0.237 |
ddram_dq[17]       |   6.423 (r) | SLOW    |   2.002 (r) | FAST    |    0.992 |
ddram_dq[18]       |   6.174 (r) | SLOW    |   1.870 (r) | FAST    |    0.744 |
ddram_dq[19]       |   5.691 (r) | SLOW    |   1.613 (r) | FAST    |    0.261 |
ddram_dq[20]       |   5.915 (r) | SLOW    |   1.719 (r) | FAST    |    0.485 |
ddram_dq[21]       |   5.431 (r) | SLOW    |   1.498 (r) | FAST    |    0.000 |
ddram_dq[22]       |   6.293 (r) | SLOW    |   1.932 (r) | FAST    |    0.863 |
ddram_dq[23]       |   5.786 (r) | SLOW    |   1.656 (r) | FAST    |    0.355 |
ddram_dq[24]       |   6.543 (r) | SLOW    |   2.089 (r) | FAST    |    1.112 |
ddram_dq[25]       |   6.956 (r) | SLOW    |   2.301 (r) | FAST    |    1.526 |
ddram_dq[26]       |   6.579 (r) | SLOW    |   2.108 (r) | FAST    |    1.148 |
ddram_dq[27]       |   7.075 (r) | SLOW    |   2.371 (r) | FAST    |    1.645 |
ddram_dq[28]       |   6.697 (r) | SLOW    |   2.171 (r) | FAST    |    1.267 |
ddram_dq[29]       |   6.460 (r) | SLOW    |   2.025 (r) | FAST    |    1.029 |
ddram_dq[30]       |   7.194 (r) | SLOW    |   2.427 (r) | FAST    |    1.763 |
ddram_dq[31]       |   6.341 (r) | SLOW    |   1.953 (r) | FAST    |    0.910 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.768 (r) | SLOW    |   1.498 (r) | FAST    |    3.337 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.876 (r) | SLOW    |   2.816 (r) | FAST    |    0.034 |
ddram_dqs_n[1]     |   8.868 (r) | SLOW    |   2.807 (r) | FAST    |    0.025 |
ddram_dqs_n[2]     |   8.876 (r) | SLOW    |   2.782 (r) | FAST    |    0.011 |
ddram_dqs_n[3]     |   8.865 (r) | SLOW    |   2.810 (r) | FAST    |    0.028 |
ddram_dqs_p[0]     |   8.877 (r) | SLOW    |   2.821 (r) | FAST    |    0.039 |
ddram_dqs_p[1]     |   8.869 (r) | SLOW    |   2.802 (r) | FAST    |    0.020 |
ddram_dqs_p[2]     |   8.877 (r) | SLOW    |   2.787 (r) | FAST    |    0.012 |
ddram_dqs_p[3]     |   8.866 (r) | SLOW    |   2.810 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.877 (r) | SLOW    |   2.782 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.355 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.409 (r) | SLOW    |   3.047 (r) | FAST    |    2.354 |
ddram_dqs_n[1]     |   7.638 (r) | SLOW    |   2.641 (r) | FAST    |    1.583 |
ddram_dqs_n[2]     |   6.055 (r) | SLOW    |   1.772 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   6.837 (r) | SLOW    |   2.216 (r) | FAST    |    0.782 |
ddram_dqs_p[0]     |   8.410 (r) | SLOW    |   3.052 (r) | FAST    |    2.355 |
ddram_dqs_p[1]     |   7.639 (r) | SLOW    |   2.636 (r) | FAST    |    1.584 |
ddram_dqs_p[2]     |   6.056 (r) | SLOW    |   1.777 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   6.838 (r) | SLOW    |   2.216 (r) | FAST    |    0.783 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.410 (r) | SLOW    |   1.772 (r) | FAST    |    2.355 |
-------------------+-------------+---------+-------------+---------+----------+




