Computer Architecture Lab Final:
Disassembler for the entire RISC-V Instruction Set.
Stage 1:
Disassembling the following instructions:

1. add
2. sub
3. and
4. or
5. xor
6. sll
7. srl
8. sra
