{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557287853971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557287853986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 10:57:33 2019 " "Processing started: Wed May 08 10:57:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557287853986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287853986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287853986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557287854486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557287854486 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Users/sweetlai/Desktop/Snake/Snake.v " "Can't analyze file -- file ../../Users/sweetlai/Desktop/Snake/Snake.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(46) " "Verilog HDL information at Snake.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(85) " "Verilog HDL information at Snake.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(93) " "Verilog HDL information at Snake.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(147) " "Verilog HDL information at Snake.v(147): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 147 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(152) " "Verilog HDL information at Snake.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(154) " "Verilog HDL information at Snake.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update UPDATE Snake.v(30) " "Verilog HDL Declaration information at Snake.v(30): object \"update\" differs only in case from object \"UPDATE\" in the same scope" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(313) " "Verilog HDL information at Snake.v(313): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 313 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake.v(328) " "Verilog HDL information at Snake.v(328): always construct contains both blocking and non-blocking assignments" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557287865768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 7 7 " "Found 7 design units, including 7 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake " "Found entity 1: Snake" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557287865783 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_reduce " "Found entity 2: clk_reduce" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557287865783 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_gen " "Found entity 3: VGA_gen" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557287865783 ""} { "Info" "ISGN_ENTITY_NAME" "4 appleLocation " "Found entity 4: appleLocation" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557287865783 ""} { "Info" "ISGN_ENTITY_NAME" "5 randomGrid " "Found entity 5: randomGrid" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557287865783 ""} { "Info" "ISGN_ENTITY_NAME" "6 kbInput " "Found entity 6: kbInput" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557287865783 ""} { "Info" "ISGN_ENTITY_NAME" "7 updateClk " "Found entity 7: updateClk" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557287865783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287865783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ECE 2220 Project/Snake.v " "Can't analyze file -- file ../ECE 2220 Project/Snake.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557287865783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snake " "Elaborating entity \"Snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557287865830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxSize Snake.v(31) " "Verilog HDL or VHDL warning at Snake.v(31): object \"maxSize\" assigned a value but never read" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Snake.v(106) " "Verilog HDL assignment warning at Snake.v(106): truncated value with size 32 to match size of target (9)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(107) " "Verilog HDL assignment warning at Snake.v(107): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Snake.v(108) " "Verilog HDL assignment warning at Snake.v(108): truncated value with size 32 to match size of target (9)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(109) " "Verilog HDL assignment warning at Snake.v(109): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Snake.v(105) " "Verilog HDL Case Statement information at Snake.v(105): all case item expressions in this case statement are onehot" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Snake.v(148) " "Verilog HDL assignment warning at Snake.v(148): truncated value with size 32 to match size of target (7)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snakeX\[0\]\[0\] 0 Snake.v(24) " "Net \"snakeX\[0\]\[0\]\" at Snake.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snakeY\[0\]\[0\] 0 Snake.v(25) " "Net \"snakeY\[0\]\[0\]\" at Snake.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 "|Snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_reduce clk_reduce:reduce1 " "Elaborating entity \"clk_reduce\" for hierarchy \"clk_reduce:reduce1\"" {  } { { "Snake.v" "reduce1" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557287865861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_gen VGA_gen:gen1 " "Elaborating entity \"VGA_gen\" for hierarchy \"VGA_gen:gen1\"" {  } { { "Snake.v" "gen1" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(213) " "Verilog HDL assignment warning at Snake.v(213): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|VGA_gen:gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(224) " "Verilog HDL assignment warning at Snake.v(224): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|VGA_gen:gen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomGrid randomGrid:rand1 " "Elaborating entity \"randomGrid\" for hierarchy \"randomGrid:rand1\"" {  } { { "Snake.v" "rand1" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Snake.v(277) " "Verilog HDL assignment warning at Snake.v(277): truncated value with size 32 to match size of target (6)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Snake.v(279) " "Verilog HDL assignment warning at Snake.v(279): truncated value with size 32 to match size of target (6)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Snake.v(287) " "Verilog HDL assignment warning at Snake.v(287): truncated value with size 32 to match size of target (10)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Snake.v(297) " "Verilog HDL assignment warning at Snake.v(297): truncated value with size 32 to match size of target (9)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|randomGrid:rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbInput kbInput:kbIn " "Elaborating entity \"kbInput\" for hierarchy \"kbInput:kbIn\"" {  } { { "Snake.v" "kbIn" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recordNext Snake.v(310) " "Verilog HDL or VHDL warning at Snake.v(310): object \"recordNext\" assigned a value but never read" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Snake.v(339) " "Verilog HDL Always Construct warning at Snake.v(339): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direction Snake.v(340) " "Verilog HDL Always Construct warning at Snake.v(340): variable \"direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction Snake.v(328) " "Verilog HDL Always Construct warning at Snake.v(328): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset Snake.v(328) " "Verilog HDL Always Construct warning at Snake.v(328): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset Snake.v(328) " "Inferred latch for \"reset\" at Snake.v(328)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[0\] Snake.v(332) " "Inferred latch for \"direction\[0\]\" at Snake.v(332)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[1\] Snake.v(332) " "Inferred latch for \"direction\[1\]\" at Snake.v(332)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[2\] Snake.v(332) " "Inferred latch for \"direction\[2\]\" at Snake.v(332)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[3\] Snake.v(332) " "Inferred latch for \"direction\[3\]\" at Snake.v(332)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[4\] Snake.v(332) " "Inferred latch for \"direction\[4\]\" at Snake.v(332)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|kbInput:kbIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateClk updateClk:UPDATE " "Elaborating entity \"updateClk\" for hierarchy \"updateClk:UPDATE\"" {  } { { "Snake.v" "UPDATE" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Snake.v(353) " "Verilog HDL assignment warning at Snake.v(353): truncated value with size 32 to match size of target (22)" {  } { { "Snake.v" "" { Text "D:/Study/verilog source code/Snake/Snake/Snake.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557287865877 "|Snake|updateClk:UPDATE"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557287876205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557287880736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/verilog source code/Snake/Snake/Snake.map.smsg " "Generated suppressed messages file D:/Study/verilog source code/Snake/Snake/Snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287880924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557287881377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557287881377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10410 " "Implemented 10410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557287881799 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557287881799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10378 " "Implemented 10378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557287881799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557287881799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557287881815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 10:58:01 2019 " "Processing ended: Wed May 08 10:58:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557287881815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557287881815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557287881815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557287881815 ""}
