# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tpu_transmit.srcs/sources_1/new/rs_encoder/sim/rs_encoder.vhd" \

# Do not sort compile order
nosort
