Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Oct 24 00:35:14 2015
| Host         : Mickey running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SCOPE_TOP_timing_summary_routed.rpt -rpx SCOPE_TOP_timing_summary_routed.rpx
| Design       : SCOPE_TOP
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK_SUBSAMPLE_ID_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLK_SUBSAMPLE_ID_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLK_SUBSAMPLE_ID_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM2/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM2/state_reg[1]/C (HIGH)

 There are 2560 register/latch pins with no clock driven by root clock pin: GEN_CLK_SUBSAMPLE/CLK_DIVIDED_reg/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: GEN_CLK_SUBSAMPLE1/CLK_DIVIDED_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GEN_CLK_SYNTH_SQUARE/CLK_DIVIDED_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VOLT_FACTOR_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d1_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d1_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d1_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d2_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d2_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d2_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d2_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d3_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d3_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d3_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d3_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d4_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d4_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d4_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d4_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d5_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d5_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d5_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d5_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d7_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d7_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d7_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d7_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d8_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d8_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d8_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d8_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d9_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d9_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d9_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1d9_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d1_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d1_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d1_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d1_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d2_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d2_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d2_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d2_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d3_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d3_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d3_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d3_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d4_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d4_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d4_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d4_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d6_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d6_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d6_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1d6_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -67.581    -2563.715                     80                  539        0.195        0.000                      0                  539        3.000        0.000                       0                   472  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin               -67.581    -2527.774                     75                  439        0.195        0.000                      0                  439        3.000        0.000                       0                   421  
  clk_out1_clk_wiz_0       -5.048      -24.670                      5                  100        0.254        0.000                      0                  100        4.130        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -7.302      -35.941                      5                    5        0.333        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           75  Failing Endpoints,  Worst Slack      -67.581ns,  Total Violation    -2527.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -67.581ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d3_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        77.459ns  (logic 48.659ns (62.819%)  route 28.800ns (37.181%))
  Logic Levels:           333  (CARRY4=291 LUT1=3 LUT2=24 LUT3=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.488     4.921    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.212     5.133 r  v1d2[0]_i_1550/O
                         net (fo=1, routed)           0.000     5.133    v1d2[0]_i_1550_n_0
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.545 r  v1d2_reg[0]_i_1478/CO[3]
                         net (fo=1, routed)           0.000     5.545    v1d2_reg[0]_i_1478_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  v1d2_reg[0]_i_1473/CO[3]
                         net (fo=1, routed)           0.000     5.634    v1d2_reg[0]_i_1473_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  v1d2_reg[0]_i_1468/CO[3]
                         net (fo=1, routed)           0.000     5.723    v1d2_reg[0]_i_1468_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  v1d2_reg[0]_i_1463/CO[3]
                         net (fo=1, routed)           0.000     5.812    v1d2_reg[0]_i_1463_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.901 r  v1d2_reg[0]_i_1458/CO[3]
                         net (fo=1, routed)           0.000     5.901    v1d2_reg[0]_i_1458_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.990 r  v1d2_reg[0]_i_1455/CO[3]
                         net (fo=1, routed)           0.000     5.990    v1d2_reg[0]_i_1455_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.177 r  v1d2_reg[0]_i_1454/CO[0]
                         net (fo=35, routed)          0.708     6.884    v1d2_reg[0]_i_1454_n_3
    SLICE_X14Y2          LUT2 (Prop_lut2_I0_O)        0.279     7.163 r  v1d2[0]_i_1494/O
                         net (fo=1, routed)           0.000     7.163    v1d2[0]_i_1494_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.565 r  v1d2_reg[0]_i_1390/CO[3]
                         net (fo=1, routed)           0.000     7.565    v1d2_reg[0]_i_1390_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.657 r  v1d2_reg[0]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     7.657    v1d2_reg[0]_i_1385_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.749 r  v1d2_reg[0]_i_1380/CO[3]
                         net (fo=1, routed)           0.000     7.749    v1d2_reg[0]_i_1380_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.841 r  v1d2_reg[0]_i_1375/CO[3]
                         net (fo=1, routed)           0.000     7.841    v1d2_reg[0]_i_1375_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.933 r  v1d2_reg[0]_i_1370/CO[3]
                         net (fo=1, routed)           0.000     7.933    v1d2_reg[0]_i_1370_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.025 r  v1d2_reg[0]_i_1365/CO[3]
                         net (fo=1, routed)           0.000     8.025    v1d2_reg[0]_i_1365_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.117 r  v1d2_reg[0]_i_1360/CO[3]
                         net (fo=1, routed)           0.000     8.117    v1d2_reg[0]_i_1360_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.209 r  v1d2_reg[0]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     8.209    v1d2_reg[0]_i_1357_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.328 r  v1d2_reg[0]_i_1356/CO[1]
                         net (fo=35, routed)          0.767     9.095    v1d2_reg[0]_i_1356_n_2
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.251     9.346 r  v1d2[0]_i_1393/O
                         net (fo=1, routed)           0.000     9.346    v1d2[0]_i_1393_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.748 r  v1d2_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.000     9.748    v1d2_reg[0]_i_1299_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.840 r  v1d2_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     9.840    v1d2_reg[0]_i_1294_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.932 r  v1d2_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     9.932    v1d2_reg[0]_i_1289_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.024 r  v1d2_reg[0]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    10.024    v1d2_reg[0]_i_1284_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  v1d2_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    10.116    v1d2_reg[0]_i_1279_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.208 r  v1d2_reg[0]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    10.208    v1d2_reg[0]_i_1274_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.300 r  v1d2_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    10.300    v1d2_reg[0]_i_1271_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.419 r  v1d2_reg[0]_i_1270/CO[1]
                         net (fo=35, routed)          0.653    11.072    v1d2_reg[0]_i_1270_n_2
    SLICE_X13Y3          LUT2 (Prop_lut2_I0_O)        0.251    11.323 r  v1d2[0]_i_1312/O
                         net (fo=1, routed)           0.000    11.323    v1d2[0]_i_1312_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.735 r  v1d2_reg[0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    11.735    v1d2_reg[0]_i_1212_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.824 r  v1d2_reg[0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    11.824    v1d2_reg[0]_i_1207_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.913 r  v1d2_reg[0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    11.913    v1d2_reg[0]_i_1202_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.002 r  v1d2_reg[0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    12.002    v1d2_reg[0]_i_1197_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.091 r  v1d2_reg[0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.091    v1d2_reg[0]_i_1192_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.180 r  v1d2_reg[0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    12.180    v1d2_reg[0]_i_1187_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.269 r  v1d2_reg[0]_i_1182/CO[3]
                         net (fo=1, routed)           0.000    12.269    v1d2_reg[0]_i_1182_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.358 r  v1d2_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    12.358    v1d2_reg[0]_i_1179_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.478 r  v1d2_reg[0]_i_1178/CO[1]
                         net (fo=35, routed)          0.746    13.225    v1d2_reg[0]_i_1178_n_2
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.249    13.474 r  v1d2[0]_i_1219/O
                         net (fo=1, routed)           0.000    13.474    v1d2[0]_i_1219_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.886 r  v1d2_reg[0]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    13.886    v1d2_reg[0]_i_1100_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.975 r  v1d2_reg[0]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    13.975    v1d2_reg[0]_i_1095_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.064 r  v1d2_reg[0]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    14.064    v1d2_reg[0]_i_1090_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.153 r  v1d2_reg[0]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    14.153    v1d2_reg[0]_i_1085_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.242 r  v1d2_reg[0]_i_1080/CO[3]
                         net (fo=1, routed)           0.000    14.242    v1d2_reg[0]_i_1080_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.331 r  v1d2_reg[0]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    14.331    v1d2_reg[0]_i_1075_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.420 r  v1d2_reg[0]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    14.420    v1d2_reg[0]_i_1070_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.509 r  v1d2_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    14.509    v1d2_reg[0]_i_1067_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.629 r  v1d2_reg[0]_i_1066/CO[1]
                         net (fo=35, routed)          0.581    15.209    v1d2_reg[0]_i_1066_n_2
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.249    15.458 r  v1d2[0]_i_1107/O
                         net (fo=1, routed)           0.000    15.458    v1d2[0]_i_1107_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.870 r  v1d2_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    15.870    v1d2_reg[0]_i_967_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.959 r  v1d2_reg[0]_i_962/CO[3]
                         net (fo=1, routed)           0.000    15.959    v1d2_reg[0]_i_962_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.048 r  v1d2_reg[0]_i_957/CO[3]
                         net (fo=1, routed)           0.000    16.048    v1d2_reg[0]_i_957_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.137 r  v1d2_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000    16.137    v1d2_reg[0]_i_952_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.226 r  v1d2_reg[0]_i_947/CO[3]
                         net (fo=1, routed)           0.000    16.226    v1d2_reg[0]_i_947_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.315 r  v1d2_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    16.315    v1d2_reg[0]_i_942_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.404 r  v1d2_reg[0]_i_937/CO[3]
                         net (fo=1, routed)           0.000    16.404    v1d2_reg[0]_i_937_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.493 r  v1d2_reg[0]_i_934/CO[3]
                         net (fo=1, routed)           0.000    16.493    v1d2_reg[0]_i_934_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.614 r  v1d2_reg[0]_i_933/CO[1]
                         net (fo=35, routed)          0.859    17.473    v1d2_reg[0]_i_933_n_2
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.249    17.722 r  v1d2[0]_i_970/O
                         net (fo=1, routed)           0.000    17.722    v1d2[0]_i_970_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.124 r  v1d2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    18.124    v1d2_reg[0]_i_835_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.216 r  v1d2_reg[0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    18.216    v1d2_reg[0]_i_830_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.308 r  v1d2_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.308    v1d2_reg[0]_i_825_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.400 r  v1d2_reg[0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    18.400    v1d2_reg[0]_i_820_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.492 r  v1d2_reg[0]_i_815/CO[3]
                         net (fo=1, routed)           0.000    18.492    v1d2_reg[0]_i_815_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.584 r  v1d2_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    18.584    v1d2_reg[0]_i_810_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.676 r  v1d2_reg[0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    18.676    v1d2_reg[0]_i_807_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    18.795 r  v1d2_reg[0]_i_806/CO[1]
                         net (fo=35, routed)          0.765    19.559    v1d2_reg[0]_i_806_n_2
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.251    19.810 r  v1d2[0]_i_848/O
                         net (fo=1, routed)           0.000    19.810    v1d2[0]_i_848_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.222 r  v1d2_reg[0]_i_705/CO[3]
                         net (fo=1, routed)           0.000    20.222    v1d2_reg[0]_i_705_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.311 r  v1d2_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    20.311    v1d2_reg[0]_i_700_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.400 r  v1d2_reg[0]_i_695/CO[3]
                         net (fo=1, routed)           0.000    20.400    v1d2_reg[0]_i_695_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.489 r  v1d2_reg[0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    20.489    v1d2_reg[0]_i_690_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.578 r  v1d2_reg[0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    20.578    v1d2_reg[0]_i_685_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.667 r  v1d2_reg[0]_i_680/CO[3]
                         net (fo=1, routed)           0.000    20.667    v1d2_reg[0]_i_680_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.756 r  v1d2_reg[0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.756    v1d2_reg[0]_i_675_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.845 r  v1d2_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    20.845    v1d2_reg[0]_i_672_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.965 r  v1d2_reg[0]_i_671/CO[1]
                         net (fo=35, routed)          0.761    21.726    v1d2_reg[0]_i_671_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.249    21.975 r  v1d2[0]_i_712/O
                         net (fo=1, routed)           0.000    21.975    v1d2[0]_i_712_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.377 r  v1d2_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    22.377    v1d2_reg[0]_i_564_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.469 r  v1d2_reg[0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    22.469    v1d2_reg[0]_i_559_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.561 r  v1d2_reg[0]_i_554/CO[3]
                         net (fo=1, routed)           0.000    22.561    v1d2_reg[0]_i_554_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.653 r  v1d2_reg[0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    22.653    v1d2_reg[0]_i_549_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.745 r  v1d2_reg[0]_i_544/CO[3]
                         net (fo=1, routed)           0.000    22.745    v1d2_reg[0]_i_544_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.837 r  v1d2_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.837    v1d2_reg[0]_i_539_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.929 r  v1d2_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    22.929    v1d2_reg[0]_i_534_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.021 r  v1d2_reg[0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    23.021    v1d2_reg[0]_i_531_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    23.140 r  v1d2_reg[0]_i_530/CO[1]
                         net (fo=35, routed)          0.734    23.874    v1d2_reg[0]_i_530_n_2
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.251    24.125 r  v1d2[0]_i_670/O
                         net (fo=1, routed)           0.000    24.125    v1d2[0]_i_670_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.537 r  v1d2_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    24.537    v1d2_reg[0]_i_525_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.626 r  v1d2_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    24.626    v1d2_reg[0]_i_424_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.715 r  v1d2_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    24.715    v1d2_reg[0]_i_419_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.804 r  v1d2_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    24.804    v1d2_reg[0]_i_414_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.893 r  v1d2_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    24.893    v1d2_reg[0]_i_409_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.982 r  v1d2_reg[0]_i_404/CO[3]
                         net (fo=1, routed)           0.000    24.982    v1d2_reg[0]_i_404_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.071 r  v1d2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    25.071    v1d2_reg[0]_i_399_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.160 r  v1d2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    25.160    v1d2_reg[0]_i_396_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.280 r  v1d2_reg[0]_i_395/CO[1]
                         net (fo=35, routed)          0.602    25.882    v1d2_reg[0]_i_395_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I0_O)        0.249    26.131 r  v1d2[0]_i_667/O
                         net (fo=1, routed)           0.000    26.131    v1d2[0]_i_667_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.543 r  v1d2_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    26.543    v1d2_reg[0]_i_520_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.632 r  v1d2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    26.632    v1d2_reg[0]_i_390_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.721 r  v1d2_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    26.721    v1d2_reg[0]_i_304_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.810 r  v1d2_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    26.810    v1d2_reg[0]_i_299_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.899 r  v1d2_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    26.899    v1d2_reg[0]_i_294_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.988 r  v1d2_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000    26.988    v1d2_reg[0]_i_289_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.077 r  v1d2_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.077    v1d2_reg[0]_i_284_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.166 r  v1d2_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.166    v1d2_reg[0]_i_281_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    27.286 r  v1d2_reg[0]_i_280/CO[1]
                         net (fo=35, routed)          0.641    27.927    v1d2_reg[0]_i_280_n_2
    SLICE_X6Y13          LUT2 (Prop_lut2_I0_O)        0.249    28.176 r  v1d2[0]_i_664/O
                         net (fo=1, routed)           0.000    28.176    v1d2[0]_i_664_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    28.578 r  v1d2_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    28.578    v1d2_reg[0]_i_515_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.670 r  v1d2_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    28.670    v1d2_reg[0]_i_385_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.762 r  v1d2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    28.762    v1d2_reg[0]_i_275_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.854 r  v1d2_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    28.854    v1d2_reg[0]_i_204_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.946 r  v1d2_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    28.946    v1d2_reg[0]_i_199_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.038 r  v1d2_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    29.038    v1d2_reg[0]_i_194_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.130 r  v1d2_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    29.130    v1d2_reg[0]_i_189_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.222 r  v1d2_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    29.222    v1d2_reg[0]_i_186_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    29.341 r  v1d2_reg[0]_i_185/CO[1]
                         net (fo=35, routed)          0.671    30.013    v1d2_reg[0]_i_185_n_2
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.251    30.264 r  v1d2[0]_i_518/O
                         net (fo=1, routed)           0.000    30.264    v1d2[0]_i_518_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.666 r  v1d2_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    30.666    v1d2_reg[0]_i_380_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.758 r  v1d2_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.007    30.765    v1d2_reg[0]_i_270_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.857 r  v1d2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    30.857    v1d2_reg[0]_i_180_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.949 r  v1d2_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    30.949    v1d2_reg[0]_i_124_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.041 r  v1d2_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.041    v1d2_reg[0]_i_119_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.133 r  v1d2_reg[0]_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.133    v1d2_reg[0]_i_114_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.225 r  v1d2_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    31.225    v1d2_reg[0]_i_111_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.344 r  v1d2_reg[0]_i_110/CO[1]
                         net (fo=35, routed)          0.405    31.749    v1d2_reg[0]_i_110_n_2
    SLICE_X6Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    32.347 r  v1d2_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.000    32.347    v1d2_reg[0]_i_505_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.439 r  v1d2_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.439    v1d2_reg[0]_i_375_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.531 r  v1d2_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    32.531    v1d2_reg[0]_i_265_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.623 r  v1d2_reg[0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    32.623    v1d2_reg[0]_i_175_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.715 r  v1d2_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    32.715    v1d2_reg[0]_i_105_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.807 r  v1d2_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    32.807    v1d2_reg[0]_i_64_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.899 r  v1d2_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.899    v1d2_reg[0]_i_59_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.991 r  v1d2_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.991    v1d2_reg[0]_i_56_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.110 r  v1d2_reg[0]_i_55/CO[1]
                         net (fo=35, routed)          0.747    33.857    v1d2_reg[0]_i_55_n_2
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.251    34.108 r  v1d2[0]_i_654/O
                         net (fo=1, routed)           0.000    34.108    v1d2[0]_i_654_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.520 r  v1d2_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    34.520    v1d2_reg[0]_i_500_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.609 r  v1d2_reg[0]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.609    v1d2_reg[0]_i_370_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.698 r  v1d2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    34.698    v1d2_reg[0]_i_260_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.787 r  v1d2_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.787    v1d2_reg[0]_i_170_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.876 r  v1d2_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.876    v1d2_reg[0]_i_100_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.965 r  v1d2_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.965    v1d2_reg[0]_i_50_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.054 r  v1d2_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.054    v1d2_reg[0]_i_24_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.143 r  v1d2_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.143    v1d2_reg[0]_i_21_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.263 r  v1d2_reg[0]_i_20/CO[1]
                         net (fo=35, routed)          0.798    36.060    v1d2_reg[0]_i_20_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.249    36.309 r  v1d2[0]_i_651/O
                         net (fo=1, routed)           0.000    36.309    v1d2[0]_i_651_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.711 r  v1d2_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    36.711    v1d2_reg[0]_i_495_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.803 r  v1d2_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    36.803    v1d2_reg[0]_i_365_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.895 r  v1d2_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.895    v1d2_reg[0]_i_255_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.987 r  v1d2_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    36.987    v1d2_reg[0]_i_165_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.079 r  v1d2_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    37.079    v1d2_reg[0]_i_95_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.171 r  v1d2_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    37.171    v1d2_reg[0]_i_45_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.263 r  v1d2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.263    v1d2_reg[0]_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.355 r  v1d2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.355    v1d2_reg[0]_i_6_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.474 r  v1d2_reg[0]_i_5/CO[1]
                         net (fo=35, routed)          0.604    38.078    v1d2_reg[0]_i_5_n_2
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.251    38.329 r  v1d2[0]_i_647/O
                         net (fo=1, routed)           0.000    38.329    v1d2[0]_i_647_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.731 r  v1d2_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    38.731    v1d2_reg[0]_i_494_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.823 r  v1d2_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.823    v1d2_reg[0]_i_364_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.915 r  v1d2_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    38.915    v1d2_reg[0]_i_254_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.007 r  v1d2_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    39.007    v1d2_reg[0]_i_164_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.099 r  v1d2_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.099    v1d2_reg[0]_i_94_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.191 r  v1d2_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    v1d2_reg[0]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.283 r  v1d2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.283    v1d2_reg[0]_i_14_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.375 r  v1d2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.375    v1d2_reg[0]_i_4_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    39.494 r  v1d2_reg[0]_i_2/CO[1]
                         net (fo=52, routed)          0.914    40.409    v1d2_reg[0]_i_2_n_2
    SLICE_X10Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    41.007 r  v1d2_reg[3]_i_441/CO[3]
                         net (fo=1, routed)           0.000    41.007    v1d2_reg[3]_i_441_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.099 r  v1d2_reg[3]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.099    v1d2_reg[3]_i_403_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.191 r  v1d2_reg[3]_i_359/CO[3]
                         net (fo=1, routed)           0.000    41.191    v1d2_reg[3]_i_359_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.283 r  v1d1_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    41.283    v1d1_reg[3]_i_129_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.375 r  v1d1_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.007    41.382    v1d1_reg[3]_i_103_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.474 r  v1d1_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    41.474    v1d1_reg[3]_i_73_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.566 r  v1d1_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.566    v1d1_reg[3]_i_43_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.658 r  v1d1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.658    v1d1_reg[3]_i_19_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    41.777 r  v1d1_reg[3]_i_13/CO[1]
                         net (fo=57, routed)          0.666    42.443    v1d1_reg[3]_i_13_n_2
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.251    42.694 r  v1d2[3]_i_464/O
                         net (fo=1, routed)           0.000    42.694    v1d2[3]_i_464_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.106 r  v1d2_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.007    43.114    v1d2_reg[3]_i_436_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.203 r  v1d2_reg[3]_i_398/CO[3]
                         net (fo=1, routed)           0.000    43.203    v1d2_reg[3]_i_398_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.292 r  v1d2_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    43.292    v1d2_reg[3]_i_354_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.381 r  v1d2_reg[3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.381    v1d2_reg[3]_i_309_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.470 r  v1d1_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    43.470    v1d1_reg[3]_i_102_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.559 r  v1d1_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.559    v1d1_reg[3]_i_72_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.648 r  v1d1_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.648    v1d1_reg[3]_i_42_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.737 r  v1d1_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.737    v1d1_reg[3]_i_18_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.857 r  v1d1_reg[3]_i_9/CO[1]
                         net (fo=53, routed)          0.478    44.334    v1d1_reg[3]_i_9_n_2
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.249    44.583 r  v1d2[3]_i_455/O
                         net (fo=1, routed)           0.000    44.583    v1d2[3]_i_455_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.995 r  v1d2_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000    44.995    v1d2_reg[3]_i_417_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.084 r  v1d2_reg[3]_i_393/CO[3]
                         net (fo=1, routed)           0.000    45.084    v1d2_reg[3]_i_393_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.173 r  v1d2_reg[3]_i_349/CO[3]
                         net (fo=1, routed)           0.000    45.173    v1d2_reg[3]_i_349_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.262 r  v1d2_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    45.262    v1d2_reg[3]_i_304_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.351 r  v1d2_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.351    v1d2_reg[3]_i_259_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.440 r  v1d1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.440    v1d1_reg[3]_i_87_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.529 r  v1d1_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    45.529    v1d1_reg[3]_i_57_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.618 r  v1d1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.618    v1d1_reg[3]_i_25_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.738 r  v1d1_reg[3]_i_11/CO[1]
                         net (fo=53, routed)          0.601    46.339    v1d1_reg[3]_i_11_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.249    46.588 r  v1d6[3]_i_186/O
                         net (fo=1, routed)           0.000    46.588    v1d6[3]_i_186_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    46.990 r  v1d6_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    46.990    v1d6_reg[3]_i_166_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.082 r  v1d2_reg[3]_i_369/CO[3]
                         net (fo=1, routed)           0.000    47.082    v1d2_reg[3]_i_369_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.174 r  v1d2_reg[3]_i_344/CO[3]
                         net (fo=1, routed)           0.000    47.174    v1d2_reg[3]_i_344_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.266 r  v1d2_reg[3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    47.266    v1d2_reg[3]_i_299_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.358 r  v1d2_reg[3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    47.358    v1d2_reg[3]_i_250_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.450 r  v1d2_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    47.450    v1d2_reg[3]_i_185_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.542 r  v1d2_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    47.542    v1d2_reg[3]_i_180_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.634 r  v1d2_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    47.634    v1d2_reg[3]_i_131_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    47.753 r  v1d2_reg[3]_i_68/CO[1]
                         net (fo=51, routed)          0.398    48.151    v1d2_reg[3]_i_68_n_2
    SLICE_X8Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    48.749 r  v1d6_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.749    v1d6_reg[3]_i_161_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.841 r  v1d6_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    48.841    v1d6_reg[3]_i_146_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.933 r  v1d2_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    48.933    v1d2_reg[3]_i_319_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.025 r  v1d2_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.025    v1d2_reg[3]_i_294_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.117 r  v1d2_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    49.117    v1d2_reg[3]_i_245_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.209 r  v1d2_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    49.209    v1d2_reg[3]_i_175_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.301 r  v1d2_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.001    49.301    v1d2_reg[3]_i_105_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.393 r  v1d2_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    49.393    v1d2_reg[3]_i_102_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    49.512 r  v1d2_reg[3]_i_70/CO[1]
                         net (fo=57, routed)          0.805    50.318    v1d2_reg[3]_i_70_n_2
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.251    50.569 r  v1d6[2]_i_449/O
                         net (fo=1, routed)           0.000    50.569    v1d6[2]_i_449_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.981 r  v1d6_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.981    v1d6_reg[2]_i_385_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.070 r  v1d6_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    51.070    v1d6_reg[3]_i_141_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.159 r  v1d6_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.159    v1d6_reg[3]_i_126_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.248 r  v1d2_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.248    v1d2_reg[3]_i_269_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.337 r  v1d2_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    51.337    v1d2_reg[3]_i_240_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.426 r  v1d2_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    51.426    v1d2_reg[3]_i_170_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.515 r  v1d2_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    51.515    v1d2_reg[3]_i_97_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.604 r  v1d2_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.604    v1d2_reg[3]_i_48_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.724 r  v1d2_reg[3]_i_47/CO[1]
                         net (fo=61, routed)          0.697    52.420    v1d2_reg[3]_i_47_n_2
    SLICE_X4Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.004 r  v1d6_reg[2]_i_380/CO[3]
                         net (fo=1, routed)           0.000    53.004    v1d6_reg[2]_i_380_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.093 r  v1d6_reg[2]_i_303/CO[3]
                         net (fo=1, routed)           0.000    53.093    v1d6_reg[2]_i_303_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.182 r  v1d6_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    53.182    v1d6_reg[3]_i_121_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.271 r  v1d6_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.271    v1d6_reg[3]_i_106_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.360 r  v1d2_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    53.360    v1d2_reg[3]_i_211_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.449 r  v1d2_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    53.449    v1d2_reg[3]_i_169_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.538 r  v1d2_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.001    53.539    v1d2_reg[3]_i_96_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.628 r  v1d2_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.628    v1d2_reg[3]_i_46_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.748 r  v1d2_reg[3]_i_18/CO[1]
                         net (fo=55, routed)          0.573    54.321    v1d2_reg[3]_i_18_n_2
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.249    54.570 r  v1d6[2]_i_442/O
                         net (fo=1, routed)           0.000    54.570    v1d6[2]_i_442_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    54.982 r  v1d6_reg[2]_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.982    v1d6_reg[2]_i_375_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.071 r  v1d6_reg[2]_i_298/CO[3]
                         net (fo=1, routed)           0.000    55.071    v1d6_reg[2]_i_298_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.160 r  v1d6_reg[2]_i_231/CO[3]
                         net (fo=1, routed)           0.001    55.160    v1d6_reg[2]_i_231_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.249 r  v1d6_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    55.249    v1d6_reg[3]_i_101_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.338 r  v1d6_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.338    v1d6_reg[3]_i_86_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.427 r  v1d2_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.427    v1d2_reg[3]_i_143_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.516 r  v1d2_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.516    v1d2_reg[3]_i_115_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.605 r  v1d2_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.605    v1d2_reg[3]_i_57_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.725 r  v1d2_reg[3]_i_21/CO[1]
                         net (fo=61, routed)          0.572    56.297    v1d2_reg[3]_i_21_n_2
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.249    56.546 r  v1d6[2]_i_439/O
                         net (fo=1, routed)           0.000    56.546    v1d6[2]_i_439_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    56.958 r  v1d6_reg[2]_i_370/CO[3]
                         net (fo=1, routed)           0.001    56.959    v1d6_reg[2]_i_370_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.048 r  v1d6_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000    57.048    v1d6_reg[2]_i_293_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.137 r  v1d6_reg[2]_i_226/CO[3]
                         net (fo=1, routed)           0.000    57.137    v1d6_reg[2]_i_226_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.226 r  v1d6_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    57.226    v1d6_reg[2]_i_169_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.315 r  v1d6_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.315    v1d6_reg[3]_i_81_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.404 r  v1d6_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    57.404    v1d6_reg[3]_i_62_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.493 r  v1d2_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.493    v1d2_reg[3]_i_77_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.582 r  v1d2_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    57.582    v1d2_reg[3]_i_54_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    57.702 r  v1d2_reg[3]_i_25/CO[1]
                         net (fo=61, routed)          0.655    58.357    v1d2_reg[3]_i_25_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.249    58.606 r  v1d6[2]_i_436/O
                         net (fo=1, routed)           0.000    58.606    v1d6[2]_i_436_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.018 r  v1d6_reg[2]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.018    v1d6_reg[2]_i_365_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.107 r  v1d6_reg[2]_i_288/CO[3]
                         net (fo=1, routed)           0.000    59.107    v1d6_reg[2]_i_288_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.196 r  v1d6_reg[2]_i_221/CO[3]
                         net (fo=1, routed)           0.000    59.196    v1d6_reg[2]_i_221_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.285 r  v1d6_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.285    v1d6_reg[2]_i_164_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.374 r  v1d6_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    59.374    v1d6_reg[2]_i_117_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.463 r  v1d6_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    59.463    v1d6_reg[3]_i_57_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.552 r  v1d6_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.552    v1d6_reg[3]_i_38_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.641 r  v1d2_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.641    v1d2_reg[3]_i_38_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.761 r  v1d2_reg[3]_i_20/CO[1]
                         net (fo=60, routed)          0.636    60.397    v1d2_reg[3]_i_20_n_2
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.249    60.646 r  v1d6[2]_i_368/O
                         net (fo=1, routed)           0.000    60.646    v1d6[2]_i_368_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.048 r  v1d6_reg[2]_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.048    v1d6_reg[2]_i_283_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.140 r  v1d6_reg[2]_i_216/CO[3]
                         net (fo=1, routed)           0.000    61.140    v1d6_reg[2]_i_216_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.232 r  v1d6_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    61.232    v1d6_reg[2]_i_159_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.324 r  v1d6_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.324    v1d6_reg[2]_i_112_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.416 r  v1d6_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    61.416    v1d6_reg[2]_i_75_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.508 r  v1d6_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.508    v1d6_reg[3]_i_33_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.600 r  v1d6_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.600    v1d6_reg[3]_i_18_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.719 r  v1d2_reg[3]_i_16/CO[1]
                         net (fo=55, routed)          0.708    62.428    v1d2_reg[3]_i_16_n_2
    SLICE_X7Y60          LUT2 (Prop_lut2_I0_O)        0.251    62.679 r  v1d6[2]_i_363/O
                         net (fo=1, routed)           0.000    62.679    v1d6[2]_i_363_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    63.091 r  v1d6_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    63.091    v1d6_reg[2]_i_278_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.180 r  v1d6_reg[2]_i_211/CO[3]
                         net (fo=1, routed)           0.000    63.180    v1d6_reg[2]_i_211_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.269 r  v1d6_reg[2]_i_154/CO[3]
                         net (fo=1, routed)           0.000    63.269    v1d6_reg[2]_i_154_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.358 r  v1d6_reg[2]_i_107/CO[3]
                         net (fo=1, routed)           0.000    63.358    v1d6_reg[2]_i_107_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.447 r  v1d6_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    63.447    v1d6_reg[2]_i_70_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.536 r  v1d6_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.536    v1d6_reg[2]_i_43_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.625 r  v1d6_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.625    v1d6_reg[3]_i_17_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.745 f  v1d6_reg[3]_i_9/CO[1]
                         net (fo=59, routed)          0.580    64.325    v1d6_reg[3]_i_9_n_2
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.249    64.574 r  v1d6[2]_i_426/O
                         net (fo=1, routed)           0.000    64.574    v1d6[2]_i_426_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.986 r  v1d6_reg[2]_i_350/CO[3]
                         net (fo=1, routed)           0.000    64.986    v1d6_reg[2]_i_350_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.075 r  v1d6_reg[2]_i_273/CO[3]
                         net (fo=1, routed)           0.000    65.075    v1d6_reg[2]_i_273_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.164 r  v1d6_reg[2]_i_206/CO[3]
                         net (fo=1, routed)           0.000    65.164    v1d6_reg[2]_i_206_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.253 r  v1d6_reg[2]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.253    v1d6_reg[2]_i_149_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.342 r  v1d6_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    65.342    v1d6_reg[2]_i_102_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.431 r  v1d6_reg[2]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.431    v1d6_reg[2]_i_65_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.520 r  v1d6_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.520    v1d6_reg[2]_i_38_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.609 r  v1d6_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.609    v1d6_reg[2]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.729 r  v1d6_reg[3]_i_12/CO[1]
                         net (fo=55, routed)          0.703    66.432    v1d6_reg[3]_i_12_n_2
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    67.016 r  v1d6_reg[2]_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.016    v1d6_reg[2]_i_349_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.105 r  v1d6_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    67.105    v1d6_reg[2]_i_272_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.194 r  v1d6_reg[2]_i_205/CO[3]
                         net (fo=1, routed)           0.000    67.194    v1d6_reg[2]_i_205_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.283 r  v1d6_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           0.000    67.283    v1d6_reg[2]_i_148_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.372 r  v1d6_reg[2]_i_101/CO[3]
                         net (fo=1, routed)           0.000    67.372    v1d6_reg[2]_i_101_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.461 r  v1d6_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    67.461    v1d6_reg[2]_i_64_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.550 r  v1d6_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.550    v1d6_reg[2]_i_37_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.639 r  v1d6_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.639    v1d6_reg[2]_i_14_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    67.759 f  v1d6_reg[2]_i_4/CO[1]
                         net (fo=55, routed)          0.603    68.362    v1d6_reg[2]_i_4_n_2
    SLICE_X6Y64          LUT1 (Prop_lut1_I0_O)        0.249    68.611 r  v1d6[0]_i_85/O
                         net (fo=1, routed)           0.000    68.611    v1d6[0]_i_85_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    69.013 r  v1d6_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    69.013    v1d6_reg[0]_i_75_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.105 r  v1d6_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.105    v1d6_reg[0]_i_65_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.197 r  v1d6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.197    v1d6_reg[0]_i_55_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.289 r  v1d6_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.289    v1d6_reg[0]_i_45_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.381 r  v1d6_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.381    v1d6_reg[0]_i_35_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.473 r  v1d6_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_25_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.565 r  v1d6_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.565    v1d6_reg[0]_i_15_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.657 r  v1d6_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.657    v1d6_reg[0]_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    69.776 r  v1d6_reg[0]_i_3/CO[1]
                         net (fo=17, routed)          0.535    70.310    v1d6_reg[0]_i_3_n_2
    SLICE_X8Y72          LUT3 (Prop_lut3_I2_O)        0.251    70.561 r  v1d3[0]_i_151/O
                         net (fo=1, routed)           0.000    70.561    v1d3[0]_i_151_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    70.940 r  v1d3_reg[0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    70.940    v1d3_reg[0]_i_138_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.032 r  v1d3_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    71.032    v1d3_reg[0]_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.124 r  v1d3_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.007    71.132    v1d3_reg[0]_i_75_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.224 r  v1d3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.224    v1d3_reg[0]_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    71.447 r  v1d3_reg[1]_i_11/O[1]
                         net (fo=4, routed)           0.362    71.809    v1d3_reg[1]_i_11_n_6
    SLICE_X9Y76          LUT6 (Prop_lut6_I3_O)        0.216    72.025 r  v1d3[1]_i_13/O
                         net (fo=3, routed)           0.232    72.257    v1d3[1]_i_13_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.097    72.354 r  v1d3[1]_i_5/O
                         net (fo=1, routed)           0.477    72.830    v1d3[1]_i_5_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    73.216 r  v1d3_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.007    73.224    v1d3_reg[1]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    73.381 r  v1d3_reg[0]_i_56/O[0]
                         net (fo=20, routed)          0.951    74.332    v1d3_reg[0]_i_56_n_7
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.209    74.541 r  v1d3[0]_i_53/O
                         net (fo=1, routed)           0.000    74.541    v1d3[0]_i_53_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    74.842 r  v1d3_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.842    v1d3_reg[0]_i_14_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    75.001 r  v1d3_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.494    75.494    v1d3_reg[0]_i_3_n_7
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.224    75.718 r  v1d3[0]_i_22/O
                         net (fo=1, routed)           0.223    75.941    v1d3[0]_i_22_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.239 r  v1d3_reg[0]_i_4/CO[3]
                         net (fo=18, routed)          0.912    77.152    v1d3_reg[0]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I3_O)        0.097    77.249 r  v1d3[3]_i_47/O
                         net (fo=1, routed)           0.377    77.625    v1d3[3]_i_47_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.097    77.722 r  v1d3[3]_i_40/O
                         net (fo=3, routed)           0.318    78.041    v1d3[3]_i_40_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.097    78.138 f  v1d3[3]_i_38/O
                         net (fo=2, routed)           0.535    78.673    v1d3[3]_i_38_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097    78.770 r  v1d3[3]_i_27/O
                         net (fo=6, routed)           0.541    79.311    v1d3[3]_i_27_n_0
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.097    79.408 f  v1d3[3]_i_24/O
                         net (fo=2, routed)           0.623    80.031    v1d3[3]_i_24_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.097    80.128 r  v1d3[3]_i_12/O
                         net (fo=4, routed)           0.227    80.356    v1d3[3]_i_12_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I0_O)        0.097    80.453 f  v1d3[3]_i_21/O
                         net (fo=2, routed)           0.119    80.571    v1d3[3]_i_21_n_0
    SLICE_X14Y64         LUT4 (Prop_lut4_I3_O)        0.097    80.668 r  v1d3[3]_i_15/O
                         net (fo=1, routed)           0.299    80.967    v1d3[3]_i_15_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I2_O)        0.097    81.064 r  v1d3[3]_i_6/O
                         net (fo=3, routed)           0.417    81.481    v1d3[3]_i_6_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I1_O)        0.097    81.578 r  v1d3[3]_i_2/O
                         net (fo=1, routed)           0.000    81.578    v1d3[3]_i_2_n_0
    SLICE_X13Y63         FDSE                                         r  v1d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.120    13.847    CLK_IBUF_BUFG
    SLICE_X13Y63         FDSE                                         r  v1d3_reg[3]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X13Y63         FDSE (Setup_fdse_C_D)        0.033    13.998    v1d3_reg[3]
  -------------------------------------------------------------------
                         required time                         13.998    
                         arrival time                         -81.578    
  -------------------------------------------------------------------
                         slack                                -67.581    

Slack (VIOLATED) :        -67.347ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        77.261ns  (logic 48.659ns (62.980%)  route 28.602ns (37.020%))
  Logic Levels:           333  (CARRY4=291 LUT1=3 LUT2=24 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.488     4.921    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.212     5.133 r  v1d2[0]_i_1550/O
                         net (fo=1, routed)           0.000     5.133    v1d2[0]_i_1550_n_0
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.545 r  v1d2_reg[0]_i_1478/CO[3]
                         net (fo=1, routed)           0.000     5.545    v1d2_reg[0]_i_1478_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  v1d2_reg[0]_i_1473/CO[3]
                         net (fo=1, routed)           0.000     5.634    v1d2_reg[0]_i_1473_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  v1d2_reg[0]_i_1468/CO[3]
                         net (fo=1, routed)           0.000     5.723    v1d2_reg[0]_i_1468_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  v1d2_reg[0]_i_1463/CO[3]
                         net (fo=1, routed)           0.000     5.812    v1d2_reg[0]_i_1463_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.901 r  v1d2_reg[0]_i_1458/CO[3]
                         net (fo=1, routed)           0.000     5.901    v1d2_reg[0]_i_1458_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.990 r  v1d2_reg[0]_i_1455/CO[3]
                         net (fo=1, routed)           0.000     5.990    v1d2_reg[0]_i_1455_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.177 r  v1d2_reg[0]_i_1454/CO[0]
                         net (fo=35, routed)          0.708     6.884    v1d2_reg[0]_i_1454_n_3
    SLICE_X14Y2          LUT2 (Prop_lut2_I0_O)        0.279     7.163 r  v1d2[0]_i_1494/O
                         net (fo=1, routed)           0.000     7.163    v1d2[0]_i_1494_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.565 r  v1d2_reg[0]_i_1390/CO[3]
                         net (fo=1, routed)           0.000     7.565    v1d2_reg[0]_i_1390_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.657 r  v1d2_reg[0]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     7.657    v1d2_reg[0]_i_1385_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.749 r  v1d2_reg[0]_i_1380/CO[3]
                         net (fo=1, routed)           0.000     7.749    v1d2_reg[0]_i_1380_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.841 r  v1d2_reg[0]_i_1375/CO[3]
                         net (fo=1, routed)           0.000     7.841    v1d2_reg[0]_i_1375_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.933 r  v1d2_reg[0]_i_1370/CO[3]
                         net (fo=1, routed)           0.000     7.933    v1d2_reg[0]_i_1370_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.025 r  v1d2_reg[0]_i_1365/CO[3]
                         net (fo=1, routed)           0.000     8.025    v1d2_reg[0]_i_1365_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.117 r  v1d2_reg[0]_i_1360/CO[3]
                         net (fo=1, routed)           0.000     8.117    v1d2_reg[0]_i_1360_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.209 r  v1d2_reg[0]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     8.209    v1d2_reg[0]_i_1357_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.328 r  v1d2_reg[0]_i_1356/CO[1]
                         net (fo=35, routed)          0.767     9.095    v1d2_reg[0]_i_1356_n_2
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.251     9.346 r  v1d2[0]_i_1393/O
                         net (fo=1, routed)           0.000     9.346    v1d2[0]_i_1393_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.748 r  v1d2_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.000     9.748    v1d2_reg[0]_i_1299_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.840 r  v1d2_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     9.840    v1d2_reg[0]_i_1294_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.932 r  v1d2_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     9.932    v1d2_reg[0]_i_1289_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.024 r  v1d2_reg[0]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    10.024    v1d2_reg[0]_i_1284_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  v1d2_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    10.116    v1d2_reg[0]_i_1279_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.208 r  v1d2_reg[0]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    10.208    v1d2_reg[0]_i_1274_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.300 r  v1d2_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    10.300    v1d2_reg[0]_i_1271_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.419 r  v1d2_reg[0]_i_1270/CO[1]
                         net (fo=35, routed)          0.653    11.072    v1d2_reg[0]_i_1270_n_2
    SLICE_X13Y3          LUT2 (Prop_lut2_I0_O)        0.251    11.323 r  v1d2[0]_i_1312/O
                         net (fo=1, routed)           0.000    11.323    v1d2[0]_i_1312_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.735 r  v1d2_reg[0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    11.735    v1d2_reg[0]_i_1212_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.824 r  v1d2_reg[0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    11.824    v1d2_reg[0]_i_1207_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.913 r  v1d2_reg[0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    11.913    v1d2_reg[0]_i_1202_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.002 r  v1d2_reg[0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    12.002    v1d2_reg[0]_i_1197_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.091 r  v1d2_reg[0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.091    v1d2_reg[0]_i_1192_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.180 r  v1d2_reg[0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    12.180    v1d2_reg[0]_i_1187_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.269 r  v1d2_reg[0]_i_1182/CO[3]
                         net (fo=1, routed)           0.000    12.269    v1d2_reg[0]_i_1182_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.358 r  v1d2_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    12.358    v1d2_reg[0]_i_1179_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.478 r  v1d2_reg[0]_i_1178/CO[1]
                         net (fo=35, routed)          0.746    13.225    v1d2_reg[0]_i_1178_n_2
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.249    13.474 r  v1d2[0]_i_1219/O
                         net (fo=1, routed)           0.000    13.474    v1d2[0]_i_1219_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.886 r  v1d2_reg[0]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    13.886    v1d2_reg[0]_i_1100_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.975 r  v1d2_reg[0]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    13.975    v1d2_reg[0]_i_1095_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.064 r  v1d2_reg[0]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    14.064    v1d2_reg[0]_i_1090_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.153 r  v1d2_reg[0]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    14.153    v1d2_reg[0]_i_1085_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.242 r  v1d2_reg[0]_i_1080/CO[3]
                         net (fo=1, routed)           0.000    14.242    v1d2_reg[0]_i_1080_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.331 r  v1d2_reg[0]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    14.331    v1d2_reg[0]_i_1075_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.420 r  v1d2_reg[0]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    14.420    v1d2_reg[0]_i_1070_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.509 r  v1d2_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    14.509    v1d2_reg[0]_i_1067_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.629 r  v1d2_reg[0]_i_1066/CO[1]
                         net (fo=35, routed)          0.581    15.209    v1d2_reg[0]_i_1066_n_2
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.249    15.458 r  v1d2[0]_i_1107/O
                         net (fo=1, routed)           0.000    15.458    v1d2[0]_i_1107_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.870 r  v1d2_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    15.870    v1d2_reg[0]_i_967_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.959 r  v1d2_reg[0]_i_962/CO[3]
                         net (fo=1, routed)           0.000    15.959    v1d2_reg[0]_i_962_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.048 r  v1d2_reg[0]_i_957/CO[3]
                         net (fo=1, routed)           0.000    16.048    v1d2_reg[0]_i_957_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.137 r  v1d2_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000    16.137    v1d2_reg[0]_i_952_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.226 r  v1d2_reg[0]_i_947/CO[3]
                         net (fo=1, routed)           0.000    16.226    v1d2_reg[0]_i_947_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.315 r  v1d2_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    16.315    v1d2_reg[0]_i_942_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.404 r  v1d2_reg[0]_i_937/CO[3]
                         net (fo=1, routed)           0.000    16.404    v1d2_reg[0]_i_937_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.493 r  v1d2_reg[0]_i_934/CO[3]
                         net (fo=1, routed)           0.000    16.493    v1d2_reg[0]_i_934_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.614 r  v1d2_reg[0]_i_933/CO[1]
                         net (fo=35, routed)          0.859    17.473    v1d2_reg[0]_i_933_n_2
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.249    17.722 r  v1d2[0]_i_970/O
                         net (fo=1, routed)           0.000    17.722    v1d2[0]_i_970_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.124 r  v1d2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    18.124    v1d2_reg[0]_i_835_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.216 r  v1d2_reg[0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    18.216    v1d2_reg[0]_i_830_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.308 r  v1d2_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.308    v1d2_reg[0]_i_825_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.400 r  v1d2_reg[0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    18.400    v1d2_reg[0]_i_820_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.492 r  v1d2_reg[0]_i_815/CO[3]
                         net (fo=1, routed)           0.000    18.492    v1d2_reg[0]_i_815_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.584 r  v1d2_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    18.584    v1d2_reg[0]_i_810_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.676 r  v1d2_reg[0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    18.676    v1d2_reg[0]_i_807_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    18.795 r  v1d2_reg[0]_i_806/CO[1]
                         net (fo=35, routed)          0.765    19.559    v1d2_reg[0]_i_806_n_2
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.251    19.810 r  v1d2[0]_i_848/O
                         net (fo=1, routed)           0.000    19.810    v1d2[0]_i_848_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.222 r  v1d2_reg[0]_i_705/CO[3]
                         net (fo=1, routed)           0.000    20.222    v1d2_reg[0]_i_705_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.311 r  v1d2_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    20.311    v1d2_reg[0]_i_700_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.400 r  v1d2_reg[0]_i_695/CO[3]
                         net (fo=1, routed)           0.000    20.400    v1d2_reg[0]_i_695_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.489 r  v1d2_reg[0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    20.489    v1d2_reg[0]_i_690_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.578 r  v1d2_reg[0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    20.578    v1d2_reg[0]_i_685_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.667 r  v1d2_reg[0]_i_680/CO[3]
                         net (fo=1, routed)           0.000    20.667    v1d2_reg[0]_i_680_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.756 r  v1d2_reg[0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.756    v1d2_reg[0]_i_675_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.845 r  v1d2_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    20.845    v1d2_reg[0]_i_672_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.965 r  v1d2_reg[0]_i_671/CO[1]
                         net (fo=35, routed)          0.761    21.726    v1d2_reg[0]_i_671_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.249    21.975 r  v1d2[0]_i_712/O
                         net (fo=1, routed)           0.000    21.975    v1d2[0]_i_712_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.377 r  v1d2_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    22.377    v1d2_reg[0]_i_564_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.469 r  v1d2_reg[0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    22.469    v1d2_reg[0]_i_559_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.561 r  v1d2_reg[0]_i_554/CO[3]
                         net (fo=1, routed)           0.000    22.561    v1d2_reg[0]_i_554_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.653 r  v1d2_reg[0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    22.653    v1d2_reg[0]_i_549_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.745 r  v1d2_reg[0]_i_544/CO[3]
                         net (fo=1, routed)           0.000    22.745    v1d2_reg[0]_i_544_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.837 r  v1d2_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.837    v1d2_reg[0]_i_539_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.929 r  v1d2_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    22.929    v1d2_reg[0]_i_534_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.021 r  v1d2_reg[0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    23.021    v1d2_reg[0]_i_531_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    23.140 r  v1d2_reg[0]_i_530/CO[1]
                         net (fo=35, routed)          0.734    23.874    v1d2_reg[0]_i_530_n_2
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.251    24.125 r  v1d2[0]_i_670/O
                         net (fo=1, routed)           0.000    24.125    v1d2[0]_i_670_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.537 r  v1d2_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    24.537    v1d2_reg[0]_i_525_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.626 r  v1d2_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    24.626    v1d2_reg[0]_i_424_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.715 r  v1d2_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    24.715    v1d2_reg[0]_i_419_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.804 r  v1d2_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    24.804    v1d2_reg[0]_i_414_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.893 r  v1d2_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    24.893    v1d2_reg[0]_i_409_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.982 r  v1d2_reg[0]_i_404/CO[3]
                         net (fo=1, routed)           0.000    24.982    v1d2_reg[0]_i_404_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.071 r  v1d2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    25.071    v1d2_reg[0]_i_399_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.160 r  v1d2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    25.160    v1d2_reg[0]_i_396_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.280 r  v1d2_reg[0]_i_395/CO[1]
                         net (fo=35, routed)          0.602    25.882    v1d2_reg[0]_i_395_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I0_O)        0.249    26.131 r  v1d2[0]_i_667/O
                         net (fo=1, routed)           0.000    26.131    v1d2[0]_i_667_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.543 r  v1d2_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    26.543    v1d2_reg[0]_i_520_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.632 r  v1d2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    26.632    v1d2_reg[0]_i_390_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.721 r  v1d2_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    26.721    v1d2_reg[0]_i_304_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.810 r  v1d2_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    26.810    v1d2_reg[0]_i_299_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.899 r  v1d2_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    26.899    v1d2_reg[0]_i_294_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.988 r  v1d2_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000    26.988    v1d2_reg[0]_i_289_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.077 r  v1d2_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.077    v1d2_reg[0]_i_284_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.166 r  v1d2_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.166    v1d2_reg[0]_i_281_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    27.286 r  v1d2_reg[0]_i_280/CO[1]
                         net (fo=35, routed)          0.641    27.927    v1d2_reg[0]_i_280_n_2
    SLICE_X6Y13          LUT2 (Prop_lut2_I0_O)        0.249    28.176 r  v1d2[0]_i_664/O
                         net (fo=1, routed)           0.000    28.176    v1d2[0]_i_664_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    28.578 r  v1d2_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    28.578    v1d2_reg[0]_i_515_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.670 r  v1d2_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    28.670    v1d2_reg[0]_i_385_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.762 r  v1d2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    28.762    v1d2_reg[0]_i_275_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.854 r  v1d2_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    28.854    v1d2_reg[0]_i_204_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.946 r  v1d2_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    28.946    v1d2_reg[0]_i_199_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.038 r  v1d2_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    29.038    v1d2_reg[0]_i_194_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.130 r  v1d2_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    29.130    v1d2_reg[0]_i_189_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.222 r  v1d2_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    29.222    v1d2_reg[0]_i_186_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    29.341 r  v1d2_reg[0]_i_185/CO[1]
                         net (fo=35, routed)          0.671    30.013    v1d2_reg[0]_i_185_n_2
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.251    30.264 r  v1d2[0]_i_518/O
                         net (fo=1, routed)           0.000    30.264    v1d2[0]_i_518_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.666 r  v1d2_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    30.666    v1d2_reg[0]_i_380_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.758 r  v1d2_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.007    30.765    v1d2_reg[0]_i_270_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.857 r  v1d2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    30.857    v1d2_reg[0]_i_180_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.949 r  v1d2_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    30.949    v1d2_reg[0]_i_124_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.041 r  v1d2_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.041    v1d2_reg[0]_i_119_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.133 r  v1d2_reg[0]_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.133    v1d2_reg[0]_i_114_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.225 r  v1d2_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    31.225    v1d2_reg[0]_i_111_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.344 r  v1d2_reg[0]_i_110/CO[1]
                         net (fo=35, routed)          0.405    31.749    v1d2_reg[0]_i_110_n_2
    SLICE_X6Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    32.347 r  v1d2_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.000    32.347    v1d2_reg[0]_i_505_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.439 r  v1d2_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.439    v1d2_reg[0]_i_375_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.531 r  v1d2_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    32.531    v1d2_reg[0]_i_265_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.623 r  v1d2_reg[0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    32.623    v1d2_reg[0]_i_175_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.715 r  v1d2_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    32.715    v1d2_reg[0]_i_105_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.807 r  v1d2_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    32.807    v1d2_reg[0]_i_64_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.899 r  v1d2_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.899    v1d2_reg[0]_i_59_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.991 r  v1d2_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.991    v1d2_reg[0]_i_56_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.110 r  v1d2_reg[0]_i_55/CO[1]
                         net (fo=35, routed)          0.747    33.857    v1d2_reg[0]_i_55_n_2
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.251    34.108 r  v1d2[0]_i_654/O
                         net (fo=1, routed)           0.000    34.108    v1d2[0]_i_654_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.520 r  v1d2_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    34.520    v1d2_reg[0]_i_500_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.609 r  v1d2_reg[0]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.609    v1d2_reg[0]_i_370_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.698 r  v1d2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    34.698    v1d2_reg[0]_i_260_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.787 r  v1d2_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.787    v1d2_reg[0]_i_170_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.876 r  v1d2_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.876    v1d2_reg[0]_i_100_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.965 r  v1d2_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.965    v1d2_reg[0]_i_50_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.054 r  v1d2_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.054    v1d2_reg[0]_i_24_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.143 r  v1d2_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.143    v1d2_reg[0]_i_21_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.263 r  v1d2_reg[0]_i_20/CO[1]
                         net (fo=35, routed)          0.798    36.060    v1d2_reg[0]_i_20_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.249    36.309 r  v1d2[0]_i_651/O
                         net (fo=1, routed)           0.000    36.309    v1d2[0]_i_651_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.711 r  v1d2_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    36.711    v1d2_reg[0]_i_495_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.803 r  v1d2_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    36.803    v1d2_reg[0]_i_365_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.895 r  v1d2_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.895    v1d2_reg[0]_i_255_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.987 r  v1d2_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    36.987    v1d2_reg[0]_i_165_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.079 r  v1d2_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    37.079    v1d2_reg[0]_i_95_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.171 r  v1d2_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    37.171    v1d2_reg[0]_i_45_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.263 r  v1d2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.263    v1d2_reg[0]_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.355 r  v1d2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.355    v1d2_reg[0]_i_6_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.474 r  v1d2_reg[0]_i_5/CO[1]
                         net (fo=35, routed)          0.604    38.078    v1d2_reg[0]_i_5_n_2
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.251    38.329 r  v1d2[0]_i_647/O
                         net (fo=1, routed)           0.000    38.329    v1d2[0]_i_647_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.731 r  v1d2_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    38.731    v1d2_reg[0]_i_494_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.823 r  v1d2_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.823    v1d2_reg[0]_i_364_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.915 r  v1d2_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    38.915    v1d2_reg[0]_i_254_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.007 r  v1d2_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    39.007    v1d2_reg[0]_i_164_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.099 r  v1d2_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.099    v1d2_reg[0]_i_94_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.191 r  v1d2_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    v1d2_reg[0]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.283 r  v1d2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.283    v1d2_reg[0]_i_14_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.375 r  v1d2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.375    v1d2_reg[0]_i_4_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    39.494 r  v1d2_reg[0]_i_2/CO[1]
                         net (fo=52, routed)          0.914    40.409    v1d2_reg[0]_i_2_n_2
    SLICE_X10Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    41.007 r  v1d2_reg[3]_i_441/CO[3]
                         net (fo=1, routed)           0.000    41.007    v1d2_reg[3]_i_441_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.099 r  v1d2_reg[3]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.099    v1d2_reg[3]_i_403_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.191 r  v1d2_reg[3]_i_359/CO[3]
                         net (fo=1, routed)           0.000    41.191    v1d2_reg[3]_i_359_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.283 r  v1d1_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    41.283    v1d1_reg[3]_i_129_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.375 r  v1d1_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.007    41.382    v1d1_reg[3]_i_103_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.474 r  v1d1_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    41.474    v1d1_reg[3]_i_73_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.566 r  v1d1_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.566    v1d1_reg[3]_i_43_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.658 r  v1d1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.658    v1d1_reg[3]_i_19_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    41.777 r  v1d1_reg[3]_i_13/CO[1]
                         net (fo=57, routed)          0.666    42.443    v1d1_reg[3]_i_13_n_2
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.251    42.694 r  v1d2[3]_i_464/O
                         net (fo=1, routed)           0.000    42.694    v1d2[3]_i_464_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.106 r  v1d2_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.007    43.114    v1d2_reg[3]_i_436_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.203 r  v1d2_reg[3]_i_398/CO[3]
                         net (fo=1, routed)           0.000    43.203    v1d2_reg[3]_i_398_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.292 r  v1d2_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    43.292    v1d2_reg[3]_i_354_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.381 r  v1d2_reg[3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.381    v1d2_reg[3]_i_309_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.470 r  v1d1_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    43.470    v1d1_reg[3]_i_102_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.559 r  v1d1_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.559    v1d1_reg[3]_i_72_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.648 r  v1d1_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.648    v1d1_reg[3]_i_42_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.737 r  v1d1_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.737    v1d1_reg[3]_i_18_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.857 r  v1d1_reg[3]_i_9/CO[1]
                         net (fo=53, routed)          0.478    44.334    v1d1_reg[3]_i_9_n_2
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.249    44.583 r  v1d2[3]_i_455/O
                         net (fo=1, routed)           0.000    44.583    v1d2[3]_i_455_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.995 r  v1d2_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000    44.995    v1d2_reg[3]_i_417_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.084 r  v1d2_reg[3]_i_393/CO[3]
                         net (fo=1, routed)           0.000    45.084    v1d2_reg[3]_i_393_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.173 r  v1d2_reg[3]_i_349/CO[3]
                         net (fo=1, routed)           0.000    45.173    v1d2_reg[3]_i_349_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.262 r  v1d2_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    45.262    v1d2_reg[3]_i_304_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.351 r  v1d2_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.351    v1d2_reg[3]_i_259_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.440 r  v1d1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.440    v1d1_reg[3]_i_87_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.529 r  v1d1_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    45.529    v1d1_reg[3]_i_57_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.618 r  v1d1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.618    v1d1_reg[3]_i_25_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.738 r  v1d1_reg[3]_i_11/CO[1]
                         net (fo=53, routed)          0.601    46.339    v1d1_reg[3]_i_11_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.249    46.588 r  v1d6[3]_i_186/O
                         net (fo=1, routed)           0.000    46.588    v1d6[3]_i_186_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    46.990 r  v1d6_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    46.990    v1d6_reg[3]_i_166_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.082 r  v1d2_reg[3]_i_369/CO[3]
                         net (fo=1, routed)           0.000    47.082    v1d2_reg[3]_i_369_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.174 r  v1d2_reg[3]_i_344/CO[3]
                         net (fo=1, routed)           0.000    47.174    v1d2_reg[3]_i_344_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.266 r  v1d2_reg[3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    47.266    v1d2_reg[3]_i_299_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.358 r  v1d2_reg[3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    47.358    v1d2_reg[3]_i_250_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.450 r  v1d2_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    47.450    v1d2_reg[3]_i_185_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.542 r  v1d2_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    47.542    v1d2_reg[3]_i_180_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.634 r  v1d2_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    47.634    v1d2_reg[3]_i_131_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    47.753 r  v1d2_reg[3]_i_68/CO[1]
                         net (fo=51, routed)          0.398    48.151    v1d2_reg[3]_i_68_n_2
    SLICE_X8Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    48.749 r  v1d6_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.749    v1d6_reg[3]_i_161_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.841 r  v1d6_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    48.841    v1d6_reg[3]_i_146_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.933 r  v1d2_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    48.933    v1d2_reg[3]_i_319_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.025 r  v1d2_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.025    v1d2_reg[3]_i_294_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.117 r  v1d2_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    49.117    v1d2_reg[3]_i_245_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.209 r  v1d2_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    49.209    v1d2_reg[3]_i_175_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.301 r  v1d2_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.001    49.301    v1d2_reg[3]_i_105_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.393 r  v1d2_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    49.393    v1d2_reg[3]_i_102_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    49.512 r  v1d2_reg[3]_i_70/CO[1]
                         net (fo=57, routed)          0.805    50.318    v1d2_reg[3]_i_70_n_2
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.251    50.569 r  v1d6[2]_i_449/O
                         net (fo=1, routed)           0.000    50.569    v1d6[2]_i_449_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.981 r  v1d6_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.981    v1d6_reg[2]_i_385_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.070 r  v1d6_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    51.070    v1d6_reg[3]_i_141_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.159 r  v1d6_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.159    v1d6_reg[3]_i_126_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.248 r  v1d2_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.248    v1d2_reg[3]_i_269_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.337 r  v1d2_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    51.337    v1d2_reg[3]_i_240_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.426 r  v1d2_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    51.426    v1d2_reg[3]_i_170_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.515 r  v1d2_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    51.515    v1d2_reg[3]_i_97_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.604 r  v1d2_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.604    v1d2_reg[3]_i_48_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.724 r  v1d2_reg[3]_i_47/CO[1]
                         net (fo=61, routed)          0.697    52.420    v1d2_reg[3]_i_47_n_2
    SLICE_X4Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.004 r  v1d6_reg[2]_i_380/CO[3]
                         net (fo=1, routed)           0.000    53.004    v1d6_reg[2]_i_380_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.093 r  v1d6_reg[2]_i_303/CO[3]
                         net (fo=1, routed)           0.000    53.093    v1d6_reg[2]_i_303_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.182 r  v1d6_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    53.182    v1d6_reg[3]_i_121_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.271 r  v1d6_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.271    v1d6_reg[3]_i_106_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.360 r  v1d2_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    53.360    v1d2_reg[3]_i_211_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.449 r  v1d2_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    53.449    v1d2_reg[3]_i_169_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.538 r  v1d2_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.001    53.539    v1d2_reg[3]_i_96_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.628 r  v1d2_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.628    v1d2_reg[3]_i_46_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.748 r  v1d2_reg[3]_i_18/CO[1]
                         net (fo=55, routed)          0.573    54.321    v1d2_reg[3]_i_18_n_2
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.249    54.570 r  v1d6[2]_i_442/O
                         net (fo=1, routed)           0.000    54.570    v1d6[2]_i_442_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    54.982 r  v1d6_reg[2]_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.982    v1d6_reg[2]_i_375_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.071 r  v1d6_reg[2]_i_298/CO[3]
                         net (fo=1, routed)           0.000    55.071    v1d6_reg[2]_i_298_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.160 r  v1d6_reg[2]_i_231/CO[3]
                         net (fo=1, routed)           0.001    55.160    v1d6_reg[2]_i_231_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.249 r  v1d6_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    55.249    v1d6_reg[3]_i_101_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.338 r  v1d6_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.338    v1d6_reg[3]_i_86_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.427 r  v1d2_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.427    v1d2_reg[3]_i_143_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.516 r  v1d2_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.516    v1d2_reg[3]_i_115_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.605 r  v1d2_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.605    v1d2_reg[3]_i_57_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.725 r  v1d2_reg[3]_i_21/CO[1]
                         net (fo=61, routed)          0.572    56.297    v1d2_reg[3]_i_21_n_2
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.249    56.546 r  v1d6[2]_i_439/O
                         net (fo=1, routed)           0.000    56.546    v1d6[2]_i_439_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    56.958 r  v1d6_reg[2]_i_370/CO[3]
                         net (fo=1, routed)           0.001    56.959    v1d6_reg[2]_i_370_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.048 r  v1d6_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000    57.048    v1d6_reg[2]_i_293_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.137 r  v1d6_reg[2]_i_226/CO[3]
                         net (fo=1, routed)           0.000    57.137    v1d6_reg[2]_i_226_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.226 r  v1d6_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    57.226    v1d6_reg[2]_i_169_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.315 r  v1d6_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.315    v1d6_reg[3]_i_81_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.404 r  v1d6_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    57.404    v1d6_reg[3]_i_62_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.493 r  v1d2_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.493    v1d2_reg[3]_i_77_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.582 r  v1d2_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    57.582    v1d2_reg[3]_i_54_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    57.702 r  v1d2_reg[3]_i_25/CO[1]
                         net (fo=61, routed)          0.655    58.357    v1d2_reg[3]_i_25_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.249    58.606 r  v1d6[2]_i_436/O
                         net (fo=1, routed)           0.000    58.606    v1d6[2]_i_436_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.018 r  v1d6_reg[2]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.018    v1d6_reg[2]_i_365_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.107 r  v1d6_reg[2]_i_288/CO[3]
                         net (fo=1, routed)           0.000    59.107    v1d6_reg[2]_i_288_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.196 r  v1d6_reg[2]_i_221/CO[3]
                         net (fo=1, routed)           0.000    59.196    v1d6_reg[2]_i_221_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.285 r  v1d6_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.285    v1d6_reg[2]_i_164_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.374 r  v1d6_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    59.374    v1d6_reg[2]_i_117_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.463 r  v1d6_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    59.463    v1d6_reg[3]_i_57_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.552 r  v1d6_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.552    v1d6_reg[3]_i_38_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.641 r  v1d2_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.641    v1d2_reg[3]_i_38_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.761 r  v1d2_reg[3]_i_20/CO[1]
                         net (fo=60, routed)          0.636    60.397    v1d2_reg[3]_i_20_n_2
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.249    60.646 r  v1d6[2]_i_368/O
                         net (fo=1, routed)           0.000    60.646    v1d6[2]_i_368_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.048 r  v1d6_reg[2]_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.048    v1d6_reg[2]_i_283_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.140 r  v1d6_reg[2]_i_216/CO[3]
                         net (fo=1, routed)           0.000    61.140    v1d6_reg[2]_i_216_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.232 r  v1d6_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    61.232    v1d6_reg[2]_i_159_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.324 r  v1d6_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.324    v1d6_reg[2]_i_112_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.416 r  v1d6_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    61.416    v1d6_reg[2]_i_75_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.508 r  v1d6_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.508    v1d6_reg[3]_i_33_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.600 r  v1d6_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.600    v1d6_reg[3]_i_18_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.719 r  v1d2_reg[3]_i_16/CO[1]
                         net (fo=55, routed)          0.708    62.428    v1d2_reg[3]_i_16_n_2
    SLICE_X7Y60          LUT2 (Prop_lut2_I0_O)        0.251    62.679 r  v1d6[2]_i_363/O
                         net (fo=1, routed)           0.000    62.679    v1d6[2]_i_363_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    63.091 r  v1d6_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    63.091    v1d6_reg[2]_i_278_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.180 r  v1d6_reg[2]_i_211/CO[3]
                         net (fo=1, routed)           0.000    63.180    v1d6_reg[2]_i_211_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.269 r  v1d6_reg[2]_i_154/CO[3]
                         net (fo=1, routed)           0.000    63.269    v1d6_reg[2]_i_154_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.358 r  v1d6_reg[2]_i_107/CO[3]
                         net (fo=1, routed)           0.000    63.358    v1d6_reg[2]_i_107_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.447 r  v1d6_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    63.447    v1d6_reg[2]_i_70_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.536 r  v1d6_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.536    v1d6_reg[2]_i_43_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.625 r  v1d6_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.625    v1d6_reg[3]_i_17_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.745 f  v1d6_reg[3]_i_9/CO[1]
                         net (fo=59, routed)          0.580    64.325    v1d6_reg[3]_i_9_n_2
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.249    64.574 r  v1d6[2]_i_426/O
                         net (fo=1, routed)           0.000    64.574    v1d6[2]_i_426_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.986 r  v1d6_reg[2]_i_350/CO[3]
                         net (fo=1, routed)           0.000    64.986    v1d6_reg[2]_i_350_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.075 r  v1d6_reg[2]_i_273/CO[3]
                         net (fo=1, routed)           0.000    65.075    v1d6_reg[2]_i_273_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.164 r  v1d6_reg[2]_i_206/CO[3]
                         net (fo=1, routed)           0.000    65.164    v1d6_reg[2]_i_206_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.253 r  v1d6_reg[2]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.253    v1d6_reg[2]_i_149_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.342 r  v1d6_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    65.342    v1d6_reg[2]_i_102_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.431 r  v1d6_reg[2]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.431    v1d6_reg[2]_i_65_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.520 r  v1d6_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.520    v1d6_reg[2]_i_38_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.609 r  v1d6_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.609    v1d6_reg[2]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.729 r  v1d6_reg[3]_i_12/CO[1]
                         net (fo=55, routed)          0.703    66.432    v1d6_reg[3]_i_12_n_2
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    67.016 r  v1d6_reg[2]_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.016    v1d6_reg[2]_i_349_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.105 r  v1d6_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    67.105    v1d6_reg[2]_i_272_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.194 r  v1d6_reg[2]_i_205/CO[3]
                         net (fo=1, routed)           0.000    67.194    v1d6_reg[2]_i_205_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.283 r  v1d6_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           0.000    67.283    v1d6_reg[2]_i_148_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.372 r  v1d6_reg[2]_i_101/CO[3]
                         net (fo=1, routed)           0.000    67.372    v1d6_reg[2]_i_101_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.461 r  v1d6_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    67.461    v1d6_reg[2]_i_64_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.550 r  v1d6_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.550    v1d6_reg[2]_i_37_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.639 r  v1d6_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.639    v1d6_reg[2]_i_14_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    67.759 f  v1d6_reg[2]_i_4/CO[1]
                         net (fo=55, routed)          0.603    68.362    v1d6_reg[2]_i_4_n_2
    SLICE_X6Y64          LUT1 (Prop_lut1_I0_O)        0.249    68.611 r  v1d6[0]_i_85/O
                         net (fo=1, routed)           0.000    68.611    v1d6[0]_i_85_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    69.013 r  v1d6_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    69.013    v1d6_reg[0]_i_75_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.105 r  v1d6_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.105    v1d6_reg[0]_i_65_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.197 r  v1d6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.197    v1d6_reg[0]_i_55_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.289 r  v1d6_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.289    v1d6_reg[0]_i_45_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.381 r  v1d6_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.381    v1d6_reg[0]_i_35_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.473 r  v1d6_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_25_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.565 r  v1d6_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.565    v1d6_reg[0]_i_15_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.657 r  v1d6_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.657    v1d6_reg[0]_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    69.776 r  v1d6_reg[0]_i_3/CO[1]
                         net (fo=17, routed)          0.535    70.310    v1d6_reg[0]_i_3_n_2
    SLICE_X8Y72          LUT3 (Prop_lut3_I2_O)        0.251    70.561 r  v1d3[0]_i_151/O
                         net (fo=1, routed)           0.000    70.561    v1d3[0]_i_151_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    70.940 r  v1d3_reg[0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    70.940    v1d3_reg[0]_i_138_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.032 r  v1d3_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    71.032    v1d3_reg[0]_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.124 r  v1d3_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.007    71.132    v1d3_reg[0]_i_75_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.224 r  v1d3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.224    v1d3_reg[0]_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    71.447 r  v1d3_reg[1]_i_11/O[1]
                         net (fo=4, routed)           0.362    71.809    v1d3_reg[1]_i_11_n_6
    SLICE_X9Y76          LUT6 (Prop_lut6_I3_O)        0.216    72.025 r  v1d3[1]_i_13/O
                         net (fo=3, routed)           0.232    72.257    v1d3[1]_i_13_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.097    72.354 r  v1d3[1]_i_5/O
                         net (fo=1, routed)           0.477    72.830    v1d3[1]_i_5_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    73.216 r  v1d3_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.007    73.224    v1d3_reg[1]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    73.381 r  v1d3_reg[0]_i_56/O[0]
                         net (fo=20, routed)          0.951    74.332    v1d3_reg[0]_i_56_n_7
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.209    74.541 r  v1d3[0]_i_53/O
                         net (fo=1, routed)           0.000    74.541    v1d3[0]_i_53_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    74.842 r  v1d3_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.842    v1d3_reg[0]_i_14_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    75.001 r  v1d3_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.494    75.494    v1d3_reg[0]_i_3_n_7
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.224    75.718 r  v1d3[0]_i_22/O
                         net (fo=1, routed)           0.223    75.941    v1d3[0]_i_22_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.239 r  v1d3_reg[0]_i_4/CO[3]
                         net (fo=18, routed)          0.912    77.152    v1d3_reg[0]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I3_O)        0.097    77.249 r  v1d3[3]_i_47/O
                         net (fo=1, routed)           0.377    77.625    v1d3[3]_i_47_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.097    77.722 r  v1d3[3]_i_40/O
                         net (fo=3, routed)           0.318    78.041    v1d3[3]_i_40_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.097    78.138 f  v1d3[3]_i_38/O
                         net (fo=2, routed)           0.535    78.673    v1d3[3]_i_38_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097    78.770 r  v1d3[3]_i_27/O
                         net (fo=6, routed)           0.541    79.311    v1d3[3]_i_27_n_0
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.097    79.408 f  v1d3[3]_i_24/O
                         net (fo=2, routed)           0.623    80.031    v1d3[3]_i_24_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.097    80.128 r  v1d3[3]_i_12/O
                         net (fo=4, routed)           0.227    80.356    v1d3[3]_i_12_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I0_O)        0.097    80.453 f  v1d3[3]_i_21/O
                         net (fo=2, routed)           0.119    80.571    v1d3[3]_i_21_n_0
    SLICE_X14Y64         LUT4 (Prop_lut4_I3_O)        0.097    80.668 r  v1d3[3]_i_15/O
                         net (fo=1, routed)           0.299    80.967    v1d3[3]_i_15_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I2_O)        0.097    81.064 r  v1d3[3]_i_6/O
                         net (fo=3, routed)           0.219    81.283    v1d3[3]_i_6_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I0_O)        0.097    81.380 r  v1d3[1]_i_1/O
                         net (fo=1, routed)           0.000    81.380    v1d3[1]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  v1d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.120    13.847    CLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  v1d3_reg[1]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.069    14.034    v1d3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -81.380    
  -------------------------------------------------------------------
                         slack                                -67.347    

Slack (VIOLATED) :        -67.341ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        77.258ns  (logic 48.659ns (62.982%)  route 28.599ns (37.017%))
  Logic Levels:           333  (CARRY4=291 LUT1=3 LUT2=24 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.488     4.921    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.212     5.133 r  v1d2[0]_i_1550/O
                         net (fo=1, routed)           0.000     5.133    v1d2[0]_i_1550_n_0
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.545 r  v1d2_reg[0]_i_1478/CO[3]
                         net (fo=1, routed)           0.000     5.545    v1d2_reg[0]_i_1478_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  v1d2_reg[0]_i_1473/CO[3]
                         net (fo=1, routed)           0.000     5.634    v1d2_reg[0]_i_1473_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  v1d2_reg[0]_i_1468/CO[3]
                         net (fo=1, routed)           0.000     5.723    v1d2_reg[0]_i_1468_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  v1d2_reg[0]_i_1463/CO[3]
                         net (fo=1, routed)           0.000     5.812    v1d2_reg[0]_i_1463_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.901 r  v1d2_reg[0]_i_1458/CO[3]
                         net (fo=1, routed)           0.000     5.901    v1d2_reg[0]_i_1458_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.990 r  v1d2_reg[0]_i_1455/CO[3]
                         net (fo=1, routed)           0.000     5.990    v1d2_reg[0]_i_1455_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.177 r  v1d2_reg[0]_i_1454/CO[0]
                         net (fo=35, routed)          0.708     6.884    v1d2_reg[0]_i_1454_n_3
    SLICE_X14Y2          LUT2 (Prop_lut2_I0_O)        0.279     7.163 r  v1d2[0]_i_1494/O
                         net (fo=1, routed)           0.000     7.163    v1d2[0]_i_1494_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.565 r  v1d2_reg[0]_i_1390/CO[3]
                         net (fo=1, routed)           0.000     7.565    v1d2_reg[0]_i_1390_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.657 r  v1d2_reg[0]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     7.657    v1d2_reg[0]_i_1385_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.749 r  v1d2_reg[0]_i_1380/CO[3]
                         net (fo=1, routed)           0.000     7.749    v1d2_reg[0]_i_1380_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.841 r  v1d2_reg[0]_i_1375/CO[3]
                         net (fo=1, routed)           0.000     7.841    v1d2_reg[0]_i_1375_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.933 r  v1d2_reg[0]_i_1370/CO[3]
                         net (fo=1, routed)           0.000     7.933    v1d2_reg[0]_i_1370_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.025 r  v1d2_reg[0]_i_1365/CO[3]
                         net (fo=1, routed)           0.000     8.025    v1d2_reg[0]_i_1365_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.117 r  v1d2_reg[0]_i_1360/CO[3]
                         net (fo=1, routed)           0.000     8.117    v1d2_reg[0]_i_1360_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.209 r  v1d2_reg[0]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     8.209    v1d2_reg[0]_i_1357_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.328 r  v1d2_reg[0]_i_1356/CO[1]
                         net (fo=35, routed)          0.767     9.095    v1d2_reg[0]_i_1356_n_2
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.251     9.346 r  v1d2[0]_i_1393/O
                         net (fo=1, routed)           0.000     9.346    v1d2[0]_i_1393_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.748 r  v1d2_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.000     9.748    v1d2_reg[0]_i_1299_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.840 r  v1d2_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     9.840    v1d2_reg[0]_i_1294_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.932 r  v1d2_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     9.932    v1d2_reg[0]_i_1289_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.024 r  v1d2_reg[0]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    10.024    v1d2_reg[0]_i_1284_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  v1d2_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    10.116    v1d2_reg[0]_i_1279_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.208 r  v1d2_reg[0]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    10.208    v1d2_reg[0]_i_1274_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.300 r  v1d2_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    10.300    v1d2_reg[0]_i_1271_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.419 r  v1d2_reg[0]_i_1270/CO[1]
                         net (fo=35, routed)          0.653    11.072    v1d2_reg[0]_i_1270_n_2
    SLICE_X13Y3          LUT2 (Prop_lut2_I0_O)        0.251    11.323 r  v1d2[0]_i_1312/O
                         net (fo=1, routed)           0.000    11.323    v1d2[0]_i_1312_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.735 r  v1d2_reg[0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    11.735    v1d2_reg[0]_i_1212_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.824 r  v1d2_reg[0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    11.824    v1d2_reg[0]_i_1207_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.913 r  v1d2_reg[0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    11.913    v1d2_reg[0]_i_1202_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.002 r  v1d2_reg[0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    12.002    v1d2_reg[0]_i_1197_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.091 r  v1d2_reg[0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.091    v1d2_reg[0]_i_1192_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.180 r  v1d2_reg[0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    12.180    v1d2_reg[0]_i_1187_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.269 r  v1d2_reg[0]_i_1182/CO[3]
                         net (fo=1, routed)           0.000    12.269    v1d2_reg[0]_i_1182_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.358 r  v1d2_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    12.358    v1d2_reg[0]_i_1179_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.478 r  v1d2_reg[0]_i_1178/CO[1]
                         net (fo=35, routed)          0.746    13.225    v1d2_reg[0]_i_1178_n_2
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.249    13.474 r  v1d2[0]_i_1219/O
                         net (fo=1, routed)           0.000    13.474    v1d2[0]_i_1219_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.886 r  v1d2_reg[0]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    13.886    v1d2_reg[0]_i_1100_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.975 r  v1d2_reg[0]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    13.975    v1d2_reg[0]_i_1095_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.064 r  v1d2_reg[0]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    14.064    v1d2_reg[0]_i_1090_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.153 r  v1d2_reg[0]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    14.153    v1d2_reg[0]_i_1085_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.242 r  v1d2_reg[0]_i_1080/CO[3]
                         net (fo=1, routed)           0.000    14.242    v1d2_reg[0]_i_1080_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.331 r  v1d2_reg[0]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    14.331    v1d2_reg[0]_i_1075_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.420 r  v1d2_reg[0]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    14.420    v1d2_reg[0]_i_1070_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.509 r  v1d2_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    14.509    v1d2_reg[0]_i_1067_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.629 r  v1d2_reg[0]_i_1066/CO[1]
                         net (fo=35, routed)          0.581    15.209    v1d2_reg[0]_i_1066_n_2
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.249    15.458 r  v1d2[0]_i_1107/O
                         net (fo=1, routed)           0.000    15.458    v1d2[0]_i_1107_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.870 r  v1d2_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    15.870    v1d2_reg[0]_i_967_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.959 r  v1d2_reg[0]_i_962/CO[3]
                         net (fo=1, routed)           0.000    15.959    v1d2_reg[0]_i_962_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.048 r  v1d2_reg[0]_i_957/CO[3]
                         net (fo=1, routed)           0.000    16.048    v1d2_reg[0]_i_957_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.137 r  v1d2_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000    16.137    v1d2_reg[0]_i_952_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.226 r  v1d2_reg[0]_i_947/CO[3]
                         net (fo=1, routed)           0.000    16.226    v1d2_reg[0]_i_947_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.315 r  v1d2_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    16.315    v1d2_reg[0]_i_942_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.404 r  v1d2_reg[0]_i_937/CO[3]
                         net (fo=1, routed)           0.000    16.404    v1d2_reg[0]_i_937_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.493 r  v1d2_reg[0]_i_934/CO[3]
                         net (fo=1, routed)           0.000    16.493    v1d2_reg[0]_i_934_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.614 r  v1d2_reg[0]_i_933/CO[1]
                         net (fo=35, routed)          0.859    17.473    v1d2_reg[0]_i_933_n_2
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.249    17.722 r  v1d2[0]_i_970/O
                         net (fo=1, routed)           0.000    17.722    v1d2[0]_i_970_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.124 r  v1d2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    18.124    v1d2_reg[0]_i_835_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.216 r  v1d2_reg[0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    18.216    v1d2_reg[0]_i_830_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.308 r  v1d2_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.308    v1d2_reg[0]_i_825_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.400 r  v1d2_reg[0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    18.400    v1d2_reg[0]_i_820_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.492 r  v1d2_reg[0]_i_815/CO[3]
                         net (fo=1, routed)           0.000    18.492    v1d2_reg[0]_i_815_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.584 r  v1d2_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    18.584    v1d2_reg[0]_i_810_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.676 r  v1d2_reg[0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    18.676    v1d2_reg[0]_i_807_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    18.795 r  v1d2_reg[0]_i_806/CO[1]
                         net (fo=35, routed)          0.765    19.559    v1d2_reg[0]_i_806_n_2
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.251    19.810 r  v1d2[0]_i_848/O
                         net (fo=1, routed)           0.000    19.810    v1d2[0]_i_848_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.222 r  v1d2_reg[0]_i_705/CO[3]
                         net (fo=1, routed)           0.000    20.222    v1d2_reg[0]_i_705_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.311 r  v1d2_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    20.311    v1d2_reg[0]_i_700_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.400 r  v1d2_reg[0]_i_695/CO[3]
                         net (fo=1, routed)           0.000    20.400    v1d2_reg[0]_i_695_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.489 r  v1d2_reg[0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    20.489    v1d2_reg[0]_i_690_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.578 r  v1d2_reg[0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    20.578    v1d2_reg[0]_i_685_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.667 r  v1d2_reg[0]_i_680/CO[3]
                         net (fo=1, routed)           0.000    20.667    v1d2_reg[0]_i_680_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.756 r  v1d2_reg[0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.756    v1d2_reg[0]_i_675_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.845 r  v1d2_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    20.845    v1d2_reg[0]_i_672_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.965 r  v1d2_reg[0]_i_671/CO[1]
                         net (fo=35, routed)          0.761    21.726    v1d2_reg[0]_i_671_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.249    21.975 r  v1d2[0]_i_712/O
                         net (fo=1, routed)           0.000    21.975    v1d2[0]_i_712_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.377 r  v1d2_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    22.377    v1d2_reg[0]_i_564_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.469 r  v1d2_reg[0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    22.469    v1d2_reg[0]_i_559_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.561 r  v1d2_reg[0]_i_554/CO[3]
                         net (fo=1, routed)           0.000    22.561    v1d2_reg[0]_i_554_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.653 r  v1d2_reg[0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    22.653    v1d2_reg[0]_i_549_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.745 r  v1d2_reg[0]_i_544/CO[3]
                         net (fo=1, routed)           0.000    22.745    v1d2_reg[0]_i_544_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.837 r  v1d2_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.837    v1d2_reg[0]_i_539_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.929 r  v1d2_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    22.929    v1d2_reg[0]_i_534_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.021 r  v1d2_reg[0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    23.021    v1d2_reg[0]_i_531_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    23.140 r  v1d2_reg[0]_i_530/CO[1]
                         net (fo=35, routed)          0.734    23.874    v1d2_reg[0]_i_530_n_2
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.251    24.125 r  v1d2[0]_i_670/O
                         net (fo=1, routed)           0.000    24.125    v1d2[0]_i_670_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.537 r  v1d2_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    24.537    v1d2_reg[0]_i_525_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.626 r  v1d2_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    24.626    v1d2_reg[0]_i_424_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.715 r  v1d2_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    24.715    v1d2_reg[0]_i_419_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.804 r  v1d2_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    24.804    v1d2_reg[0]_i_414_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.893 r  v1d2_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    24.893    v1d2_reg[0]_i_409_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.982 r  v1d2_reg[0]_i_404/CO[3]
                         net (fo=1, routed)           0.000    24.982    v1d2_reg[0]_i_404_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.071 r  v1d2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    25.071    v1d2_reg[0]_i_399_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.160 r  v1d2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    25.160    v1d2_reg[0]_i_396_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.280 r  v1d2_reg[0]_i_395/CO[1]
                         net (fo=35, routed)          0.602    25.882    v1d2_reg[0]_i_395_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I0_O)        0.249    26.131 r  v1d2[0]_i_667/O
                         net (fo=1, routed)           0.000    26.131    v1d2[0]_i_667_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.543 r  v1d2_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    26.543    v1d2_reg[0]_i_520_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.632 r  v1d2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    26.632    v1d2_reg[0]_i_390_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.721 r  v1d2_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    26.721    v1d2_reg[0]_i_304_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.810 r  v1d2_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    26.810    v1d2_reg[0]_i_299_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.899 r  v1d2_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    26.899    v1d2_reg[0]_i_294_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.988 r  v1d2_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000    26.988    v1d2_reg[0]_i_289_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.077 r  v1d2_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.077    v1d2_reg[0]_i_284_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.166 r  v1d2_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.166    v1d2_reg[0]_i_281_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    27.286 r  v1d2_reg[0]_i_280/CO[1]
                         net (fo=35, routed)          0.641    27.927    v1d2_reg[0]_i_280_n_2
    SLICE_X6Y13          LUT2 (Prop_lut2_I0_O)        0.249    28.176 r  v1d2[0]_i_664/O
                         net (fo=1, routed)           0.000    28.176    v1d2[0]_i_664_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    28.578 r  v1d2_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    28.578    v1d2_reg[0]_i_515_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.670 r  v1d2_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    28.670    v1d2_reg[0]_i_385_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.762 r  v1d2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    28.762    v1d2_reg[0]_i_275_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.854 r  v1d2_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    28.854    v1d2_reg[0]_i_204_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.946 r  v1d2_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    28.946    v1d2_reg[0]_i_199_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.038 r  v1d2_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    29.038    v1d2_reg[0]_i_194_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.130 r  v1d2_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    29.130    v1d2_reg[0]_i_189_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.222 r  v1d2_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    29.222    v1d2_reg[0]_i_186_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    29.341 r  v1d2_reg[0]_i_185/CO[1]
                         net (fo=35, routed)          0.671    30.013    v1d2_reg[0]_i_185_n_2
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.251    30.264 r  v1d2[0]_i_518/O
                         net (fo=1, routed)           0.000    30.264    v1d2[0]_i_518_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.666 r  v1d2_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    30.666    v1d2_reg[0]_i_380_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.758 r  v1d2_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.007    30.765    v1d2_reg[0]_i_270_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.857 r  v1d2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    30.857    v1d2_reg[0]_i_180_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.949 r  v1d2_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    30.949    v1d2_reg[0]_i_124_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.041 r  v1d2_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.041    v1d2_reg[0]_i_119_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.133 r  v1d2_reg[0]_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.133    v1d2_reg[0]_i_114_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.225 r  v1d2_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    31.225    v1d2_reg[0]_i_111_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.344 r  v1d2_reg[0]_i_110/CO[1]
                         net (fo=35, routed)          0.405    31.749    v1d2_reg[0]_i_110_n_2
    SLICE_X6Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    32.347 r  v1d2_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.000    32.347    v1d2_reg[0]_i_505_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.439 r  v1d2_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.439    v1d2_reg[0]_i_375_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.531 r  v1d2_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    32.531    v1d2_reg[0]_i_265_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.623 r  v1d2_reg[0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    32.623    v1d2_reg[0]_i_175_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.715 r  v1d2_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    32.715    v1d2_reg[0]_i_105_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.807 r  v1d2_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    32.807    v1d2_reg[0]_i_64_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.899 r  v1d2_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.899    v1d2_reg[0]_i_59_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.991 r  v1d2_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.991    v1d2_reg[0]_i_56_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.110 r  v1d2_reg[0]_i_55/CO[1]
                         net (fo=35, routed)          0.747    33.857    v1d2_reg[0]_i_55_n_2
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.251    34.108 r  v1d2[0]_i_654/O
                         net (fo=1, routed)           0.000    34.108    v1d2[0]_i_654_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.520 r  v1d2_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    34.520    v1d2_reg[0]_i_500_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.609 r  v1d2_reg[0]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.609    v1d2_reg[0]_i_370_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.698 r  v1d2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    34.698    v1d2_reg[0]_i_260_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.787 r  v1d2_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.787    v1d2_reg[0]_i_170_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.876 r  v1d2_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.876    v1d2_reg[0]_i_100_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.965 r  v1d2_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.965    v1d2_reg[0]_i_50_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.054 r  v1d2_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.054    v1d2_reg[0]_i_24_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.143 r  v1d2_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.143    v1d2_reg[0]_i_21_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.263 r  v1d2_reg[0]_i_20/CO[1]
                         net (fo=35, routed)          0.798    36.060    v1d2_reg[0]_i_20_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.249    36.309 r  v1d2[0]_i_651/O
                         net (fo=1, routed)           0.000    36.309    v1d2[0]_i_651_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.711 r  v1d2_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    36.711    v1d2_reg[0]_i_495_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.803 r  v1d2_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    36.803    v1d2_reg[0]_i_365_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.895 r  v1d2_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.895    v1d2_reg[0]_i_255_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.987 r  v1d2_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    36.987    v1d2_reg[0]_i_165_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.079 r  v1d2_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    37.079    v1d2_reg[0]_i_95_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.171 r  v1d2_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    37.171    v1d2_reg[0]_i_45_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.263 r  v1d2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.263    v1d2_reg[0]_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.355 r  v1d2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.355    v1d2_reg[0]_i_6_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.474 r  v1d2_reg[0]_i_5/CO[1]
                         net (fo=35, routed)          0.604    38.078    v1d2_reg[0]_i_5_n_2
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.251    38.329 r  v1d2[0]_i_647/O
                         net (fo=1, routed)           0.000    38.329    v1d2[0]_i_647_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.731 r  v1d2_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    38.731    v1d2_reg[0]_i_494_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.823 r  v1d2_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.823    v1d2_reg[0]_i_364_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.915 r  v1d2_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    38.915    v1d2_reg[0]_i_254_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.007 r  v1d2_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    39.007    v1d2_reg[0]_i_164_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.099 r  v1d2_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.099    v1d2_reg[0]_i_94_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.191 r  v1d2_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    v1d2_reg[0]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.283 r  v1d2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.283    v1d2_reg[0]_i_14_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.375 r  v1d2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.375    v1d2_reg[0]_i_4_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    39.494 r  v1d2_reg[0]_i_2/CO[1]
                         net (fo=52, routed)          0.914    40.409    v1d2_reg[0]_i_2_n_2
    SLICE_X10Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    41.007 r  v1d2_reg[3]_i_441/CO[3]
                         net (fo=1, routed)           0.000    41.007    v1d2_reg[3]_i_441_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.099 r  v1d2_reg[3]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.099    v1d2_reg[3]_i_403_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.191 r  v1d2_reg[3]_i_359/CO[3]
                         net (fo=1, routed)           0.000    41.191    v1d2_reg[3]_i_359_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.283 r  v1d1_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    41.283    v1d1_reg[3]_i_129_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.375 r  v1d1_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.007    41.382    v1d1_reg[3]_i_103_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.474 r  v1d1_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    41.474    v1d1_reg[3]_i_73_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.566 r  v1d1_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.566    v1d1_reg[3]_i_43_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.658 r  v1d1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.658    v1d1_reg[3]_i_19_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    41.777 r  v1d1_reg[3]_i_13/CO[1]
                         net (fo=57, routed)          0.666    42.443    v1d1_reg[3]_i_13_n_2
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.251    42.694 r  v1d2[3]_i_464/O
                         net (fo=1, routed)           0.000    42.694    v1d2[3]_i_464_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.106 r  v1d2_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.007    43.114    v1d2_reg[3]_i_436_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.203 r  v1d2_reg[3]_i_398/CO[3]
                         net (fo=1, routed)           0.000    43.203    v1d2_reg[3]_i_398_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.292 r  v1d2_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    43.292    v1d2_reg[3]_i_354_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.381 r  v1d2_reg[3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.381    v1d2_reg[3]_i_309_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.470 r  v1d1_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    43.470    v1d1_reg[3]_i_102_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.559 r  v1d1_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.559    v1d1_reg[3]_i_72_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.648 r  v1d1_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.648    v1d1_reg[3]_i_42_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.737 r  v1d1_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.737    v1d1_reg[3]_i_18_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.857 r  v1d1_reg[3]_i_9/CO[1]
                         net (fo=53, routed)          0.478    44.334    v1d1_reg[3]_i_9_n_2
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.249    44.583 r  v1d2[3]_i_455/O
                         net (fo=1, routed)           0.000    44.583    v1d2[3]_i_455_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.995 r  v1d2_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000    44.995    v1d2_reg[3]_i_417_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.084 r  v1d2_reg[3]_i_393/CO[3]
                         net (fo=1, routed)           0.000    45.084    v1d2_reg[3]_i_393_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.173 r  v1d2_reg[3]_i_349/CO[3]
                         net (fo=1, routed)           0.000    45.173    v1d2_reg[3]_i_349_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.262 r  v1d2_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    45.262    v1d2_reg[3]_i_304_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.351 r  v1d2_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.351    v1d2_reg[3]_i_259_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.440 r  v1d1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.440    v1d1_reg[3]_i_87_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.529 r  v1d1_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    45.529    v1d1_reg[3]_i_57_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.618 r  v1d1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.618    v1d1_reg[3]_i_25_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.738 r  v1d1_reg[3]_i_11/CO[1]
                         net (fo=53, routed)          0.601    46.339    v1d1_reg[3]_i_11_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.249    46.588 r  v1d6[3]_i_186/O
                         net (fo=1, routed)           0.000    46.588    v1d6[3]_i_186_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    46.990 r  v1d6_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    46.990    v1d6_reg[3]_i_166_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.082 r  v1d2_reg[3]_i_369/CO[3]
                         net (fo=1, routed)           0.000    47.082    v1d2_reg[3]_i_369_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.174 r  v1d2_reg[3]_i_344/CO[3]
                         net (fo=1, routed)           0.000    47.174    v1d2_reg[3]_i_344_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.266 r  v1d2_reg[3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    47.266    v1d2_reg[3]_i_299_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.358 r  v1d2_reg[3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    47.358    v1d2_reg[3]_i_250_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.450 r  v1d2_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    47.450    v1d2_reg[3]_i_185_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.542 r  v1d2_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    47.542    v1d2_reg[3]_i_180_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.634 r  v1d2_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    47.634    v1d2_reg[3]_i_131_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    47.753 r  v1d2_reg[3]_i_68/CO[1]
                         net (fo=51, routed)          0.398    48.151    v1d2_reg[3]_i_68_n_2
    SLICE_X8Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    48.749 r  v1d6_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.749    v1d6_reg[3]_i_161_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.841 r  v1d6_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    48.841    v1d6_reg[3]_i_146_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.933 r  v1d2_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    48.933    v1d2_reg[3]_i_319_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.025 r  v1d2_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.025    v1d2_reg[3]_i_294_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.117 r  v1d2_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    49.117    v1d2_reg[3]_i_245_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.209 r  v1d2_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    49.209    v1d2_reg[3]_i_175_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.301 r  v1d2_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.001    49.301    v1d2_reg[3]_i_105_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.393 r  v1d2_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    49.393    v1d2_reg[3]_i_102_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    49.512 r  v1d2_reg[3]_i_70/CO[1]
                         net (fo=57, routed)          0.805    50.318    v1d2_reg[3]_i_70_n_2
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.251    50.569 r  v1d6[2]_i_449/O
                         net (fo=1, routed)           0.000    50.569    v1d6[2]_i_449_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.981 r  v1d6_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.981    v1d6_reg[2]_i_385_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.070 r  v1d6_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    51.070    v1d6_reg[3]_i_141_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.159 r  v1d6_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.159    v1d6_reg[3]_i_126_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.248 r  v1d2_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.248    v1d2_reg[3]_i_269_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.337 r  v1d2_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    51.337    v1d2_reg[3]_i_240_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.426 r  v1d2_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    51.426    v1d2_reg[3]_i_170_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.515 r  v1d2_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    51.515    v1d2_reg[3]_i_97_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.604 r  v1d2_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.604    v1d2_reg[3]_i_48_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.724 r  v1d2_reg[3]_i_47/CO[1]
                         net (fo=61, routed)          0.697    52.420    v1d2_reg[3]_i_47_n_2
    SLICE_X4Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.004 r  v1d6_reg[2]_i_380/CO[3]
                         net (fo=1, routed)           0.000    53.004    v1d6_reg[2]_i_380_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.093 r  v1d6_reg[2]_i_303/CO[3]
                         net (fo=1, routed)           0.000    53.093    v1d6_reg[2]_i_303_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.182 r  v1d6_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    53.182    v1d6_reg[3]_i_121_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.271 r  v1d6_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.271    v1d6_reg[3]_i_106_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.360 r  v1d2_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    53.360    v1d2_reg[3]_i_211_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.449 r  v1d2_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    53.449    v1d2_reg[3]_i_169_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.538 r  v1d2_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.001    53.539    v1d2_reg[3]_i_96_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.628 r  v1d2_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.628    v1d2_reg[3]_i_46_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.748 r  v1d2_reg[3]_i_18/CO[1]
                         net (fo=55, routed)          0.573    54.321    v1d2_reg[3]_i_18_n_2
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.249    54.570 r  v1d6[2]_i_442/O
                         net (fo=1, routed)           0.000    54.570    v1d6[2]_i_442_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    54.982 r  v1d6_reg[2]_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.982    v1d6_reg[2]_i_375_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.071 r  v1d6_reg[2]_i_298/CO[3]
                         net (fo=1, routed)           0.000    55.071    v1d6_reg[2]_i_298_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.160 r  v1d6_reg[2]_i_231/CO[3]
                         net (fo=1, routed)           0.001    55.160    v1d6_reg[2]_i_231_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.249 r  v1d6_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    55.249    v1d6_reg[3]_i_101_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.338 r  v1d6_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.338    v1d6_reg[3]_i_86_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.427 r  v1d2_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.427    v1d2_reg[3]_i_143_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.516 r  v1d2_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.516    v1d2_reg[3]_i_115_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.605 r  v1d2_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.605    v1d2_reg[3]_i_57_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.725 r  v1d2_reg[3]_i_21/CO[1]
                         net (fo=61, routed)          0.572    56.297    v1d2_reg[3]_i_21_n_2
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.249    56.546 r  v1d6[2]_i_439/O
                         net (fo=1, routed)           0.000    56.546    v1d6[2]_i_439_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    56.958 r  v1d6_reg[2]_i_370/CO[3]
                         net (fo=1, routed)           0.001    56.959    v1d6_reg[2]_i_370_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.048 r  v1d6_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000    57.048    v1d6_reg[2]_i_293_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.137 r  v1d6_reg[2]_i_226/CO[3]
                         net (fo=1, routed)           0.000    57.137    v1d6_reg[2]_i_226_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.226 r  v1d6_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    57.226    v1d6_reg[2]_i_169_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.315 r  v1d6_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.315    v1d6_reg[3]_i_81_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.404 r  v1d6_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    57.404    v1d6_reg[3]_i_62_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.493 r  v1d2_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.493    v1d2_reg[3]_i_77_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.582 r  v1d2_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    57.582    v1d2_reg[3]_i_54_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    57.702 r  v1d2_reg[3]_i_25/CO[1]
                         net (fo=61, routed)          0.655    58.357    v1d2_reg[3]_i_25_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.249    58.606 r  v1d6[2]_i_436/O
                         net (fo=1, routed)           0.000    58.606    v1d6[2]_i_436_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.018 r  v1d6_reg[2]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.018    v1d6_reg[2]_i_365_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.107 r  v1d6_reg[2]_i_288/CO[3]
                         net (fo=1, routed)           0.000    59.107    v1d6_reg[2]_i_288_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.196 r  v1d6_reg[2]_i_221/CO[3]
                         net (fo=1, routed)           0.000    59.196    v1d6_reg[2]_i_221_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.285 r  v1d6_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.285    v1d6_reg[2]_i_164_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.374 r  v1d6_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    59.374    v1d6_reg[2]_i_117_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.463 r  v1d6_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    59.463    v1d6_reg[3]_i_57_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.552 r  v1d6_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.552    v1d6_reg[3]_i_38_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.641 r  v1d2_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.641    v1d2_reg[3]_i_38_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.761 r  v1d2_reg[3]_i_20/CO[1]
                         net (fo=60, routed)          0.636    60.397    v1d2_reg[3]_i_20_n_2
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.249    60.646 r  v1d6[2]_i_368/O
                         net (fo=1, routed)           0.000    60.646    v1d6[2]_i_368_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.048 r  v1d6_reg[2]_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.048    v1d6_reg[2]_i_283_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.140 r  v1d6_reg[2]_i_216/CO[3]
                         net (fo=1, routed)           0.000    61.140    v1d6_reg[2]_i_216_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.232 r  v1d6_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    61.232    v1d6_reg[2]_i_159_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.324 r  v1d6_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.324    v1d6_reg[2]_i_112_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.416 r  v1d6_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    61.416    v1d6_reg[2]_i_75_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.508 r  v1d6_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.508    v1d6_reg[3]_i_33_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.600 r  v1d6_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.600    v1d6_reg[3]_i_18_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.719 r  v1d2_reg[3]_i_16/CO[1]
                         net (fo=55, routed)          0.708    62.428    v1d2_reg[3]_i_16_n_2
    SLICE_X7Y60          LUT2 (Prop_lut2_I0_O)        0.251    62.679 r  v1d6[2]_i_363/O
                         net (fo=1, routed)           0.000    62.679    v1d6[2]_i_363_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    63.091 r  v1d6_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    63.091    v1d6_reg[2]_i_278_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.180 r  v1d6_reg[2]_i_211/CO[3]
                         net (fo=1, routed)           0.000    63.180    v1d6_reg[2]_i_211_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.269 r  v1d6_reg[2]_i_154/CO[3]
                         net (fo=1, routed)           0.000    63.269    v1d6_reg[2]_i_154_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.358 r  v1d6_reg[2]_i_107/CO[3]
                         net (fo=1, routed)           0.000    63.358    v1d6_reg[2]_i_107_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.447 r  v1d6_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    63.447    v1d6_reg[2]_i_70_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.536 r  v1d6_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.536    v1d6_reg[2]_i_43_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.625 r  v1d6_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.625    v1d6_reg[3]_i_17_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.745 f  v1d6_reg[3]_i_9/CO[1]
                         net (fo=59, routed)          0.580    64.325    v1d6_reg[3]_i_9_n_2
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.249    64.574 r  v1d6[2]_i_426/O
                         net (fo=1, routed)           0.000    64.574    v1d6[2]_i_426_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.986 r  v1d6_reg[2]_i_350/CO[3]
                         net (fo=1, routed)           0.000    64.986    v1d6_reg[2]_i_350_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.075 r  v1d6_reg[2]_i_273/CO[3]
                         net (fo=1, routed)           0.000    65.075    v1d6_reg[2]_i_273_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.164 r  v1d6_reg[2]_i_206/CO[3]
                         net (fo=1, routed)           0.000    65.164    v1d6_reg[2]_i_206_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.253 r  v1d6_reg[2]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.253    v1d6_reg[2]_i_149_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.342 r  v1d6_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    65.342    v1d6_reg[2]_i_102_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.431 r  v1d6_reg[2]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.431    v1d6_reg[2]_i_65_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.520 r  v1d6_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.520    v1d6_reg[2]_i_38_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.609 r  v1d6_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.609    v1d6_reg[2]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.729 r  v1d6_reg[3]_i_12/CO[1]
                         net (fo=55, routed)          0.703    66.432    v1d6_reg[3]_i_12_n_2
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    67.016 r  v1d6_reg[2]_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.016    v1d6_reg[2]_i_349_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.105 r  v1d6_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    67.105    v1d6_reg[2]_i_272_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.194 r  v1d6_reg[2]_i_205/CO[3]
                         net (fo=1, routed)           0.000    67.194    v1d6_reg[2]_i_205_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.283 r  v1d6_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           0.000    67.283    v1d6_reg[2]_i_148_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.372 r  v1d6_reg[2]_i_101/CO[3]
                         net (fo=1, routed)           0.000    67.372    v1d6_reg[2]_i_101_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.461 r  v1d6_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    67.461    v1d6_reg[2]_i_64_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.550 r  v1d6_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.550    v1d6_reg[2]_i_37_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.639 r  v1d6_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.639    v1d6_reg[2]_i_14_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    67.759 f  v1d6_reg[2]_i_4/CO[1]
                         net (fo=55, routed)          0.603    68.362    v1d6_reg[2]_i_4_n_2
    SLICE_X6Y64          LUT1 (Prop_lut1_I0_O)        0.249    68.611 r  v1d6[0]_i_85/O
                         net (fo=1, routed)           0.000    68.611    v1d6[0]_i_85_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    69.013 r  v1d6_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    69.013    v1d6_reg[0]_i_75_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.105 r  v1d6_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.105    v1d6_reg[0]_i_65_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.197 r  v1d6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.197    v1d6_reg[0]_i_55_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.289 r  v1d6_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.289    v1d6_reg[0]_i_45_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.381 r  v1d6_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.381    v1d6_reg[0]_i_35_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.473 r  v1d6_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_25_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.565 r  v1d6_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.565    v1d6_reg[0]_i_15_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.657 r  v1d6_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.657    v1d6_reg[0]_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    69.776 r  v1d6_reg[0]_i_3/CO[1]
                         net (fo=17, routed)          0.535    70.310    v1d6_reg[0]_i_3_n_2
    SLICE_X8Y72          LUT3 (Prop_lut3_I2_O)        0.251    70.561 r  v1d3[0]_i_151/O
                         net (fo=1, routed)           0.000    70.561    v1d3[0]_i_151_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    70.940 r  v1d3_reg[0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    70.940    v1d3_reg[0]_i_138_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.032 r  v1d3_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    71.032    v1d3_reg[0]_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.124 r  v1d3_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.007    71.132    v1d3_reg[0]_i_75_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.224 r  v1d3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.224    v1d3_reg[0]_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    71.447 r  v1d3_reg[1]_i_11/O[1]
                         net (fo=4, routed)           0.362    71.809    v1d3_reg[1]_i_11_n_6
    SLICE_X9Y76          LUT6 (Prop_lut6_I3_O)        0.216    72.025 r  v1d3[1]_i_13/O
                         net (fo=3, routed)           0.232    72.257    v1d3[1]_i_13_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.097    72.354 r  v1d3[1]_i_5/O
                         net (fo=1, routed)           0.477    72.830    v1d3[1]_i_5_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    73.216 r  v1d3_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.007    73.224    v1d3_reg[1]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    73.381 r  v1d3_reg[0]_i_56/O[0]
                         net (fo=20, routed)          0.951    74.332    v1d3_reg[0]_i_56_n_7
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.209    74.541 r  v1d3[0]_i_53/O
                         net (fo=1, routed)           0.000    74.541    v1d3[0]_i_53_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    74.842 r  v1d3_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.842    v1d3_reg[0]_i_14_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    75.001 r  v1d3_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.494    75.494    v1d3_reg[0]_i_3_n_7
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.224    75.718 r  v1d3[0]_i_22/O
                         net (fo=1, routed)           0.223    75.941    v1d3[0]_i_22_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.239 r  v1d3_reg[0]_i_4/CO[3]
                         net (fo=18, routed)          0.912    77.152    v1d3_reg[0]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I3_O)        0.097    77.249 r  v1d3[3]_i_47/O
                         net (fo=1, routed)           0.377    77.625    v1d3[3]_i_47_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.097    77.722 r  v1d3[3]_i_40/O
                         net (fo=3, routed)           0.318    78.041    v1d3[3]_i_40_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.097    78.138 f  v1d3[3]_i_38/O
                         net (fo=2, routed)           0.535    78.673    v1d3[3]_i_38_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097    78.770 r  v1d3[3]_i_27/O
                         net (fo=6, routed)           0.541    79.311    v1d3[3]_i_27_n_0
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.097    79.408 f  v1d3[3]_i_24/O
                         net (fo=2, routed)           0.623    80.031    v1d3[3]_i_24_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.097    80.128 r  v1d3[3]_i_12/O
                         net (fo=4, routed)           0.227    80.356    v1d3[3]_i_12_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I0_O)        0.097    80.453 f  v1d3[3]_i_21/O
                         net (fo=2, routed)           0.119    80.571    v1d3[3]_i_21_n_0
    SLICE_X14Y64         LUT4 (Prop_lut4_I3_O)        0.097    80.668 r  v1d3[3]_i_15/O
                         net (fo=1, routed)           0.299    80.967    v1d3[3]_i_15_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I2_O)        0.097    81.064 r  v1d3[3]_i_6/O
                         net (fo=3, routed)           0.216    81.280    v1d3[3]_i_6_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I1_O)        0.097    81.377 r  v1d3[2]_i_1/O
                         net (fo=1, routed)           0.000    81.377    v1d3[2]_i_1_n_0
    SLICE_X14Y63         FDSE                                         r  v1d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.120    13.847    CLK_IBUF_BUFG
    SLICE_X14Y63         FDSE                                         r  v1d3_reg[2]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X14Y63         FDSE (Setup_fdse_C_D)        0.072    14.037    v1d3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -81.377    
  -------------------------------------------------------------------
                         slack                                -67.341    

Slack (VIOLATED) :        -64.953ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        74.833ns  (logic 48.375ns (64.644%)  route 26.458ns (35.356%))
  Logic Levels:           328  (CARRY4=291 LUT1=4 LUT2=25 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.484     4.916    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.212     5.128 r  v1d2[0]_i_1557/O
                         net (fo=1, routed)           0.000     5.128    v1d2[0]_i_1557_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.540 r  v1d2_reg[0]_i_1526/CO[3]
                         net (fo=1, routed)           0.000     5.540    v1d2_reg[0]_i_1526_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.629 r  v1d2_reg[0]_i_1521/CO[3]
                         net (fo=1, routed)           0.000     5.629    v1d2_reg[0]_i_1521_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.718 r  v1d2_reg[0]_i_1516/CO[3]
                         net (fo=1, routed)           0.000     5.718    v1d2_reg[0]_i_1516_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.807 r  v1d2_reg[0]_i_1511/CO[3]
                         net (fo=1, routed)           0.000     5.807    v1d2_reg[0]_i_1511_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.896 r  v1d2_reg[0]_i_1506/CO[3]
                         net (fo=1, routed)           0.000     5.896    v1d2_reg[0]_i_1506_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.985 r  v1d2_reg[0]_i_1503/CO[3]
                         net (fo=1, routed)           0.000     5.985    v1d2_reg[0]_i_1503_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.172 r  v1d2_reg[0]_i_1502/CO[0]
                         net (fo=35, routed)          0.589     6.761    v1d2_reg[0]_i_1502_n_3
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.279     7.040 r  v1d2[0]_i_1542/O
                         net (fo=1, routed)           0.000     7.040    v1d2[0]_i_1542_n_0
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.442 r  v1d2_reg[0]_i_1439/CO[3]
                         net (fo=1, routed)           0.000     7.442    v1d2_reg[0]_i_1439_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.534 r  v1d2_reg[0]_i_1434/CO[3]
                         net (fo=1, routed)           0.000     7.534    v1d2_reg[0]_i_1434_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.626 r  v1d2_reg[0]_i_1429/CO[3]
                         net (fo=1, routed)           0.000     7.626    v1d2_reg[0]_i_1429_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.718 r  v1d2_reg[0]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     7.718    v1d2_reg[0]_i_1424_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.810 r  v1d2_reg[0]_i_1419/CO[3]
                         net (fo=1, routed)           0.000     7.810    v1d2_reg[0]_i_1419_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.902 r  v1d2_reg[0]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     7.902    v1d2_reg[0]_i_1414_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.994 r  v1d2_reg[0]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     7.994    v1d2_reg[0]_i_1409_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.086 r  v1d2_reg[0]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     8.086    v1d2_reg[0]_i_1406_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.205 r  v1d2_reg[0]_i_1405/CO[1]
                         net (fo=35, routed)          0.569     8.774    v1d2_reg[0]_i_1405_n_2
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.251     9.025 r  v1d2[0]_i_1446/O
                         net (fo=1, routed)           0.000     9.025    v1d2[0]_i_1446_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.437 r  v1d2_reg[0]_i_1347/CO[3]
                         net (fo=1, routed)           0.000     9.437    v1d2_reg[0]_i_1347_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.526 r  v1d2_reg[0]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.526    v1d2_reg[0]_i_1342_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.615 r  v1d2_reg[0]_i_1337/CO[3]
                         net (fo=1, routed)           0.000     9.615    v1d2_reg[0]_i_1337_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.704 r  v1d2_reg[0]_i_1332/CO[3]
                         net (fo=1, routed)           0.000     9.704    v1d2_reg[0]_i_1332_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.793 r  v1d2_reg[0]_i_1327/CO[3]
                         net (fo=1, routed)           0.000     9.793    v1d2_reg[0]_i_1327_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.882 r  v1d2_reg[0]_i_1322/CO[3]
                         net (fo=1, routed)           0.000     9.882    v1d2_reg[0]_i_1322_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.971 r  v1d2_reg[0]_i_1317/CO[3]
                         net (fo=1, routed)           0.000     9.971    v1d2_reg[0]_i_1317_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.060 r  v1d2_reg[0]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    10.060    v1d2_reg[0]_i_1314_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.180 r  v1d2_reg[0]_i_1313/CO[1]
                         net (fo=35, routed)          0.673    10.853    v1d2_reg[0]_i_1313_n_2
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.249    11.102 r  v1d2[0]_i_1355/O
                         net (fo=1, routed)           0.000    11.102    v1d2[0]_i_1355_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.514 r  v1d2_reg[0]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.514    v1d2_reg[0]_i_1258_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.603 r  v1d2_reg[0]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    11.603    v1d2_reg[0]_i_1253_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  v1d2_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000    11.692    v1d2_reg[0]_i_1248_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  v1d2_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    11.781    v1d2_reg[0]_i_1243_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  v1d2_reg[0]_i_1238/CO[3]
                         net (fo=1, routed)           0.000    11.870    v1d2_reg[0]_i_1238_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.959 r  v1d2_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    11.959    v1d2_reg[0]_i_1233_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.048 r  v1d2_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    12.048    v1d2_reg[0]_i_1228_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.137 r  v1d2_reg[0]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    12.137    v1d2_reg[0]_i_1225_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.257 r  v1d2_reg[0]_i_1224/CO[1]
                         net (fo=35, routed)          0.656    12.913    v1d2_reg[0]_i_1224_n_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.249    13.162 r  v1d2[0]_i_1265/O
                         net (fo=1, routed)           0.000    13.162    v1d2[0]_i_1265_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.564 r  v1d2_reg[0]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.564    v1d2_reg[0]_i_1164_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.656 r  v1d2_reg[0]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.656    v1d2_reg[0]_i_1159_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.748 r  v1d2_reg[0]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.748    v1d2_reg[0]_i_1154_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.840 r  v1d2_reg[0]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.840    v1d2_reg[0]_i_1149_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.932 r  v1d2_reg[0]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.932    v1d2_reg[0]_i_1144_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.024 r  v1d2_reg[0]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    14.024    v1d2_reg[0]_i_1139_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.116 r  v1d2_reg[0]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.116    v1d2_reg[0]_i_1134_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.208 r  v1d2_reg[0]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    14.208    v1d2_reg[0]_i_1131_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    14.327 r  v1d2_reg[0]_i_1130/CO[1]
                         net (fo=35, routed)          0.661    14.988    v1d2_reg[0]_i_1130_n_2
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.251    15.239 r  v1d2[0]_i_1171/O
                         net (fo=1, routed)           0.000    15.239    v1d2[0]_i_1171_n_0
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.651 r  v1d2_reg[0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    15.651    v1d2_reg[0]_i_1034_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.740 r  v1d2_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    15.740    v1d2_reg[0]_i_1029_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.829 r  v1d2_reg[0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.829    v1d2_reg[0]_i_1024_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.918 r  v1d2_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    15.918    v1d2_reg[0]_i_1019_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.007 r  v1d2_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    16.007    v1d2_reg[0]_i_1014_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.096 r  v1d2_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    16.096    v1d2_reg[0]_i_1009_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.185 r  v1d2_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    16.185    v1d2_reg[0]_i_1004_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.274 r  v1d2_reg[0]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    16.274    v1d2_reg[0]_i_1001_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.394 r  v1d2_reg[0]_i_1000/CO[1]
                         net (fo=35, routed)          0.769    17.163    v1d2_reg[0]_i_1000_n_2
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.249    17.412 r  v1d2[0]_i_1041/O
                         net (fo=1, routed)           0.000    17.412    v1d2[0]_i_1041_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.824 r  v1d2_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    17.824    v1d2_reg[0]_i_907_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.913 r  v1d2_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    17.913    v1d2_reg[0]_i_902_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v1d2_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    18.002    v1d2_reg[0]_i_897_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v1d2_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    18.091    v1d2_reg[0]_i_892_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.180 r  v1d2_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    18.180    v1d2_reg[0]_i_887_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.269 r  v1d2_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    18.269    v1d2_reg[0]_i_882_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.358 r  v1d2_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    18.358    v1d2_reg[0]_i_877_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.447 r  v1d2_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    18.447    v1d2_reg[0]_i_874_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.567 r  v1d2_reg[0]_i_873/CO[1]
                         net (fo=35, routed)          0.713    19.280    v1d2_reg[0]_i_873_n_2
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    19.864 r  v1d2_reg[0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    19.864    v1d2_reg[0]_i_774_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.953 r  v1d2_reg[0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.953    v1d2_reg[0]_i_769_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.042 r  v1d2_reg[0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.042    v1d2_reg[0]_i_764_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.131 r  v1d2_reg[0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.131    v1d2_reg[0]_i_759_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.220 r  v1d2_reg[0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.220    v1d2_reg[0]_i_754_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.309 r  v1d2_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.309    v1d2_reg[0]_i_749_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.398 r  v1d2_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.398    v1d2_reg[0]_i_744_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.487 r  v1d2_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    20.487    v1d2_reg[0]_i_741_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.607 r  v1d2_reg[0]_i_740/CO[1]
                         net (fo=35, routed)          0.774    21.381    v1d2_reg[0]_i_740_n_2
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.249    21.630 r  v1d2[0]_i_781/O
                         net (fo=1, routed)           0.000    21.630    v1d2[0]_i_781_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.032 r  v1d2_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    22.032    v1d2_reg[0]_i_639_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.124 r  v1d2_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    22.124    v1d2_reg[0]_i_634_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.216 r  v1d2_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    22.216    v1d2_reg[0]_i_629_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.308 r  v1d2_reg[0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    22.308    v1d2_reg[0]_i_624_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.400 r  v1d2_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.400    v1d2_reg[0]_i_619_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.492 r  v1d2_reg[0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    22.492    v1d2_reg[0]_i_614_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.584 r  v1d2_reg[0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.584    v1d2_reg[0]_i_609_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.676 r  v1d2_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.676    v1d2_reg[0]_i_606_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    22.795 r  v1d2_reg[0]_i_605/CO[1]
                         net (fo=35, routed)          0.699    23.494    v1d2_reg[0]_i_605_n_2
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.251    23.745 r  v1d2[0]_i_739/O
                         net (fo=1, routed)           0.000    23.745    v1d2[0]_i_739_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.157 r  v1d2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    24.157    v1d2_reg[0]_i_600_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.246 r  v1d2_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    24.246    v1d2_reg[0]_i_489_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.335 r  v1d2_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.335    v1d2_reg[0]_i_484_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.424 r  v1d2_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    24.424    v1d2_reg[0]_i_479_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.513 r  v1d2_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    24.513    v1d2_reg[0]_i_474_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.602 r  v1d2_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    24.602    v1d2_reg[0]_i_469_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.691 r  v1d2_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    24.691    v1d2_reg[0]_i_464_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.780 r  v1d2_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    24.780    v1d2_reg[0]_i_461_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.900 r  v1d2_reg[0]_i_460/CO[1]
                         net (fo=35, routed)          0.668    25.568    v1d2_reg[0]_i_460_n_2
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.249    25.817 r  v1d2[0]_i_487/O
                         net (fo=1, routed)           0.000    25.817    v1d2[0]_i_487_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.229 r  v1d2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.229    v1d2_reg[0]_i_354_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.319 r  v1d2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    26.319    v1d2_reg[0]_i_349_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.408 r  v1d2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    26.408    v1d2_reg[0]_i_344_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.497 r  v1d2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    26.497    v1d2_reg[0]_i_339_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.586 r  v1d2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000    26.586    v1d2_reg[0]_i_336_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.706 r  v1d2_reg[0]_i_335/CO[1]
                         net (fo=35, routed)          0.800    27.506    v1d2_reg[0]_i_335_n_2
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.249    27.755 r  v1d2[0]_i_733/O
                         net (fo=1, routed)           0.000    27.755    v1d2[0]_i_733_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.167 r  v1d2_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    28.167    v1d2_reg[0]_i_590_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.256 r  v1d2_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    28.256    v1d2_reg[0]_i_450_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.345 r  v1d2_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.345    v1d2_reg[0]_i_330_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.434 r  v1d2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.434    v1d2_reg[0]_i_249_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.523 r  v1d2_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    28.523    v1d2_reg[0]_i_244_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.612 r  v1d2_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    28.612    v1d2_reg[0]_i_239_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.701 r  v1d2_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    28.701    v1d2_reg[0]_i_234_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.790 r  v1d2_reg[0]_i_231/CO[3]
                         net (fo=1, routed)           0.000    28.790    v1d2_reg[0]_i_231_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.910 r  v1d2_reg[0]_i_230/CO[1]
                         net (fo=35, routed)          0.591    29.501    v1d2_reg[0]_i_230_n_2
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.249    29.750 r  v1d2[0]_i_729/O
                         net (fo=1, routed)           0.000    29.750    v1d2[0]_i_729_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.162 r  v1d2_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    30.162    v1d2_reg[0]_i_585_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.251 r  v1d2_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    30.251    v1d2_reg[0]_i_445_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.340 r  v1d2_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    30.340    v1d2_reg[0]_i_325_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.429 r  v1d2_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    30.429    v1d2_reg[0]_i_225_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.518 r  v1d2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    30.518    v1d2_reg[0]_i_159_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.607 r  v1d2_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.607    v1d2_reg[0]_i_154_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.696 r  v1d2_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    30.696    v1d2_reg[0]_i_149_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.785 r  v1d2_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    30.785    v1d2_reg[0]_i_146_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.905 r  v1d2_reg[0]_i_145/CO[1]
                         net (fo=35, routed)          0.677    31.582    v1d2_reg[0]_i_145_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.249    31.831 r  v1d2[0]_i_726/O
                         net (fo=1, routed)           0.000    31.831    v1d2[0]_i_726_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.243 r  v1d2_reg[0]_i_580/CO[3]
                         net (fo=1, routed)           0.000    32.243    v1d2_reg[0]_i_580_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.332 r  v1d2_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    32.332    v1d2_reg[0]_i_440_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.421 r  v1d2_reg[0]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.421    v1d2_reg[0]_i_320_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.510 r  v1d2_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    32.510    v1d2_reg[0]_i_220_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.599 r  v1d2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    32.599    v1d2_reg[0]_i_140_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.688 r  v1d2_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    32.688    v1d2_reg[0]_i_89_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.777 r  v1d2_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    32.777    v1d2_reg[0]_i_84_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.866 r  v1d2_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.866    v1d2_reg[0]_i_81_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    32.986 r  v1d2_reg[0]_i_80/CO[1]
                         net (fo=35, routed)          0.771    33.757    v1d2_reg[0]_i_80_n_2
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.249    34.006 r  v1d2[0]_i_723/O
                         net (fo=1, routed)           0.000    34.006    v1d2[0]_i_723_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.418 r  v1d2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    34.418    v1d2_reg[0]_i_575_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.507 r  v1d2_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    34.507    v1d2_reg[0]_i_435_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.596 r  v1d2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.596    v1d2_reg[0]_i_315_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.685 r  v1d2_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000    34.685    v1d2_reg[0]_i_215_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.774 r  v1d2_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.774    v1d2_reg[0]_i_135_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.863 r  v1d2_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    34.863    v1d2_reg[0]_i_75_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.952 r  v1d2_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.952    v1d2_reg[0]_i_39_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.041 r  v1d2_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.041    v1d2_reg[0]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.161 r  v1d2_reg[0]_i_35/CO[1]
                         net (fo=35, routed)          0.729    35.890    v1d2_reg[0]_i_35_n_2
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.249    36.139 r  v1d2[0]_i_720/O
                         net (fo=1, routed)           0.000    36.139    v1d2[0]_i_720_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.541 r  v1d2_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    36.541    v1d2_reg[0]_i_570_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.633 r  v1d2_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.633    v1d2_reg[0]_i_430_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.725 r  v1d2_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    36.725    v1d2_reg[0]_i_310_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.817 r  v1d2_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.817    v1d2_reg[0]_i_210_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.909 r  v1d2_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    36.909    v1d2_reg[0]_i_130_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.001 r  v1d2_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.001    v1d2_reg[0]_i_70_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.093 r  v1d2_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.093    v1d2_reg[0]_i_30_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.185 r  v1d2_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.185    v1d2_reg[0]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.304 r  v1d2_reg[0]_i_10/CO[1]
                         net (fo=35, routed)          0.749    38.054    v1d2_reg[0]_i_10_n_2
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.251    38.305 r  v1d2[0]_i_716/O
                         net (fo=1, routed)           0.000    38.305    v1d2[0]_i_716_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    38.717 r  v1d2_reg[0]_i_569/CO[3]
                         net (fo=1, routed)           0.000    38.717    v1d2_reg[0]_i_569_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.806 r  v1d2_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    38.806    v1d2_reg[0]_i_429_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.895 r  v1d2_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    38.895    v1d2_reg[0]_i_309_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.984 r  v1d2_reg[0]_i_209/CO[3]
                         net (fo=1, routed)           0.000    38.984    v1d2_reg[0]_i_209_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.073 r  v1d2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.073    v1d2_reg[0]_i_129_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.162 r  v1d2_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    39.162    v1d2_reg[0]_i_69_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.251 r  v1d2_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.251    v1d2_reg[0]_i_29_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.340 r  v1d2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.007    39.347    v1d2_reg[0]_i_9_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.467 r  v1d2_reg[0]_i_3/CO[1]
                         net (fo=52, routed)          0.569    40.036    v10[15]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.249    40.285 r  v1d2[3]_i_461/O
                         net (fo=1, routed)           0.000    40.285    v1d2[3]_i_461_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    40.697 r  v1d2_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    40.697    v1d2_reg[3]_i_427_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.786 r  v1d2_reg[3]_i_384/CO[3]
                         net (fo=1, routed)           0.000    40.786    v1d2_reg[3]_i_384_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.875 r  v1d2_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000    40.875    v1d2_reg[3]_i_339_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.964 r  v1d1_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.964    v1d1_reg[3]_i_120_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.053 r  v1d1_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    41.053    v1d1_reg[3]_i_93_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.142 r  v1d1_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.142    v1d1_reg[3]_i_63_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.231 r  v1d1_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.231    v1d1_reg[3]_i_33_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.320 r  v1d1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.320    v1d1_reg[3]_i_15_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    41.440 r  v1d1_reg[3]_i_12/CO[1]
                         net (fo=57, routed)          0.952    42.392    v10[14]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.249    42.641 r  v1d2[3]_i_458/O
                         net (fo=1, routed)           0.000    42.641    v1d2[3]_i_458_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.053 r  v1d2_reg[3]_i_422/CO[3]
                         net (fo=1, routed)           0.000    43.053    v1d2_reg[3]_i_422_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.142 r  v1d2_reg[3]_i_379/CO[3]
                         net (fo=1, routed)           0.000    43.142    v1d2_reg[3]_i_379_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.231 r  v1d2_reg[3]_i_334/CO[3]
                         net (fo=1, routed)           0.000    43.231    v1d2_reg[3]_i_334_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.320 r  v1d2_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    43.320    v1d2_reg[3]_i_289_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.409 r  v1d1_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.409    v1d1_reg[3]_i_92_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.498 r  v1d1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.007    43.505    v1d1_reg[3]_i_62_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.594 r  v1d1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.594    v1d1_reg[3]_i_32_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.683 r  v1d1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.683    v1d1_reg[3]_i_14_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.803 r  v1d1_reg[3]_i_8/CO[1]
                         net (fo=53, routed)          0.742    44.545    v10[13]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.249    44.794 r  v1d2[3]_i_452/O
                         net (fo=1, routed)           0.000    44.794    v1d2[3]_i_452_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.206 r  v1d2_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    45.206    v1d2_reg[3]_i_412_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.295 r  v1d2_reg[3]_i_374/CO[3]
                         net (fo=1, routed)           0.000    45.295    v1d2_reg[3]_i_374_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.384 r  v1d2_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    45.384    v1d2_reg[3]_i_329_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.473 r  v1d2_reg[3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.473    v1d2_reg[3]_i_284_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.562 r  v1d2_reg[3]_i_235/CO[3]
                         net (fo=1, routed)           0.000    45.562    v1d2_reg[3]_i_235_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.651 r  v1d1_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    45.651    v1d1_reg[3]_i_82_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.740 r  v1d1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.740    v1d1_reg[3]_i_52_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.829 r  v1d1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.829    v1d1_reg[3]_i_22_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.949 r  v1d1_reg[3]_i_10/CO[1]
                         net (fo=53, routed)          0.621    46.570    v10[12]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.249    46.819 r  v1d6[3]_i_192/O
                         net (fo=1, routed)           0.000    46.819    v1d6[3]_i_192_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.231 r  v1d6_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    47.231    v1d6_reg[3]_i_176_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.320 r  v1d2_reg[3]_i_364/CO[3]
                         net (fo=1, routed)           0.000    47.320    v1d2_reg[3]_i_364_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.409 r  v1d2_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    47.409    v1d2_reg[3]_i_324_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.498 r  v1d2_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    47.498    v1d2_reg[3]_i_279_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.587 r  v1d2_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    47.587    v1d2_reg[3]_i_226_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.676 r  v1d2_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    47.676    v1d2_reg[3]_i_164_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.765 r  v1d2_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    47.765    v1d2_reg[3]_i_159_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.854 r  v1d2_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    47.854    v1d2_reg[3]_i_128_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    47.974 r  v1d2_reg[3]_i_67/CO[1]
                         net (fo=51, routed)          0.703    48.677    v10[11]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.249    48.926 r  v1d6[3]_i_189/O
                         net (fo=1, routed)           0.000    48.926    v1d6[3]_i_189_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    49.328 r  v1d6_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.328    v1d6_reg[3]_i_171_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.420 r  v1d6_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    49.420    v1d6_reg[3]_i_156_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.512 r  v1d2_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.512    v1d2_reg[3]_i_314_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.604 r  v1d2_reg[3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    49.604    v1d2_reg[3]_i_274_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.696 r  v1d2_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    49.696    v1d2_reg[3]_i_221_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.788 r  v1d2_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    49.788    v1d2_reg[3]_i_154_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.880 r  v1d2_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.880    v1d2_reg[3]_i_91_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.972 r  v1d2_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    49.972    v1d2_reg[3]_i_88_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.091 r  v1d2_reg[3]_i_69/CO[1]
                         net (fo=57, routed)          0.473    50.564    v10[10]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.251    50.815 r  v1d6[2]_i_419/O
                         net (fo=1, routed)           0.000    50.815    v1d6[2]_i_419_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    51.227 r  v1d6_reg[2]_i_344/CO[3]
                         net (fo=1, routed)           0.000    51.227    v1d6_reg[2]_i_344_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.316 r  v1d6_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.316    v1d6_reg[3]_i_151_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.405 r  v1d6_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    51.405    v1d6_reg[3]_i_136_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.494 r  v1d2_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    51.494    v1d2_reg[3]_i_264_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.583 r  v1d2_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    51.583    v1d2_reg[3]_i_216_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.672 r  v1d2_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.672    v1d2_reg[3]_i_149_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.761 r  v1d2_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.761    v1d2_reg[3]_i_83_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.850 r  v1d2_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.850    v1d2_reg[3]_i_43_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.970 r  v1d2_reg[3]_i_42/CO[1]
                         net (fo=61, routed)          0.532    52.502    v10[9]
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.086 r  v1d6_reg[2]_i_339/CO[3]
                         net (fo=1, routed)           0.000    53.086    v1d6_reg[2]_i_339_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.175 r  v1d6_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000    53.175    v1d6_reg[2]_i_267_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.264 r  v1d6_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.264    v1d6_reg[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.354 r  v1d6_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.354    v1d6_reg[3]_i_116_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.443 r  v1d2_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    53.443    v1d2_reg[3]_i_206_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.532 r  v1d2_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.001    53.532    v1d2_reg[3]_i_148_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.621 r  v1d2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    53.621    v1d2_reg[3]_i_82_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.710 r  v1d2_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.710    v1d2_reg[3]_i_41_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.830 r  v1d2_reg[3]_i_17/CO[1]
                         net (fo=55, routed)          0.638    54.468    v10[8]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.249    54.717 r  v1d6[2]_i_412/O
                         net (fo=1, routed)           0.000    54.717    v1d6[2]_i_412_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    55.119 r  v1d6_reg[2]_i_334/CO[3]
                         net (fo=1, routed)           0.000    55.119    v1d6_reg[2]_i_334_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.211 r  v1d6_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000    55.211    v1d6_reg[2]_i_262_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.303 r  v1d6_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.001    55.303    v1d6_reg[2]_i_200_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.395 r  v1d6_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.395    v1d6_reg[3]_i_111_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.487 r  v1d6_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    55.487    v1d6_reg[3]_i_96_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.579 r  v1d2_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    55.579    v1d2_reg[3]_i_138_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.671 r  v1d2_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.671    v1d2_reg[3]_i_110_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.763 r  v1d2_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.763    v1d2_reg[3]_i_60_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    55.882 r  v1d2_reg[3]_i_22/CO[1]
                         net (fo=61, routed)          0.592    56.474    v10[7]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.251    56.725 r  v1d6[2]_i_409/O
                         net (fo=1, routed)           0.000    56.725    v1d6[2]_i_409_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    57.127 r  v1d6_reg[2]_i_329/CO[3]
                         net (fo=1, routed)           0.000    57.127    v1d6_reg[2]_i_329_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.219 r  v1d6_reg[2]_i_257/CO[3]
                         net (fo=1, routed)           0.000    57.219    v1d6_reg[2]_i_257_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.311 r  v1d6_reg[2]_i_195/CO[3]
                         net (fo=1, routed)           0.000    57.311    v1d6_reg[2]_i_195_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.403 r  v1d6_reg[2]_i_143/CO[3]
                         net (fo=1, routed)           0.000    57.403    v1d6_reg[2]_i_143_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.495 r  v1d6_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    57.495    v1d6_reg[3]_i_91_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.587 r  v1d6_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.587    v1d6_reg[3]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.679 r  v1d2_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.679    v1d2_reg[3]_i_72_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.771 r  v1d2_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.771    v1d2_reg[3]_i_51_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.890 r  v1d2_reg[3]_i_24/CO[1]
                         net (fo=61, routed)          0.684    58.574    v10[6]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.251    58.825 r  v1d6[2]_i_406/O
                         net (fo=1, routed)           0.000    58.825    v1d6[2]_i_406_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.237 r  v1d6_reg[2]_i_324/CO[3]
                         net (fo=1, routed)           0.000    59.237    v1d6_reg[2]_i_324_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.326 r  v1d6_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.326    v1d6_reg[2]_i_252_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.415 r  v1d6_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    59.415    v1d6_reg[2]_i_190_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.504 r  v1d6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000    59.504    v1d6_reg[2]_i_138_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.593 r  v1d6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    59.593    v1d6_reg[2]_i_96_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.682 r  v1d6_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    59.682    v1d6_reg[3]_i_67_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.771 r  v1d6_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.771    v1d6_reg[3]_i_48_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.860 r  v1d2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.860    v1d2_reg[3]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.980 r  v1d2_reg[3]_i_19/CO[1]
                         net (fo=60, routed)          0.531    60.511    v10[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.249    60.760 r  v1d6[2]_i_403/O
                         net (fo=1, routed)           0.000    60.760    v1d6[2]_i_403_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.162 r  v1d6_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000    61.162    v1d6_reg[2]_i_319_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.254 r  v1d6_reg[2]_i_247/CO[3]
                         net (fo=1, routed)           0.000    61.254    v1d6_reg[2]_i_247_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.346 r  v1d6_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.346    v1d6_reg[2]_i_185_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.438 r  v1d6_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000    61.438    v1d6_reg[2]_i_133_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.530 r  v1d6_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    61.530    v1d6_reg[2]_i_91_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.622 r  v1d6_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.622    v1d6_reg[2]_i_59_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.714 r  v1d6_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.714    v1d6_reg[3]_i_43_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.806 r  v1d6_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.806    v1d6_reg[3]_i_22_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.925 r  v1d2_reg[3]_i_15/CO[1]
                         net (fo=55, routed)          0.589    62.514    v10[4]
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586    63.100 r  v1d6_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.100    v1d6_reg[2]_i_314_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.189 r  v1d6_reg[2]_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.189    v1d6_reg[2]_i_242_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.278 r  v1d6_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.278    v1d6_reg[2]_i_180_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.367 r  v1d6_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.367    v1d6_reg[2]_i_128_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.456 r  v1d6_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.456    v1d6_reg[2]_i_86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.545 r  v1d6_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.545    v1d6_reg[2]_i_54_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.634 r  v1d6_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.634    v1d6_reg[2]_i_24_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.723 r  v1d6_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.723    v1d6_reg[3]_i_21_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.843 f  v1d6_reg[3]_i_10/CO[1]
                         net (fo=59, routed)          0.599    64.441    v10[3]
    SLICE_X10Y60         LUT1 (Prop_lut1_I0_O)        0.249    64.690 r  v1d6[2]_i_396/O
                         net (fo=1, routed)           0.000    64.690    v1d6[2]_i_396_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    65.092 r  v1d6_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    65.092    v1d6_reg[2]_i_309_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.184 r  v1d6_reg[2]_i_237/CO[3]
                         net (fo=1, routed)           0.000    65.184    v1d6_reg[2]_i_237_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.276 r  v1d6_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    65.276    v1d6_reg[2]_i_175_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.368 r  v1d6_reg[2]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.368    v1d6_reg[2]_i_123_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.460 r  v1d6_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.460    v1d6_reg[2]_i_81_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.552 r  v1d6_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.552    v1d6_reg[2]_i_49_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.644 r  v1d6_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.644    v1d6_reg[2]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.736 r  v1d6_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.736    v1d6_reg[2]_i_6_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    65.855 f  v1d6_reg[3]_i_11/CO[1]
                         net (fo=55, routed)          0.564    66.419    v10[2]
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.251    66.670 r  v1d6[2]_i_393/O
                         net (fo=1, routed)           0.000    66.670    v1d6[2]_i_393_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    67.072 r  v1d6_reg[2]_i_308/CO[3]
                         net (fo=1, routed)           0.000    67.072    v1d6_reg[2]_i_308_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.164 r  v1d6_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    67.164    v1d6_reg[2]_i_236_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.256 r  v1d6_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    67.256    v1d6_reg[2]_i_174_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.348 r  v1d6_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    67.348    v1d6_reg[2]_i_122_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.440 r  v1d6_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    67.440    v1d6_reg[2]_i_80_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.532 r  v1d6_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.532    v1d6_reg[2]_i_48_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.624 r  v1d6_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    v1d6_reg[2]_i_18_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.716 r  v1d6_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.716    v1d6_reg[2]_i_5_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.835 f  v1d6_reg[2]_i_2/CO[1]
                         net (fo=55, routed)          0.619    68.454    v10[1]
    SLICE_X9Y63          LUT1 (Prop_lut1_I0_O)        0.251    68.705 r  v1d6[0]_i_82/O
                         net (fo=1, routed)           0.000    68.705    v1d6[0]_i_82_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.117 r  v1d6_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    69.117    v1d6_reg[0]_i_70_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.206 r  v1d6_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    69.206    v1d6_reg[0]_i_60_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.295 r  v1d6_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.295    v1d6_reg[0]_i_50_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.384 r  v1d6_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.384    v1d6_reg[0]_i_40_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.473 r  v1d6_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_30_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.562 r  v1d6_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.562    v1d6_reg[0]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.651 r  v1d6_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.651    v1d6_reg[0]_i_10_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.740 r  v1d6_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.740    v1d6_reg[0]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.860 r  v1d6_reg[0]_i_2/CO[1]
                         net (fo=17, routed)          1.111    70.971    v10[0]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.249    71.220 r  v1d2[1]_i_58/O
                         net (fo=1, routed)           0.000    71.220    v1d2[1]_i_58_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.632 r  v1d2_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.632    v1d2_reg[1]_i_25_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.721 r  v1d2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.721    v1d2_reg[1]_i_6_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.810 r  v1d2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.810    v1d2_reg[1]_i_2_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    72.040 r  v1d2_reg[3]_i_9/O[1]
                         net (fo=21, routed)          0.929    72.969    v1d2_reg[3]_i_9_n_6
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.225    73.194 r  v1d2[1]_i_97/O
                         net (fo=1, routed)           0.000    73.194    v1d2[1]_i_97_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.606 r  v1d2_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.001    73.607    v1d2_reg[1]_i_79_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    73.837 r  v1d2_reg[1]_i_67/O[1]
                         net (fo=4, routed)           0.563    74.401    v1d2_reg[1]_i_67_n_6
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.225    74.626 r  v1d2[1]_i_38/O
                         net (fo=1, routed)           0.331    74.957    v1d2[1]_i_38_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    75.368 r  v1d2_reg[1]_i_14/O[2]
                         net (fo=3, routed)           0.424    75.791    v1d2_reg[1]_i_14_n_5
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.230    76.021 r  v1d2[1]_i_18/O
                         net (fo=1, routed)           0.405    76.426    v1d2[1]_i_18_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.724 f  v1d2_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           0.527    77.251    v1d2_reg[1]_i_5_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.102    77.353 r  v1d2[3]_i_33/O
                         net (fo=3, routed)           0.315    77.668    v1d2[3]_i_33_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.234    77.902 r  v1d2[3]_i_12/O
                         net (fo=3, routed)           0.422    78.325    v1d2[3]_i_12_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.097    78.422 f  v1d2[3]_i_14/O
                         net (fo=3, routed)           0.433    78.855    v1d2[3]_i_14_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.097    78.952 r  v1d2[3]_i_2/O
                         net (fo=1, routed)           0.000    78.952    v1d2[3]_i_2_n_0
    SLICE_X15Y53         FDSE                                         r  v1d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.124    13.851    CLK_IBUF_BUFG
    SLICE_X15Y53         FDSE                                         r  v1d2_reg[3]/C
                         clock pessimism              0.153    14.004    
                         clock uncertainty           -0.035    13.969    
    SLICE_X15Y53         FDSE (Setup_fdse_C_D)        0.030    13.999    v1d2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                         -78.952    
  -------------------------------------------------------------------
                         slack                                -64.953    

Slack (VIOLATED) :        -64.747ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        74.629ns  (logic 48.375ns (64.821%)  route 26.254ns (35.179%))
  Logic Levels:           328  (CARRY4=291 LUT1=4 LUT2=25 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.484     4.916    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.212     5.128 r  v1d2[0]_i_1557/O
                         net (fo=1, routed)           0.000     5.128    v1d2[0]_i_1557_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.540 r  v1d2_reg[0]_i_1526/CO[3]
                         net (fo=1, routed)           0.000     5.540    v1d2_reg[0]_i_1526_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.629 r  v1d2_reg[0]_i_1521/CO[3]
                         net (fo=1, routed)           0.000     5.629    v1d2_reg[0]_i_1521_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.718 r  v1d2_reg[0]_i_1516/CO[3]
                         net (fo=1, routed)           0.000     5.718    v1d2_reg[0]_i_1516_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.807 r  v1d2_reg[0]_i_1511/CO[3]
                         net (fo=1, routed)           0.000     5.807    v1d2_reg[0]_i_1511_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.896 r  v1d2_reg[0]_i_1506/CO[3]
                         net (fo=1, routed)           0.000     5.896    v1d2_reg[0]_i_1506_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.985 r  v1d2_reg[0]_i_1503/CO[3]
                         net (fo=1, routed)           0.000     5.985    v1d2_reg[0]_i_1503_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.172 r  v1d2_reg[0]_i_1502/CO[0]
                         net (fo=35, routed)          0.589     6.761    v1d2_reg[0]_i_1502_n_3
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.279     7.040 r  v1d2[0]_i_1542/O
                         net (fo=1, routed)           0.000     7.040    v1d2[0]_i_1542_n_0
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.442 r  v1d2_reg[0]_i_1439/CO[3]
                         net (fo=1, routed)           0.000     7.442    v1d2_reg[0]_i_1439_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.534 r  v1d2_reg[0]_i_1434/CO[3]
                         net (fo=1, routed)           0.000     7.534    v1d2_reg[0]_i_1434_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.626 r  v1d2_reg[0]_i_1429/CO[3]
                         net (fo=1, routed)           0.000     7.626    v1d2_reg[0]_i_1429_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.718 r  v1d2_reg[0]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     7.718    v1d2_reg[0]_i_1424_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.810 r  v1d2_reg[0]_i_1419/CO[3]
                         net (fo=1, routed)           0.000     7.810    v1d2_reg[0]_i_1419_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.902 r  v1d2_reg[0]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     7.902    v1d2_reg[0]_i_1414_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.994 r  v1d2_reg[0]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     7.994    v1d2_reg[0]_i_1409_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.086 r  v1d2_reg[0]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     8.086    v1d2_reg[0]_i_1406_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.205 r  v1d2_reg[0]_i_1405/CO[1]
                         net (fo=35, routed)          0.569     8.774    v1d2_reg[0]_i_1405_n_2
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.251     9.025 r  v1d2[0]_i_1446/O
                         net (fo=1, routed)           0.000     9.025    v1d2[0]_i_1446_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.437 r  v1d2_reg[0]_i_1347/CO[3]
                         net (fo=1, routed)           0.000     9.437    v1d2_reg[0]_i_1347_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.526 r  v1d2_reg[0]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.526    v1d2_reg[0]_i_1342_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.615 r  v1d2_reg[0]_i_1337/CO[3]
                         net (fo=1, routed)           0.000     9.615    v1d2_reg[0]_i_1337_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.704 r  v1d2_reg[0]_i_1332/CO[3]
                         net (fo=1, routed)           0.000     9.704    v1d2_reg[0]_i_1332_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.793 r  v1d2_reg[0]_i_1327/CO[3]
                         net (fo=1, routed)           0.000     9.793    v1d2_reg[0]_i_1327_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.882 r  v1d2_reg[0]_i_1322/CO[3]
                         net (fo=1, routed)           0.000     9.882    v1d2_reg[0]_i_1322_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.971 r  v1d2_reg[0]_i_1317/CO[3]
                         net (fo=1, routed)           0.000     9.971    v1d2_reg[0]_i_1317_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.060 r  v1d2_reg[0]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    10.060    v1d2_reg[0]_i_1314_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.180 r  v1d2_reg[0]_i_1313/CO[1]
                         net (fo=35, routed)          0.673    10.853    v1d2_reg[0]_i_1313_n_2
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.249    11.102 r  v1d2[0]_i_1355/O
                         net (fo=1, routed)           0.000    11.102    v1d2[0]_i_1355_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.514 r  v1d2_reg[0]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.514    v1d2_reg[0]_i_1258_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.603 r  v1d2_reg[0]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    11.603    v1d2_reg[0]_i_1253_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  v1d2_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000    11.692    v1d2_reg[0]_i_1248_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  v1d2_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    11.781    v1d2_reg[0]_i_1243_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  v1d2_reg[0]_i_1238/CO[3]
                         net (fo=1, routed)           0.000    11.870    v1d2_reg[0]_i_1238_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.959 r  v1d2_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    11.959    v1d2_reg[0]_i_1233_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.048 r  v1d2_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    12.048    v1d2_reg[0]_i_1228_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.137 r  v1d2_reg[0]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    12.137    v1d2_reg[0]_i_1225_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.257 r  v1d2_reg[0]_i_1224/CO[1]
                         net (fo=35, routed)          0.656    12.913    v1d2_reg[0]_i_1224_n_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.249    13.162 r  v1d2[0]_i_1265/O
                         net (fo=1, routed)           0.000    13.162    v1d2[0]_i_1265_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.564 r  v1d2_reg[0]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.564    v1d2_reg[0]_i_1164_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.656 r  v1d2_reg[0]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.656    v1d2_reg[0]_i_1159_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.748 r  v1d2_reg[0]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.748    v1d2_reg[0]_i_1154_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.840 r  v1d2_reg[0]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.840    v1d2_reg[0]_i_1149_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.932 r  v1d2_reg[0]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.932    v1d2_reg[0]_i_1144_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.024 r  v1d2_reg[0]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    14.024    v1d2_reg[0]_i_1139_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.116 r  v1d2_reg[0]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.116    v1d2_reg[0]_i_1134_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.208 r  v1d2_reg[0]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    14.208    v1d2_reg[0]_i_1131_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    14.327 r  v1d2_reg[0]_i_1130/CO[1]
                         net (fo=35, routed)          0.661    14.988    v1d2_reg[0]_i_1130_n_2
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.251    15.239 r  v1d2[0]_i_1171/O
                         net (fo=1, routed)           0.000    15.239    v1d2[0]_i_1171_n_0
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.651 r  v1d2_reg[0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    15.651    v1d2_reg[0]_i_1034_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.740 r  v1d2_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    15.740    v1d2_reg[0]_i_1029_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.829 r  v1d2_reg[0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.829    v1d2_reg[0]_i_1024_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.918 r  v1d2_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    15.918    v1d2_reg[0]_i_1019_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.007 r  v1d2_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    16.007    v1d2_reg[0]_i_1014_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.096 r  v1d2_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    16.096    v1d2_reg[0]_i_1009_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.185 r  v1d2_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    16.185    v1d2_reg[0]_i_1004_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.274 r  v1d2_reg[0]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    16.274    v1d2_reg[0]_i_1001_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.394 r  v1d2_reg[0]_i_1000/CO[1]
                         net (fo=35, routed)          0.769    17.163    v1d2_reg[0]_i_1000_n_2
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.249    17.412 r  v1d2[0]_i_1041/O
                         net (fo=1, routed)           0.000    17.412    v1d2[0]_i_1041_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.824 r  v1d2_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    17.824    v1d2_reg[0]_i_907_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.913 r  v1d2_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    17.913    v1d2_reg[0]_i_902_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v1d2_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    18.002    v1d2_reg[0]_i_897_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v1d2_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    18.091    v1d2_reg[0]_i_892_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.180 r  v1d2_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    18.180    v1d2_reg[0]_i_887_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.269 r  v1d2_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    18.269    v1d2_reg[0]_i_882_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.358 r  v1d2_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    18.358    v1d2_reg[0]_i_877_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.447 r  v1d2_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    18.447    v1d2_reg[0]_i_874_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.567 r  v1d2_reg[0]_i_873/CO[1]
                         net (fo=35, routed)          0.713    19.280    v1d2_reg[0]_i_873_n_2
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    19.864 r  v1d2_reg[0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    19.864    v1d2_reg[0]_i_774_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.953 r  v1d2_reg[0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.953    v1d2_reg[0]_i_769_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.042 r  v1d2_reg[0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.042    v1d2_reg[0]_i_764_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.131 r  v1d2_reg[0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.131    v1d2_reg[0]_i_759_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.220 r  v1d2_reg[0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.220    v1d2_reg[0]_i_754_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.309 r  v1d2_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.309    v1d2_reg[0]_i_749_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.398 r  v1d2_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.398    v1d2_reg[0]_i_744_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.487 r  v1d2_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    20.487    v1d2_reg[0]_i_741_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.607 r  v1d2_reg[0]_i_740/CO[1]
                         net (fo=35, routed)          0.774    21.381    v1d2_reg[0]_i_740_n_2
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.249    21.630 r  v1d2[0]_i_781/O
                         net (fo=1, routed)           0.000    21.630    v1d2[0]_i_781_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.032 r  v1d2_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    22.032    v1d2_reg[0]_i_639_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.124 r  v1d2_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    22.124    v1d2_reg[0]_i_634_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.216 r  v1d2_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    22.216    v1d2_reg[0]_i_629_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.308 r  v1d2_reg[0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    22.308    v1d2_reg[0]_i_624_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.400 r  v1d2_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.400    v1d2_reg[0]_i_619_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.492 r  v1d2_reg[0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    22.492    v1d2_reg[0]_i_614_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.584 r  v1d2_reg[0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.584    v1d2_reg[0]_i_609_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.676 r  v1d2_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.676    v1d2_reg[0]_i_606_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    22.795 r  v1d2_reg[0]_i_605/CO[1]
                         net (fo=35, routed)          0.699    23.494    v1d2_reg[0]_i_605_n_2
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.251    23.745 r  v1d2[0]_i_739/O
                         net (fo=1, routed)           0.000    23.745    v1d2[0]_i_739_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.157 r  v1d2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    24.157    v1d2_reg[0]_i_600_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.246 r  v1d2_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    24.246    v1d2_reg[0]_i_489_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.335 r  v1d2_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.335    v1d2_reg[0]_i_484_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.424 r  v1d2_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    24.424    v1d2_reg[0]_i_479_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.513 r  v1d2_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    24.513    v1d2_reg[0]_i_474_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.602 r  v1d2_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    24.602    v1d2_reg[0]_i_469_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.691 r  v1d2_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    24.691    v1d2_reg[0]_i_464_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.780 r  v1d2_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    24.780    v1d2_reg[0]_i_461_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.900 r  v1d2_reg[0]_i_460/CO[1]
                         net (fo=35, routed)          0.668    25.568    v1d2_reg[0]_i_460_n_2
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.249    25.817 r  v1d2[0]_i_487/O
                         net (fo=1, routed)           0.000    25.817    v1d2[0]_i_487_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.229 r  v1d2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.229    v1d2_reg[0]_i_354_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.319 r  v1d2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    26.319    v1d2_reg[0]_i_349_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.408 r  v1d2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    26.408    v1d2_reg[0]_i_344_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.497 r  v1d2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    26.497    v1d2_reg[0]_i_339_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.586 r  v1d2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000    26.586    v1d2_reg[0]_i_336_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.706 r  v1d2_reg[0]_i_335/CO[1]
                         net (fo=35, routed)          0.800    27.506    v1d2_reg[0]_i_335_n_2
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.249    27.755 r  v1d2[0]_i_733/O
                         net (fo=1, routed)           0.000    27.755    v1d2[0]_i_733_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.167 r  v1d2_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    28.167    v1d2_reg[0]_i_590_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.256 r  v1d2_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    28.256    v1d2_reg[0]_i_450_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.345 r  v1d2_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.345    v1d2_reg[0]_i_330_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.434 r  v1d2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.434    v1d2_reg[0]_i_249_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.523 r  v1d2_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    28.523    v1d2_reg[0]_i_244_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.612 r  v1d2_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    28.612    v1d2_reg[0]_i_239_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.701 r  v1d2_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    28.701    v1d2_reg[0]_i_234_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.790 r  v1d2_reg[0]_i_231/CO[3]
                         net (fo=1, routed)           0.000    28.790    v1d2_reg[0]_i_231_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.910 r  v1d2_reg[0]_i_230/CO[1]
                         net (fo=35, routed)          0.591    29.501    v1d2_reg[0]_i_230_n_2
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.249    29.750 r  v1d2[0]_i_729/O
                         net (fo=1, routed)           0.000    29.750    v1d2[0]_i_729_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.162 r  v1d2_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    30.162    v1d2_reg[0]_i_585_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.251 r  v1d2_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    30.251    v1d2_reg[0]_i_445_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.340 r  v1d2_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    30.340    v1d2_reg[0]_i_325_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.429 r  v1d2_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    30.429    v1d2_reg[0]_i_225_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.518 r  v1d2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    30.518    v1d2_reg[0]_i_159_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.607 r  v1d2_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.607    v1d2_reg[0]_i_154_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.696 r  v1d2_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    30.696    v1d2_reg[0]_i_149_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.785 r  v1d2_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    30.785    v1d2_reg[0]_i_146_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.905 r  v1d2_reg[0]_i_145/CO[1]
                         net (fo=35, routed)          0.677    31.582    v1d2_reg[0]_i_145_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.249    31.831 r  v1d2[0]_i_726/O
                         net (fo=1, routed)           0.000    31.831    v1d2[0]_i_726_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.243 r  v1d2_reg[0]_i_580/CO[3]
                         net (fo=1, routed)           0.000    32.243    v1d2_reg[0]_i_580_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.332 r  v1d2_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    32.332    v1d2_reg[0]_i_440_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.421 r  v1d2_reg[0]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.421    v1d2_reg[0]_i_320_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.510 r  v1d2_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    32.510    v1d2_reg[0]_i_220_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.599 r  v1d2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    32.599    v1d2_reg[0]_i_140_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.688 r  v1d2_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    32.688    v1d2_reg[0]_i_89_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.777 r  v1d2_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    32.777    v1d2_reg[0]_i_84_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.866 r  v1d2_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.866    v1d2_reg[0]_i_81_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    32.986 r  v1d2_reg[0]_i_80/CO[1]
                         net (fo=35, routed)          0.771    33.757    v1d2_reg[0]_i_80_n_2
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.249    34.006 r  v1d2[0]_i_723/O
                         net (fo=1, routed)           0.000    34.006    v1d2[0]_i_723_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.418 r  v1d2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    34.418    v1d2_reg[0]_i_575_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.507 r  v1d2_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    34.507    v1d2_reg[0]_i_435_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.596 r  v1d2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.596    v1d2_reg[0]_i_315_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.685 r  v1d2_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000    34.685    v1d2_reg[0]_i_215_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.774 r  v1d2_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.774    v1d2_reg[0]_i_135_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.863 r  v1d2_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    34.863    v1d2_reg[0]_i_75_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.952 r  v1d2_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.952    v1d2_reg[0]_i_39_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.041 r  v1d2_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.041    v1d2_reg[0]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.161 r  v1d2_reg[0]_i_35/CO[1]
                         net (fo=35, routed)          0.729    35.890    v1d2_reg[0]_i_35_n_2
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.249    36.139 r  v1d2[0]_i_720/O
                         net (fo=1, routed)           0.000    36.139    v1d2[0]_i_720_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.541 r  v1d2_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    36.541    v1d2_reg[0]_i_570_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.633 r  v1d2_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.633    v1d2_reg[0]_i_430_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.725 r  v1d2_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    36.725    v1d2_reg[0]_i_310_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.817 r  v1d2_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.817    v1d2_reg[0]_i_210_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.909 r  v1d2_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    36.909    v1d2_reg[0]_i_130_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.001 r  v1d2_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.001    v1d2_reg[0]_i_70_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.093 r  v1d2_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.093    v1d2_reg[0]_i_30_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.185 r  v1d2_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.185    v1d2_reg[0]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.304 r  v1d2_reg[0]_i_10/CO[1]
                         net (fo=35, routed)          0.749    38.054    v1d2_reg[0]_i_10_n_2
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.251    38.305 r  v1d2[0]_i_716/O
                         net (fo=1, routed)           0.000    38.305    v1d2[0]_i_716_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    38.717 r  v1d2_reg[0]_i_569/CO[3]
                         net (fo=1, routed)           0.000    38.717    v1d2_reg[0]_i_569_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.806 r  v1d2_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    38.806    v1d2_reg[0]_i_429_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.895 r  v1d2_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    38.895    v1d2_reg[0]_i_309_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.984 r  v1d2_reg[0]_i_209/CO[3]
                         net (fo=1, routed)           0.000    38.984    v1d2_reg[0]_i_209_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.073 r  v1d2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.073    v1d2_reg[0]_i_129_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.162 r  v1d2_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    39.162    v1d2_reg[0]_i_69_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.251 r  v1d2_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.251    v1d2_reg[0]_i_29_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.340 r  v1d2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.007    39.347    v1d2_reg[0]_i_9_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.467 r  v1d2_reg[0]_i_3/CO[1]
                         net (fo=52, routed)          0.569    40.036    v10[15]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.249    40.285 r  v1d2[3]_i_461/O
                         net (fo=1, routed)           0.000    40.285    v1d2[3]_i_461_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    40.697 r  v1d2_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    40.697    v1d2_reg[3]_i_427_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.786 r  v1d2_reg[3]_i_384/CO[3]
                         net (fo=1, routed)           0.000    40.786    v1d2_reg[3]_i_384_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.875 r  v1d2_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000    40.875    v1d2_reg[3]_i_339_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.964 r  v1d1_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.964    v1d1_reg[3]_i_120_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.053 r  v1d1_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    41.053    v1d1_reg[3]_i_93_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.142 r  v1d1_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.142    v1d1_reg[3]_i_63_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.231 r  v1d1_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.231    v1d1_reg[3]_i_33_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.320 r  v1d1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.320    v1d1_reg[3]_i_15_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    41.440 r  v1d1_reg[3]_i_12/CO[1]
                         net (fo=57, routed)          0.952    42.392    v10[14]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.249    42.641 r  v1d2[3]_i_458/O
                         net (fo=1, routed)           0.000    42.641    v1d2[3]_i_458_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.053 r  v1d2_reg[3]_i_422/CO[3]
                         net (fo=1, routed)           0.000    43.053    v1d2_reg[3]_i_422_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.142 r  v1d2_reg[3]_i_379/CO[3]
                         net (fo=1, routed)           0.000    43.142    v1d2_reg[3]_i_379_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.231 r  v1d2_reg[3]_i_334/CO[3]
                         net (fo=1, routed)           0.000    43.231    v1d2_reg[3]_i_334_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.320 r  v1d2_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    43.320    v1d2_reg[3]_i_289_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.409 r  v1d1_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.409    v1d1_reg[3]_i_92_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.498 r  v1d1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.007    43.505    v1d1_reg[3]_i_62_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.594 r  v1d1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.594    v1d1_reg[3]_i_32_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.683 r  v1d1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.683    v1d1_reg[3]_i_14_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.803 r  v1d1_reg[3]_i_8/CO[1]
                         net (fo=53, routed)          0.742    44.545    v10[13]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.249    44.794 r  v1d2[3]_i_452/O
                         net (fo=1, routed)           0.000    44.794    v1d2[3]_i_452_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.206 r  v1d2_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    45.206    v1d2_reg[3]_i_412_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.295 r  v1d2_reg[3]_i_374/CO[3]
                         net (fo=1, routed)           0.000    45.295    v1d2_reg[3]_i_374_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.384 r  v1d2_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    45.384    v1d2_reg[3]_i_329_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.473 r  v1d2_reg[3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.473    v1d2_reg[3]_i_284_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.562 r  v1d2_reg[3]_i_235/CO[3]
                         net (fo=1, routed)           0.000    45.562    v1d2_reg[3]_i_235_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.651 r  v1d1_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    45.651    v1d1_reg[3]_i_82_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.740 r  v1d1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.740    v1d1_reg[3]_i_52_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.829 r  v1d1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.829    v1d1_reg[3]_i_22_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.949 r  v1d1_reg[3]_i_10/CO[1]
                         net (fo=53, routed)          0.621    46.570    v10[12]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.249    46.819 r  v1d6[3]_i_192/O
                         net (fo=1, routed)           0.000    46.819    v1d6[3]_i_192_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.231 r  v1d6_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    47.231    v1d6_reg[3]_i_176_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.320 r  v1d2_reg[3]_i_364/CO[3]
                         net (fo=1, routed)           0.000    47.320    v1d2_reg[3]_i_364_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.409 r  v1d2_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    47.409    v1d2_reg[3]_i_324_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.498 r  v1d2_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    47.498    v1d2_reg[3]_i_279_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.587 r  v1d2_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    47.587    v1d2_reg[3]_i_226_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.676 r  v1d2_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    47.676    v1d2_reg[3]_i_164_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.765 r  v1d2_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    47.765    v1d2_reg[3]_i_159_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.854 r  v1d2_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    47.854    v1d2_reg[3]_i_128_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    47.974 r  v1d2_reg[3]_i_67/CO[1]
                         net (fo=51, routed)          0.703    48.677    v10[11]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.249    48.926 r  v1d6[3]_i_189/O
                         net (fo=1, routed)           0.000    48.926    v1d6[3]_i_189_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    49.328 r  v1d6_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.328    v1d6_reg[3]_i_171_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.420 r  v1d6_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    49.420    v1d6_reg[3]_i_156_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.512 r  v1d2_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.512    v1d2_reg[3]_i_314_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.604 r  v1d2_reg[3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    49.604    v1d2_reg[3]_i_274_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.696 r  v1d2_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    49.696    v1d2_reg[3]_i_221_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.788 r  v1d2_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    49.788    v1d2_reg[3]_i_154_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.880 r  v1d2_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.880    v1d2_reg[3]_i_91_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.972 r  v1d2_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    49.972    v1d2_reg[3]_i_88_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.091 r  v1d2_reg[3]_i_69/CO[1]
                         net (fo=57, routed)          0.473    50.564    v10[10]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.251    50.815 r  v1d6[2]_i_419/O
                         net (fo=1, routed)           0.000    50.815    v1d6[2]_i_419_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    51.227 r  v1d6_reg[2]_i_344/CO[3]
                         net (fo=1, routed)           0.000    51.227    v1d6_reg[2]_i_344_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.316 r  v1d6_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.316    v1d6_reg[3]_i_151_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.405 r  v1d6_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    51.405    v1d6_reg[3]_i_136_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.494 r  v1d2_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    51.494    v1d2_reg[3]_i_264_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.583 r  v1d2_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    51.583    v1d2_reg[3]_i_216_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.672 r  v1d2_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.672    v1d2_reg[3]_i_149_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.761 r  v1d2_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.761    v1d2_reg[3]_i_83_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.850 r  v1d2_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.850    v1d2_reg[3]_i_43_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.970 r  v1d2_reg[3]_i_42/CO[1]
                         net (fo=61, routed)          0.532    52.502    v10[9]
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.086 r  v1d6_reg[2]_i_339/CO[3]
                         net (fo=1, routed)           0.000    53.086    v1d6_reg[2]_i_339_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.175 r  v1d6_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000    53.175    v1d6_reg[2]_i_267_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.264 r  v1d6_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.264    v1d6_reg[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.354 r  v1d6_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.354    v1d6_reg[3]_i_116_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.443 r  v1d2_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    53.443    v1d2_reg[3]_i_206_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.532 r  v1d2_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.001    53.532    v1d2_reg[3]_i_148_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.621 r  v1d2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    53.621    v1d2_reg[3]_i_82_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.710 r  v1d2_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.710    v1d2_reg[3]_i_41_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.830 r  v1d2_reg[3]_i_17/CO[1]
                         net (fo=55, routed)          0.638    54.468    v10[8]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.249    54.717 r  v1d6[2]_i_412/O
                         net (fo=1, routed)           0.000    54.717    v1d6[2]_i_412_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    55.119 r  v1d6_reg[2]_i_334/CO[3]
                         net (fo=1, routed)           0.000    55.119    v1d6_reg[2]_i_334_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.211 r  v1d6_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000    55.211    v1d6_reg[2]_i_262_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.303 r  v1d6_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.001    55.303    v1d6_reg[2]_i_200_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.395 r  v1d6_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.395    v1d6_reg[3]_i_111_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.487 r  v1d6_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    55.487    v1d6_reg[3]_i_96_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.579 r  v1d2_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    55.579    v1d2_reg[3]_i_138_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.671 r  v1d2_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.671    v1d2_reg[3]_i_110_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.763 r  v1d2_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.763    v1d2_reg[3]_i_60_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    55.882 r  v1d2_reg[3]_i_22/CO[1]
                         net (fo=61, routed)          0.592    56.474    v10[7]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.251    56.725 r  v1d6[2]_i_409/O
                         net (fo=1, routed)           0.000    56.725    v1d6[2]_i_409_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    57.127 r  v1d6_reg[2]_i_329/CO[3]
                         net (fo=1, routed)           0.000    57.127    v1d6_reg[2]_i_329_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.219 r  v1d6_reg[2]_i_257/CO[3]
                         net (fo=1, routed)           0.000    57.219    v1d6_reg[2]_i_257_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.311 r  v1d6_reg[2]_i_195/CO[3]
                         net (fo=1, routed)           0.000    57.311    v1d6_reg[2]_i_195_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.403 r  v1d6_reg[2]_i_143/CO[3]
                         net (fo=1, routed)           0.000    57.403    v1d6_reg[2]_i_143_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.495 r  v1d6_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    57.495    v1d6_reg[3]_i_91_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.587 r  v1d6_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.587    v1d6_reg[3]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.679 r  v1d2_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.679    v1d2_reg[3]_i_72_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.771 r  v1d2_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.771    v1d2_reg[3]_i_51_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.890 r  v1d2_reg[3]_i_24/CO[1]
                         net (fo=61, routed)          0.684    58.574    v10[6]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.251    58.825 r  v1d6[2]_i_406/O
                         net (fo=1, routed)           0.000    58.825    v1d6[2]_i_406_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.237 r  v1d6_reg[2]_i_324/CO[3]
                         net (fo=1, routed)           0.000    59.237    v1d6_reg[2]_i_324_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.326 r  v1d6_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.326    v1d6_reg[2]_i_252_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.415 r  v1d6_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    59.415    v1d6_reg[2]_i_190_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.504 r  v1d6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000    59.504    v1d6_reg[2]_i_138_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.593 r  v1d6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    59.593    v1d6_reg[2]_i_96_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.682 r  v1d6_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    59.682    v1d6_reg[3]_i_67_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.771 r  v1d6_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.771    v1d6_reg[3]_i_48_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.860 r  v1d2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.860    v1d2_reg[3]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.980 r  v1d2_reg[3]_i_19/CO[1]
                         net (fo=60, routed)          0.531    60.511    v10[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.249    60.760 r  v1d6[2]_i_403/O
                         net (fo=1, routed)           0.000    60.760    v1d6[2]_i_403_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.162 r  v1d6_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000    61.162    v1d6_reg[2]_i_319_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.254 r  v1d6_reg[2]_i_247/CO[3]
                         net (fo=1, routed)           0.000    61.254    v1d6_reg[2]_i_247_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.346 r  v1d6_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.346    v1d6_reg[2]_i_185_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.438 r  v1d6_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000    61.438    v1d6_reg[2]_i_133_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.530 r  v1d6_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    61.530    v1d6_reg[2]_i_91_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.622 r  v1d6_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.622    v1d6_reg[2]_i_59_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.714 r  v1d6_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.714    v1d6_reg[3]_i_43_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.806 r  v1d6_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.806    v1d6_reg[3]_i_22_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.925 r  v1d2_reg[3]_i_15/CO[1]
                         net (fo=55, routed)          0.589    62.514    v10[4]
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586    63.100 r  v1d6_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.100    v1d6_reg[2]_i_314_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.189 r  v1d6_reg[2]_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.189    v1d6_reg[2]_i_242_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.278 r  v1d6_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.278    v1d6_reg[2]_i_180_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.367 r  v1d6_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.367    v1d6_reg[2]_i_128_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.456 r  v1d6_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.456    v1d6_reg[2]_i_86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.545 r  v1d6_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.545    v1d6_reg[2]_i_54_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.634 r  v1d6_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.634    v1d6_reg[2]_i_24_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.723 r  v1d6_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.723    v1d6_reg[3]_i_21_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.843 f  v1d6_reg[3]_i_10/CO[1]
                         net (fo=59, routed)          0.599    64.441    v10[3]
    SLICE_X10Y60         LUT1 (Prop_lut1_I0_O)        0.249    64.690 r  v1d6[2]_i_396/O
                         net (fo=1, routed)           0.000    64.690    v1d6[2]_i_396_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    65.092 r  v1d6_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    65.092    v1d6_reg[2]_i_309_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.184 r  v1d6_reg[2]_i_237/CO[3]
                         net (fo=1, routed)           0.000    65.184    v1d6_reg[2]_i_237_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.276 r  v1d6_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    65.276    v1d6_reg[2]_i_175_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.368 r  v1d6_reg[2]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.368    v1d6_reg[2]_i_123_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.460 r  v1d6_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.460    v1d6_reg[2]_i_81_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.552 r  v1d6_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.552    v1d6_reg[2]_i_49_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.644 r  v1d6_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.644    v1d6_reg[2]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.736 r  v1d6_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.736    v1d6_reg[2]_i_6_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    65.855 f  v1d6_reg[3]_i_11/CO[1]
                         net (fo=55, routed)          0.564    66.419    v10[2]
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.251    66.670 r  v1d6[2]_i_393/O
                         net (fo=1, routed)           0.000    66.670    v1d6[2]_i_393_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    67.072 r  v1d6_reg[2]_i_308/CO[3]
                         net (fo=1, routed)           0.000    67.072    v1d6_reg[2]_i_308_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.164 r  v1d6_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    67.164    v1d6_reg[2]_i_236_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.256 r  v1d6_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    67.256    v1d6_reg[2]_i_174_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.348 r  v1d6_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    67.348    v1d6_reg[2]_i_122_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.440 r  v1d6_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    67.440    v1d6_reg[2]_i_80_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.532 r  v1d6_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.532    v1d6_reg[2]_i_48_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.624 r  v1d6_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    v1d6_reg[2]_i_18_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.716 r  v1d6_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.716    v1d6_reg[2]_i_5_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.835 f  v1d6_reg[2]_i_2/CO[1]
                         net (fo=55, routed)          0.619    68.454    v10[1]
    SLICE_X9Y63          LUT1 (Prop_lut1_I0_O)        0.251    68.705 r  v1d6[0]_i_82/O
                         net (fo=1, routed)           0.000    68.705    v1d6[0]_i_82_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.117 r  v1d6_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    69.117    v1d6_reg[0]_i_70_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.206 r  v1d6_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    69.206    v1d6_reg[0]_i_60_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.295 r  v1d6_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.295    v1d6_reg[0]_i_50_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.384 r  v1d6_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.384    v1d6_reg[0]_i_40_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.473 r  v1d6_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_30_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.562 r  v1d6_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.562    v1d6_reg[0]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.651 r  v1d6_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.651    v1d6_reg[0]_i_10_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.740 r  v1d6_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.740    v1d6_reg[0]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.860 r  v1d6_reg[0]_i_2/CO[1]
                         net (fo=17, routed)          1.111    70.971    v10[0]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.249    71.220 r  v1d2[1]_i_58/O
                         net (fo=1, routed)           0.000    71.220    v1d2[1]_i_58_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.632 r  v1d2_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.632    v1d2_reg[1]_i_25_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.721 r  v1d2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.721    v1d2_reg[1]_i_6_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.810 r  v1d2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.810    v1d2_reg[1]_i_2_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    72.040 r  v1d2_reg[3]_i_9/O[1]
                         net (fo=21, routed)          0.929    72.969    v1d2_reg[3]_i_9_n_6
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.225    73.194 r  v1d2[1]_i_97/O
                         net (fo=1, routed)           0.000    73.194    v1d2[1]_i_97_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.606 r  v1d2_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.001    73.607    v1d2_reg[1]_i_79_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    73.837 r  v1d2_reg[1]_i_67/O[1]
                         net (fo=4, routed)           0.563    74.401    v1d2_reg[1]_i_67_n_6
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.225    74.626 r  v1d2[1]_i_38/O
                         net (fo=1, routed)           0.331    74.957    v1d2[1]_i_38_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    75.368 r  v1d2_reg[1]_i_14/O[2]
                         net (fo=3, routed)           0.424    75.791    v1d2_reg[1]_i_14_n_5
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.230    76.021 r  v1d2[1]_i_18/O
                         net (fo=1, routed)           0.405    76.426    v1d2[1]_i_18_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.724 f  v1d2_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           0.527    77.251    v1d2_reg[1]_i_5_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.102    77.353 r  v1d2[3]_i_33/O
                         net (fo=3, routed)           0.315    77.668    v1d2[3]_i_33_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.234    77.902 f  v1d2[3]_i_12/O
                         net (fo=3, routed)           0.422    78.325    v1d2[3]_i_12_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.097    78.422 r  v1d2[3]_i_14/O
                         net (fo=3, routed)           0.229    78.651    v1d2[3]_i_14_n_0
    SLICE_X15Y53         LUT4 (Prop_lut4_I2_O)        0.097    78.748 r  v1d2[2]_i_1/O
                         net (fo=1, routed)           0.000    78.748    v1d2[2]_i_1_n_0
    SLICE_X15Y53         FDSE                                         r  v1d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.124    13.851    CLK_IBUF_BUFG
    SLICE_X15Y53         FDSE                                         r  v1d2_reg[2]/C
                         clock pessimism              0.153    14.004    
                         clock uncertainty           -0.035    13.969    
    SLICE_X15Y53         FDSE (Setup_fdse_C_D)        0.032    14.001    v1d2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                         -78.748    
  -------------------------------------------------------------------
                         slack                                -64.747    

Slack (VIOLATED) :        -64.588ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        74.510ns  (logic 48.375ns (64.925%)  route 26.134ns (35.075%))
  Logic Levels:           328  (CARRY4=291 LUT1=4 LUT2=25 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.484     4.916    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.212     5.128 r  v1d2[0]_i_1557/O
                         net (fo=1, routed)           0.000     5.128    v1d2[0]_i_1557_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.540 r  v1d2_reg[0]_i_1526/CO[3]
                         net (fo=1, routed)           0.000     5.540    v1d2_reg[0]_i_1526_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.629 r  v1d2_reg[0]_i_1521/CO[3]
                         net (fo=1, routed)           0.000     5.629    v1d2_reg[0]_i_1521_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.718 r  v1d2_reg[0]_i_1516/CO[3]
                         net (fo=1, routed)           0.000     5.718    v1d2_reg[0]_i_1516_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.807 r  v1d2_reg[0]_i_1511/CO[3]
                         net (fo=1, routed)           0.000     5.807    v1d2_reg[0]_i_1511_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.896 r  v1d2_reg[0]_i_1506/CO[3]
                         net (fo=1, routed)           0.000     5.896    v1d2_reg[0]_i_1506_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.985 r  v1d2_reg[0]_i_1503/CO[3]
                         net (fo=1, routed)           0.000     5.985    v1d2_reg[0]_i_1503_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.172 r  v1d2_reg[0]_i_1502/CO[0]
                         net (fo=35, routed)          0.589     6.761    v1d2_reg[0]_i_1502_n_3
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.279     7.040 r  v1d2[0]_i_1542/O
                         net (fo=1, routed)           0.000     7.040    v1d2[0]_i_1542_n_0
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.442 r  v1d2_reg[0]_i_1439/CO[3]
                         net (fo=1, routed)           0.000     7.442    v1d2_reg[0]_i_1439_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.534 r  v1d2_reg[0]_i_1434/CO[3]
                         net (fo=1, routed)           0.000     7.534    v1d2_reg[0]_i_1434_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.626 r  v1d2_reg[0]_i_1429/CO[3]
                         net (fo=1, routed)           0.000     7.626    v1d2_reg[0]_i_1429_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.718 r  v1d2_reg[0]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     7.718    v1d2_reg[0]_i_1424_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.810 r  v1d2_reg[0]_i_1419/CO[3]
                         net (fo=1, routed)           0.000     7.810    v1d2_reg[0]_i_1419_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.902 r  v1d2_reg[0]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     7.902    v1d2_reg[0]_i_1414_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.994 r  v1d2_reg[0]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     7.994    v1d2_reg[0]_i_1409_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.086 r  v1d2_reg[0]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     8.086    v1d2_reg[0]_i_1406_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.205 r  v1d2_reg[0]_i_1405/CO[1]
                         net (fo=35, routed)          0.569     8.774    v1d2_reg[0]_i_1405_n_2
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.251     9.025 r  v1d2[0]_i_1446/O
                         net (fo=1, routed)           0.000     9.025    v1d2[0]_i_1446_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.437 r  v1d2_reg[0]_i_1347/CO[3]
                         net (fo=1, routed)           0.000     9.437    v1d2_reg[0]_i_1347_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.526 r  v1d2_reg[0]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.526    v1d2_reg[0]_i_1342_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.615 r  v1d2_reg[0]_i_1337/CO[3]
                         net (fo=1, routed)           0.000     9.615    v1d2_reg[0]_i_1337_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.704 r  v1d2_reg[0]_i_1332/CO[3]
                         net (fo=1, routed)           0.000     9.704    v1d2_reg[0]_i_1332_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.793 r  v1d2_reg[0]_i_1327/CO[3]
                         net (fo=1, routed)           0.000     9.793    v1d2_reg[0]_i_1327_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.882 r  v1d2_reg[0]_i_1322/CO[3]
                         net (fo=1, routed)           0.000     9.882    v1d2_reg[0]_i_1322_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.971 r  v1d2_reg[0]_i_1317/CO[3]
                         net (fo=1, routed)           0.000     9.971    v1d2_reg[0]_i_1317_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.060 r  v1d2_reg[0]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    10.060    v1d2_reg[0]_i_1314_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.180 r  v1d2_reg[0]_i_1313/CO[1]
                         net (fo=35, routed)          0.673    10.853    v1d2_reg[0]_i_1313_n_2
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.249    11.102 r  v1d2[0]_i_1355/O
                         net (fo=1, routed)           0.000    11.102    v1d2[0]_i_1355_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.514 r  v1d2_reg[0]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.514    v1d2_reg[0]_i_1258_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.603 r  v1d2_reg[0]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    11.603    v1d2_reg[0]_i_1253_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  v1d2_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000    11.692    v1d2_reg[0]_i_1248_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  v1d2_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    11.781    v1d2_reg[0]_i_1243_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  v1d2_reg[0]_i_1238/CO[3]
                         net (fo=1, routed)           0.000    11.870    v1d2_reg[0]_i_1238_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.959 r  v1d2_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    11.959    v1d2_reg[0]_i_1233_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.048 r  v1d2_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    12.048    v1d2_reg[0]_i_1228_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.137 r  v1d2_reg[0]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    12.137    v1d2_reg[0]_i_1225_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.257 r  v1d2_reg[0]_i_1224/CO[1]
                         net (fo=35, routed)          0.656    12.913    v1d2_reg[0]_i_1224_n_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.249    13.162 r  v1d2[0]_i_1265/O
                         net (fo=1, routed)           0.000    13.162    v1d2[0]_i_1265_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.564 r  v1d2_reg[0]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.564    v1d2_reg[0]_i_1164_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.656 r  v1d2_reg[0]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.656    v1d2_reg[0]_i_1159_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.748 r  v1d2_reg[0]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.748    v1d2_reg[0]_i_1154_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.840 r  v1d2_reg[0]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.840    v1d2_reg[0]_i_1149_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.932 r  v1d2_reg[0]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.932    v1d2_reg[0]_i_1144_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.024 r  v1d2_reg[0]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    14.024    v1d2_reg[0]_i_1139_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.116 r  v1d2_reg[0]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.116    v1d2_reg[0]_i_1134_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.208 r  v1d2_reg[0]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    14.208    v1d2_reg[0]_i_1131_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    14.327 r  v1d2_reg[0]_i_1130/CO[1]
                         net (fo=35, routed)          0.661    14.988    v1d2_reg[0]_i_1130_n_2
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.251    15.239 r  v1d2[0]_i_1171/O
                         net (fo=1, routed)           0.000    15.239    v1d2[0]_i_1171_n_0
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.651 r  v1d2_reg[0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    15.651    v1d2_reg[0]_i_1034_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.740 r  v1d2_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    15.740    v1d2_reg[0]_i_1029_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.829 r  v1d2_reg[0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.829    v1d2_reg[0]_i_1024_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.918 r  v1d2_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    15.918    v1d2_reg[0]_i_1019_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.007 r  v1d2_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    16.007    v1d2_reg[0]_i_1014_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.096 r  v1d2_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    16.096    v1d2_reg[0]_i_1009_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.185 r  v1d2_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    16.185    v1d2_reg[0]_i_1004_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.274 r  v1d2_reg[0]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    16.274    v1d2_reg[0]_i_1001_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.394 r  v1d2_reg[0]_i_1000/CO[1]
                         net (fo=35, routed)          0.769    17.163    v1d2_reg[0]_i_1000_n_2
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.249    17.412 r  v1d2[0]_i_1041/O
                         net (fo=1, routed)           0.000    17.412    v1d2[0]_i_1041_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.824 r  v1d2_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    17.824    v1d2_reg[0]_i_907_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.913 r  v1d2_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    17.913    v1d2_reg[0]_i_902_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v1d2_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    18.002    v1d2_reg[0]_i_897_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v1d2_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    18.091    v1d2_reg[0]_i_892_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.180 r  v1d2_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    18.180    v1d2_reg[0]_i_887_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.269 r  v1d2_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    18.269    v1d2_reg[0]_i_882_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.358 r  v1d2_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    18.358    v1d2_reg[0]_i_877_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.447 r  v1d2_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    18.447    v1d2_reg[0]_i_874_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.567 r  v1d2_reg[0]_i_873/CO[1]
                         net (fo=35, routed)          0.713    19.280    v1d2_reg[0]_i_873_n_2
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    19.864 r  v1d2_reg[0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    19.864    v1d2_reg[0]_i_774_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.953 r  v1d2_reg[0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.953    v1d2_reg[0]_i_769_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.042 r  v1d2_reg[0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.042    v1d2_reg[0]_i_764_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.131 r  v1d2_reg[0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.131    v1d2_reg[0]_i_759_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.220 r  v1d2_reg[0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.220    v1d2_reg[0]_i_754_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.309 r  v1d2_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.309    v1d2_reg[0]_i_749_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.398 r  v1d2_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.398    v1d2_reg[0]_i_744_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.487 r  v1d2_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    20.487    v1d2_reg[0]_i_741_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.607 r  v1d2_reg[0]_i_740/CO[1]
                         net (fo=35, routed)          0.774    21.381    v1d2_reg[0]_i_740_n_2
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.249    21.630 r  v1d2[0]_i_781/O
                         net (fo=1, routed)           0.000    21.630    v1d2[0]_i_781_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.032 r  v1d2_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    22.032    v1d2_reg[0]_i_639_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.124 r  v1d2_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    22.124    v1d2_reg[0]_i_634_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.216 r  v1d2_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    22.216    v1d2_reg[0]_i_629_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.308 r  v1d2_reg[0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    22.308    v1d2_reg[0]_i_624_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.400 r  v1d2_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.400    v1d2_reg[0]_i_619_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.492 r  v1d2_reg[0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    22.492    v1d2_reg[0]_i_614_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.584 r  v1d2_reg[0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.584    v1d2_reg[0]_i_609_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.676 r  v1d2_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.676    v1d2_reg[0]_i_606_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    22.795 r  v1d2_reg[0]_i_605/CO[1]
                         net (fo=35, routed)          0.699    23.494    v1d2_reg[0]_i_605_n_2
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.251    23.745 r  v1d2[0]_i_739/O
                         net (fo=1, routed)           0.000    23.745    v1d2[0]_i_739_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.157 r  v1d2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    24.157    v1d2_reg[0]_i_600_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.246 r  v1d2_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    24.246    v1d2_reg[0]_i_489_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.335 r  v1d2_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.335    v1d2_reg[0]_i_484_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.424 r  v1d2_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    24.424    v1d2_reg[0]_i_479_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.513 r  v1d2_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    24.513    v1d2_reg[0]_i_474_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.602 r  v1d2_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    24.602    v1d2_reg[0]_i_469_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.691 r  v1d2_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    24.691    v1d2_reg[0]_i_464_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.780 r  v1d2_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    24.780    v1d2_reg[0]_i_461_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.900 r  v1d2_reg[0]_i_460/CO[1]
                         net (fo=35, routed)          0.668    25.568    v1d2_reg[0]_i_460_n_2
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.249    25.817 r  v1d2[0]_i_487/O
                         net (fo=1, routed)           0.000    25.817    v1d2[0]_i_487_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.229 r  v1d2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.229    v1d2_reg[0]_i_354_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.319 r  v1d2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    26.319    v1d2_reg[0]_i_349_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.408 r  v1d2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    26.408    v1d2_reg[0]_i_344_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.497 r  v1d2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    26.497    v1d2_reg[0]_i_339_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.586 r  v1d2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000    26.586    v1d2_reg[0]_i_336_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.706 r  v1d2_reg[0]_i_335/CO[1]
                         net (fo=35, routed)          0.800    27.506    v1d2_reg[0]_i_335_n_2
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.249    27.755 r  v1d2[0]_i_733/O
                         net (fo=1, routed)           0.000    27.755    v1d2[0]_i_733_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.167 r  v1d2_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    28.167    v1d2_reg[0]_i_590_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.256 r  v1d2_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    28.256    v1d2_reg[0]_i_450_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.345 r  v1d2_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.345    v1d2_reg[0]_i_330_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.434 r  v1d2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.434    v1d2_reg[0]_i_249_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.523 r  v1d2_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    28.523    v1d2_reg[0]_i_244_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.612 r  v1d2_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    28.612    v1d2_reg[0]_i_239_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.701 r  v1d2_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    28.701    v1d2_reg[0]_i_234_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.790 r  v1d2_reg[0]_i_231/CO[3]
                         net (fo=1, routed)           0.000    28.790    v1d2_reg[0]_i_231_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.910 r  v1d2_reg[0]_i_230/CO[1]
                         net (fo=35, routed)          0.591    29.501    v1d2_reg[0]_i_230_n_2
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.249    29.750 r  v1d2[0]_i_729/O
                         net (fo=1, routed)           0.000    29.750    v1d2[0]_i_729_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.162 r  v1d2_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    30.162    v1d2_reg[0]_i_585_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.251 r  v1d2_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    30.251    v1d2_reg[0]_i_445_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.340 r  v1d2_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    30.340    v1d2_reg[0]_i_325_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.429 r  v1d2_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    30.429    v1d2_reg[0]_i_225_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.518 r  v1d2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    30.518    v1d2_reg[0]_i_159_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.607 r  v1d2_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.607    v1d2_reg[0]_i_154_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.696 r  v1d2_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    30.696    v1d2_reg[0]_i_149_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.785 r  v1d2_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    30.785    v1d2_reg[0]_i_146_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.905 r  v1d2_reg[0]_i_145/CO[1]
                         net (fo=35, routed)          0.677    31.582    v1d2_reg[0]_i_145_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.249    31.831 r  v1d2[0]_i_726/O
                         net (fo=1, routed)           0.000    31.831    v1d2[0]_i_726_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.243 r  v1d2_reg[0]_i_580/CO[3]
                         net (fo=1, routed)           0.000    32.243    v1d2_reg[0]_i_580_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.332 r  v1d2_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    32.332    v1d2_reg[0]_i_440_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.421 r  v1d2_reg[0]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.421    v1d2_reg[0]_i_320_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.510 r  v1d2_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    32.510    v1d2_reg[0]_i_220_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.599 r  v1d2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    32.599    v1d2_reg[0]_i_140_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.688 r  v1d2_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    32.688    v1d2_reg[0]_i_89_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.777 r  v1d2_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    32.777    v1d2_reg[0]_i_84_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.866 r  v1d2_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.866    v1d2_reg[0]_i_81_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    32.986 r  v1d2_reg[0]_i_80/CO[1]
                         net (fo=35, routed)          0.771    33.757    v1d2_reg[0]_i_80_n_2
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.249    34.006 r  v1d2[0]_i_723/O
                         net (fo=1, routed)           0.000    34.006    v1d2[0]_i_723_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.418 r  v1d2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    34.418    v1d2_reg[0]_i_575_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.507 r  v1d2_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    34.507    v1d2_reg[0]_i_435_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.596 r  v1d2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.596    v1d2_reg[0]_i_315_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.685 r  v1d2_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000    34.685    v1d2_reg[0]_i_215_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.774 r  v1d2_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.774    v1d2_reg[0]_i_135_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.863 r  v1d2_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    34.863    v1d2_reg[0]_i_75_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.952 r  v1d2_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.952    v1d2_reg[0]_i_39_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.041 r  v1d2_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.041    v1d2_reg[0]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.161 r  v1d2_reg[0]_i_35/CO[1]
                         net (fo=35, routed)          0.729    35.890    v1d2_reg[0]_i_35_n_2
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.249    36.139 r  v1d2[0]_i_720/O
                         net (fo=1, routed)           0.000    36.139    v1d2[0]_i_720_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.541 r  v1d2_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    36.541    v1d2_reg[0]_i_570_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.633 r  v1d2_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.633    v1d2_reg[0]_i_430_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.725 r  v1d2_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    36.725    v1d2_reg[0]_i_310_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.817 r  v1d2_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.817    v1d2_reg[0]_i_210_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.909 r  v1d2_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    36.909    v1d2_reg[0]_i_130_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.001 r  v1d2_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.001    v1d2_reg[0]_i_70_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.093 r  v1d2_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.093    v1d2_reg[0]_i_30_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.185 r  v1d2_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.185    v1d2_reg[0]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.304 r  v1d2_reg[0]_i_10/CO[1]
                         net (fo=35, routed)          0.749    38.054    v1d2_reg[0]_i_10_n_2
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.251    38.305 r  v1d2[0]_i_716/O
                         net (fo=1, routed)           0.000    38.305    v1d2[0]_i_716_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    38.717 r  v1d2_reg[0]_i_569/CO[3]
                         net (fo=1, routed)           0.000    38.717    v1d2_reg[0]_i_569_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.806 r  v1d2_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    38.806    v1d2_reg[0]_i_429_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.895 r  v1d2_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    38.895    v1d2_reg[0]_i_309_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.984 r  v1d2_reg[0]_i_209/CO[3]
                         net (fo=1, routed)           0.000    38.984    v1d2_reg[0]_i_209_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.073 r  v1d2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.073    v1d2_reg[0]_i_129_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.162 r  v1d2_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    39.162    v1d2_reg[0]_i_69_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.251 r  v1d2_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.251    v1d2_reg[0]_i_29_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.340 r  v1d2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.007    39.347    v1d2_reg[0]_i_9_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.467 r  v1d2_reg[0]_i_3/CO[1]
                         net (fo=52, routed)          0.569    40.036    v10[15]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.249    40.285 r  v1d2[3]_i_461/O
                         net (fo=1, routed)           0.000    40.285    v1d2[3]_i_461_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    40.697 r  v1d2_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    40.697    v1d2_reg[3]_i_427_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.786 r  v1d2_reg[3]_i_384/CO[3]
                         net (fo=1, routed)           0.000    40.786    v1d2_reg[3]_i_384_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.875 r  v1d2_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000    40.875    v1d2_reg[3]_i_339_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.964 r  v1d1_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.964    v1d1_reg[3]_i_120_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.053 r  v1d1_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    41.053    v1d1_reg[3]_i_93_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.142 r  v1d1_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.142    v1d1_reg[3]_i_63_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.231 r  v1d1_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.231    v1d1_reg[3]_i_33_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.320 r  v1d1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.320    v1d1_reg[3]_i_15_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    41.440 r  v1d1_reg[3]_i_12/CO[1]
                         net (fo=57, routed)          0.952    42.392    v10[14]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.249    42.641 r  v1d2[3]_i_458/O
                         net (fo=1, routed)           0.000    42.641    v1d2[3]_i_458_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.053 r  v1d2_reg[3]_i_422/CO[3]
                         net (fo=1, routed)           0.000    43.053    v1d2_reg[3]_i_422_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.142 r  v1d2_reg[3]_i_379/CO[3]
                         net (fo=1, routed)           0.000    43.142    v1d2_reg[3]_i_379_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.231 r  v1d2_reg[3]_i_334/CO[3]
                         net (fo=1, routed)           0.000    43.231    v1d2_reg[3]_i_334_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.320 r  v1d2_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    43.320    v1d2_reg[3]_i_289_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.409 r  v1d1_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.409    v1d1_reg[3]_i_92_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.498 r  v1d1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.007    43.505    v1d1_reg[3]_i_62_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.594 r  v1d1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.594    v1d1_reg[3]_i_32_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.683 r  v1d1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.683    v1d1_reg[3]_i_14_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.803 r  v1d1_reg[3]_i_8/CO[1]
                         net (fo=53, routed)          0.742    44.545    v10[13]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.249    44.794 r  v1d2[3]_i_452/O
                         net (fo=1, routed)           0.000    44.794    v1d2[3]_i_452_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.206 r  v1d2_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    45.206    v1d2_reg[3]_i_412_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.295 r  v1d2_reg[3]_i_374/CO[3]
                         net (fo=1, routed)           0.000    45.295    v1d2_reg[3]_i_374_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.384 r  v1d2_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    45.384    v1d2_reg[3]_i_329_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.473 r  v1d2_reg[3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.473    v1d2_reg[3]_i_284_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.562 r  v1d2_reg[3]_i_235/CO[3]
                         net (fo=1, routed)           0.000    45.562    v1d2_reg[3]_i_235_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.651 r  v1d1_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    45.651    v1d1_reg[3]_i_82_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.740 r  v1d1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.740    v1d1_reg[3]_i_52_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.829 r  v1d1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.829    v1d1_reg[3]_i_22_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.949 r  v1d1_reg[3]_i_10/CO[1]
                         net (fo=53, routed)          0.621    46.570    v10[12]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.249    46.819 r  v1d6[3]_i_192/O
                         net (fo=1, routed)           0.000    46.819    v1d6[3]_i_192_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.231 r  v1d6_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    47.231    v1d6_reg[3]_i_176_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.320 r  v1d2_reg[3]_i_364/CO[3]
                         net (fo=1, routed)           0.000    47.320    v1d2_reg[3]_i_364_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.409 r  v1d2_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    47.409    v1d2_reg[3]_i_324_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.498 r  v1d2_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    47.498    v1d2_reg[3]_i_279_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.587 r  v1d2_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    47.587    v1d2_reg[3]_i_226_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.676 r  v1d2_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    47.676    v1d2_reg[3]_i_164_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.765 r  v1d2_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    47.765    v1d2_reg[3]_i_159_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.854 r  v1d2_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    47.854    v1d2_reg[3]_i_128_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    47.974 r  v1d2_reg[3]_i_67/CO[1]
                         net (fo=51, routed)          0.703    48.677    v10[11]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.249    48.926 r  v1d6[3]_i_189/O
                         net (fo=1, routed)           0.000    48.926    v1d6[3]_i_189_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    49.328 r  v1d6_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.328    v1d6_reg[3]_i_171_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.420 r  v1d6_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    49.420    v1d6_reg[3]_i_156_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.512 r  v1d2_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.512    v1d2_reg[3]_i_314_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.604 r  v1d2_reg[3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    49.604    v1d2_reg[3]_i_274_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.696 r  v1d2_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    49.696    v1d2_reg[3]_i_221_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.788 r  v1d2_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    49.788    v1d2_reg[3]_i_154_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.880 r  v1d2_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.880    v1d2_reg[3]_i_91_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.972 r  v1d2_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    49.972    v1d2_reg[3]_i_88_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.091 r  v1d2_reg[3]_i_69/CO[1]
                         net (fo=57, routed)          0.473    50.564    v10[10]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.251    50.815 r  v1d6[2]_i_419/O
                         net (fo=1, routed)           0.000    50.815    v1d6[2]_i_419_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    51.227 r  v1d6_reg[2]_i_344/CO[3]
                         net (fo=1, routed)           0.000    51.227    v1d6_reg[2]_i_344_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.316 r  v1d6_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.316    v1d6_reg[3]_i_151_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.405 r  v1d6_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    51.405    v1d6_reg[3]_i_136_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.494 r  v1d2_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    51.494    v1d2_reg[3]_i_264_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.583 r  v1d2_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    51.583    v1d2_reg[3]_i_216_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.672 r  v1d2_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.672    v1d2_reg[3]_i_149_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.761 r  v1d2_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.761    v1d2_reg[3]_i_83_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.850 r  v1d2_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.850    v1d2_reg[3]_i_43_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.970 r  v1d2_reg[3]_i_42/CO[1]
                         net (fo=61, routed)          0.532    52.502    v10[9]
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.086 r  v1d6_reg[2]_i_339/CO[3]
                         net (fo=1, routed)           0.000    53.086    v1d6_reg[2]_i_339_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.175 r  v1d6_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000    53.175    v1d6_reg[2]_i_267_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.264 r  v1d6_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.264    v1d6_reg[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.354 r  v1d6_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.354    v1d6_reg[3]_i_116_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.443 r  v1d2_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    53.443    v1d2_reg[3]_i_206_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.532 r  v1d2_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.001    53.532    v1d2_reg[3]_i_148_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.621 r  v1d2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    53.621    v1d2_reg[3]_i_82_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.710 r  v1d2_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.710    v1d2_reg[3]_i_41_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.830 r  v1d2_reg[3]_i_17/CO[1]
                         net (fo=55, routed)          0.638    54.468    v10[8]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.249    54.717 r  v1d6[2]_i_412/O
                         net (fo=1, routed)           0.000    54.717    v1d6[2]_i_412_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    55.119 r  v1d6_reg[2]_i_334/CO[3]
                         net (fo=1, routed)           0.000    55.119    v1d6_reg[2]_i_334_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.211 r  v1d6_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000    55.211    v1d6_reg[2]_i_262_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.303 r  v1d6_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.001    55.303    v1d6_reg[2]_i_200_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.395 r  v1d6_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.395    v1d6_reg[3]_i_111_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.487 r  v1d6_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    55.487    v1d6_reg[3]_i_96_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.579 r  v1d2_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    55.579    v1d2_reg[3]_i_138_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.671 r  v1d2_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.671    v1d2_reg[3]_i_110_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.763 r  v1d2_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.763    v1d2_reg[3]_i_60_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    55.882 r  v1d2_reg[3]_i_22/CO[1]
                         net (fo=61, routed)          0.592    56.474    v10[7]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.251    56.725 r  v1d6[2]_i_409/O
                         net (fo=1, routed)           0.000    56.725    v1d6[2]_i_409_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    57.127 r  v1d6_reg[2]_i_329/CO[3]
                         net (fo=1, routed)           0.000    57.127    v1d6_reg[2]_i_329_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.219 r  v1d6_reg[2]_i_257/CO[3]
                         net (fo=1, routed)           0.000    57.219    v1d6_reg[2]_i_257_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.311 r  v1d6_reg[2]_i_195/CO[3]
                         net (fo=1, routed)           0.000    57.311    v1d6_reg[2]_i_195_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.403 r  v1d6_reg[2]_i_143/CO[3]
                         net (fo=1, routed)           0.000    57.403    v1d6_reg[2]_i_143_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.495 r  v1d6_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    57.495    v1d6_reg[3]_i_91_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.587 r  v1d6_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.587    v1d6_reg[3]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.679 r  v1d2_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.679    v1d2_reg[3]_i_72_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.771 r  v1d2_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.771    v1d2_reg[3]_i_51_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.890 r  v1d2_reg[3]_i_24/CO[1]
                         net (fo=61, routed)          0.684    58.574    v10[6]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.251    58.825 r  v1d6[2]_i_406/O
                         net (fo=1, routed)           0.000    58.825    v1d6[2]_i_406_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.237 r  v1d6_reg[2]_i_324/CO[3]
                         net (fo=1, routed)           0.000    59.237    v1d6_reg[2]_i_324_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.326 r  v1d6_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.326    v1d6_reg[2]_i_252_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.415 r  v1d6_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    59.415    v1d6_reg[2]_i_190_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.504 r  v1d6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000    59.504    v1d6_reg[2]_i_138_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.593 r  v1d6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    59.593    v1d6_reg[2]_i_96_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.682 r  v1d6_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    59.682    v1d6_reg[3]_i_67_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.771 r  v1d6_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.771    v1d6_reg[3]_i_48_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.860 r  v1d2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.860    v1d2_reg[3]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.980 r  v1d2_reg[3]_i_19/CO[1]
                         net (fo=60, routed)          0.531    60.511    v10[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.249    60.760 r  v1d6[2]_i_403/O
                         net (fo=1, routed)           0.000    60.760    v1d6[2]_i_403_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.162 r  v1d6_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000    61.162    v1d6_reg[2]_i_319_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.254 r  v1d6_reg[2]_i_247/CO[3]
                         net (fo=1, routed)           0.000    61.254    v1d6_reg[2]_i_247_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.346 r  v1d6_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.346    v1d6_reg[2]_i_185_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.438 r  v1d6_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000    61.438    v1d6_reg[2]_i_133_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.530 r  v1d6_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    61.530    v1d6_reg[2]_i_91_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.622 r  v1d6_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.622    v1d6_reg[2]_i_59_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.714 r  v1d6_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.714    v1d6_reg[3]_i_43_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.806 r  v1d6_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.806    v1d6_reg[3]_i_22_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.925 r  v1d2_reg[3]_i_15/CO[1]
                         net (fo=55, routed)          0.589    62.514    v10[4]
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586    63.100 r  v1d6_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.100    v1d6_reg[2]_i_314_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.189 r  v1d6_reg[2]_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.189    v1d6_reg[2]_i_242_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.278 r  v1d6_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.278    v1d6_reg[2]_i_180_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.367 r  v1d6_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.367    v1d6_reg[2]_i_128_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.456 r  v1d6_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.456    v1d6_reg[2]_i_86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.545 r  v1d6_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.545    v1d6_reg[2]_i_54_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.634 r  v1d6_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.634    v1d6_reg[2]_i_24_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.723 r  v1d6_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.723    v1d6_reg[3]_i_21_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.843 f  v1d6_reg[3]_i_10/CO[1]
                         net (fo=59, routed)          0.599    64.441    v10[3]
    SLICE_X10Y60         LUT1 (Prop_lut1_I0_O)        0.249    64.690 r  v1d6[2]_i_396/O
                         net (fo=1, routed)           0.000    64.690    v1d6[2]_i_396_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    65.092 r  v1d6_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    65.092    v1d6_reg[2]_i_309_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.184 r  v1d6_reg[2]_i_237/CO[3]
                         net (fo=1, routed)           0.000    65.184    v1d6_reg[2]_i_237_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.276 r  v1d6_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    65.276    v1d6_reg[2]_i_175_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.368 r  v1d6_reg[2]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.368    v1d6_reg[2]_i_123_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.460 r  v1d6_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.460    v1d6_reg[2]_i_81_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.552 r  v1d6_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.552    v1d6_reg[2]_i_49_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.644 r  v1d6_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.644    v1d6_reg[2]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.736 r  v1d6_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.736    v1d6_reg[2]_i_6_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    65.855 f  v1d6_reg[3]_i_11/CO[1]
                         net (fo=55, routed)          0.564    66.419    v10[2]
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.251    66.670 r  v1d6[2]_i_393/O
                         net (fo=1, routed)           0.000    66.670    v1d6[2]_i_393_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    67.072 r  v1d6_reg[2]_i_308/CO[3]
                         net (fo=1, routed)           0.000    67.072    v1d6_reg[2]_i_308_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.164 r  v1d6_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    67.164    v1d6_reg[2]_i_236_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.256 r  v1d6_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    67.256    v1d6_reg[2]_i_174_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.348 r  v1d6_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    67.348    v1d6_reg[2]_i_122_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.440 r  v1d6_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    67.440    v1d6_reg[2]_i_80_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.532 r  v1d6_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.532    v1d6_reg[2]_i_48_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.624 r  v1d6_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    v1d6_reg[2]_i_18_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.716 r  v1d6_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.716    v1d6_reg[2]_i_5_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.835 f  v1d6_reg[2]_i_2/CO[1]
                         net (fo=55, routed)          0.619    68.454    v10[1]
    SLICE_X9Y63          LUT1 (Prop_lut1_I0_O)        0.251    68.705 r  v1d6[0]_i_82/O
                         net (fo=1, routed)           0.000    68.705    v1d6[0]_i_82_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.117 r  v1d6_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    69.117    v1d6_reg[0]_i_70_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.206 r  v1d6_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    69.206    v1d6_reg[0]_i_60_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.295 r  v1d6_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.295    v1d6_reg[0]_i_50_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.384 r  v1d6_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.384    v1d6_reg[0]_i_40_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.473 r  v1d6_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_30_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.562 r  v1d6_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.562    v1d6_reg[0]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.651 r  v1d6_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.651    v1d6_reg[0]_i_10_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.740 r  v1d6_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.740    v1d6_reg[0]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.860 r  v1d6_reg[0]_i_2/CO[1]
                         net (fo=17, routed)          1.111    70.971    v10[0]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.249    71.220 r  v1d2[1]_i_58/O
                         net (fo=1, routed)           0.000    71.220    v1d2[1]_i_58_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.632 r  v1d2_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.632    v1d2_reg[1]_i_25_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.721 r  v1d2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.721    v1d2_reg[1]_i_6_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.810 r  v1d2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.810    v1d2_reg[1]_i_2_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    72.040 r  v1d2_reg[3]_i_9/O[1]
                         net (fo=21, routed)          0.929    72.969    v1d2_reg[3]_i_9_n_6
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.225    73.194 r  v1d2[1]_i_97/O
                         net (fo=1, routed)           0.000    73.194    v1d2[1]_i_97_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.606 r  v1d2_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.001    73.607    v1d2_reg[1]_i_79_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    73.837 r  v1d2_reg[1]_i_67/O[1]
                         net (fo=4, routed)           0.563    74.401    v1d2_reg[1]_i_67_n_6
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.225    74.626 r  v1d2[1]_i_38/O
                         net (fo=1, routed)           0.331    74.957    v1d2[1]_i_38_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    75.368 r  v1d2_reg[1]_i_14/O[2]
                         net (fo=3, routed)           0.424    75.791    v1d2_reg[1]_i_14_n_5
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.230    76.021 r  v1d2[1]_i_18/O
                         net (fo=1, routed)           0.405    76.426    v1d2[1]_i_18_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.724 f  v1d2_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           0.527    77.251    v1d2_reg[1]_i_5_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.102    77.353 r  v1d2[3]_i_33/O
                         net (fo=3, routed)           0.315    77.668    v1d2[3]_i_33_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.234    77.902 f  v1d2[3]_i_12/O
                         net (fo=3, routed)           0.422    78.325    v1d2[3]_i_12_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.097    78.422 r  v1d2[3]_i_14/O
                         net (fo=3, routed)           0.110    78.532    v1d2[3]_i_14_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I5_O)        0.097    78.629 r  v1d2[1]_i_1/O
                         net (fo=1, routed)           0.000    78.629    v1d2[1]_i_1_n_0
    SLICE_X14Y53         FDRE                                         r  v1d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.124    13.851    CLK_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  v1d2_reg[1]/C
                         clock pessimism              0.153    14.004    
                         clock uncertainty           -0.035    13.969    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)        0.072    14.041    v1d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                         -78.629    
  -------------------------------------------------------------------
                         slack                                -64.588    

Slack (VIOLATED) :        -63.468ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        73.350ns  (logic 47.942ns (65.361%)  route 25.408ns (34.639%))
  Logic Levels:           325  (CARRY4=291 LUT1=4 LUT2=25 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.484     4.916    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.212     5.128 r  v1d2[0]_i_1557/O
                         net (fo=1, routed)           0.000     5.128    v1d2[0]_i_1557_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.540 r  v1d2_reg[0]_i_1526/CO[3]
                         net (fo=1, routed)           0.000     5.540    v1d2_reg[0]_i_1526_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.629 r  v1d2_reg[0]_i_1521/CO[3]
                         net (fo=1, routed)           0.000     5.629    v1d2_reg[0]_i_1521_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.718 r  v1d2_reg[0]_i_1516/CO[3]
                         net (fo=1, routed)           0.000     5.718    v1d2_reg[0]_i_1516_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.807 r  v1d2_reg[0]_i_1511/CO[3]
                         net (fo=1, routed)           0.000     5.807    v1d2_reg[0]_i_1511_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.896 r  v1d2_reg[0]_i_1506/CO[3]
                         net (fo=1, routed)           0.000     5.896    v1d2_reg[0]_i_1506_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.985 r  v1d2_reg[0]_i_1503/CO[3]
                         net (fo=1, routed)           0.000     5.985    v1d2_reg[0]_i_1503_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.172 r  v1d2_reg[0]_i_1502/CO[0]
                         net (fo=35, routed)          0.589     6.761    v1d2_reg[0]_i_1502_n_3
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.279     7.040 r  v1d2[0]_i_1542/O
                         net (fo=1, routed)           0.000     7.040    v1d2[0]_i_1542_n_0
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.442 r  v1d2_reg[0]_i_1439/CO[3]
                         net (fo=1, routed)           0.000     7.442    v1d2_reg[0]_i_1439_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.534 r  v1d2_reg[0]_i_1434/CO[3]
                         net (fo=1, routed)           0.000     7.534    v1d2_reg[0]_i_1434_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.626 r  v1d2_reg[0]_i_1429/CO[3]
                         net (fo=1, routed)           0.000     7.626    v1d2_reg[0]_i_1429_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.718 r  v1d2_reg[0]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     7.718    v1d2_reg[0]_i_1424_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.810 r  v1d2_reg[0]_i_1419/CO[3]
                         net (fo=1, routed)           0.000     7.810    v1d2_reg[0]_i_1419_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.902 r  v1d2_reg[0]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     7.902    v1d2_reg[0]_i_1414_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.994 r  v1d2_reg[0]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     7.994    v1d2_reg[0]_i_1409_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.086 r  v1d2_reg[0]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     8.086    v1d2_reg[0]_i_1406_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.205 r  v1d2_reg[0]_i_1405/CO[1]
                         net (fo=35, routed)          0.569     8.774    v1d2_reg[0]_i_1405_n_2
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.251     9.025 r  v1d2[0]_i_1446/O
                         net (fo=1, routed)           0.000     9.025    v1d2[0]_i_1446_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.437 r  v1d2_reg[0]_i_1347/CO[3]
                         net (fo=1, routed)           0.000     9.437    v1d2_reg[0]_i_1347_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.526 r  v1d2_reg[0]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.526    v1d2_reg[0]_i_1342_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.615 r  v1d2_reg[0]_i_1337/CO[3]
                         net (fo=1, routed)           0.000     9.615    v1d2_reg[0]_i_1337_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.704 r  v1d2_reg[0]_i_1332/CO[3]
                         net (fo=1, routed)           0.000     9.704    v1d2_reg[0]_i_1332_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.793 r  v1d2_reg[0]_i_1327/CO[3]
                         net (fo=1, routed)           0.000     9.793    v1d2_reg[0]_i_1327_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.882 r  v1d2_reg[0]_i_1322/CO[3]
                         net (fo=1, routed)           0.000     9.882    v1d2_reg[0]_i_1322_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.971 r  v1d2_reg[0]_i_1317/CO[3]
                         net (fo=1, routed)           0.000     9.971    v1d2_reg[0]_i_1317_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.060 r  v1d2_reg[0]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    10.060    v1d2_reg[0]_i_1314_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.180 r  v1d2_reg[0]_i_1313/CO[1]
                         net (fo=35, routed)          0.673    10.853    v1d2_reg[0]_i_1313_n_2
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.249    11.102 r  v1d2[0]_i_1355/O
                         net (fo=1, routed)           0.000    11.102    v1d2[0]_i_1355_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.514 r  v1d2_reg[0]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.514    v1d2_reg[0]_i_1258_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.603 r  v1d2_reg[0]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    11.603    v1d2_reg[0]_i_1253_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  v1d2_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000    11.692    v1d2_reg[0]_i_1248_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  v1d2_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    11.781    v1d2_reg[0]_i_1243_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  v1d2_reg[0]_i_1238/CO[3]
                         net (fo=1, routed)           0.000    11.870    v1d2_reg[0]_i_1238_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.959 r  v1d2_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    11.959    v1d2_reg[0]_i_1233_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.048 r  v1d2_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    12.048    v1d2_reg[0]_i_1228_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.137 r  v1d2_reg[0]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    12.137    v1d2_reg[0]_i_1225_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.257 r  v1d2_reg[0]_i_1224/CO[1]
                         net (fo=35, routed)          0.656    12.913    v1d2_reg[0]_i_1224_n_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.249    13.162 r  v1d2[0]_i_1265/O
                         net (fo=1, routed)           0.000    13.162    v1d2[0]_i_1265_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.564 r  v1d2_reg[0]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.564    v1d2_reg[0]_i_1164_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.656 r  v1d2_reg[0]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.656    v1d2_reg[0]_i_1159_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.748 r  v1d2_reg[0]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.748    v1d2_reg[0]_i_1154_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.840 r  v1d2_reg[0]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.840    v1d2_reg[0]_i_1149_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.932 r  v1d2_reg[0]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.932    v1d2_reg[0]_i_1144_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.024 r  v1d2_reg[0]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    14.024    v1d2_reg[0]_i_1139_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.116 r  v1d2_reg[0]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.116    v1d2_reg[0]_i_1134_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.208 r  v1d2_reg[0]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    14.208    v1d2_reg[0]_i_1131_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    14.327 r  v1d2_reg[0]_i_1130/CO[1]
                         net (fo=35, routed)          0.661    14.988    v1d2_reg[0]_i_1130_n_2
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.251    15.239 r  v1d2[0]_i_1171/O
                         net (fo=1, routed)           0.000    15.239    v1d2[0]_i_1171_n_0
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.651 r  v1d2_reg[0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    15.651    v1d2_reg[0]_i_1034_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.740 r  v1d2_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    15.740    v1d2_reg[0]_i_1029_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.829 r  v1d2_reg[0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.829    v1d2_reg[0]_i_1024_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.918 r  v1d2_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    15.918    v1d2_reg[0]_i_1019_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.007 r  v1d2_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    16.007    v1d2_reg[0]_i_1014_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.096 r  v1d2_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    16.096    v1d2_reg[0]_i_1009_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.185 r  v1d2_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    16.185    v1d2_reg[0]_i_1004_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.274 r  v1d2_reg[0]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    16.274    v1d2_reg[0]_i_1001_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.394 r  v1d2_reg[0]_i_1000/CO[1]
                         net (fo=35, routed)          0.769    17.163    v1d2_reg[0]_i_1000_n_2
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.249    17.412 r  v1d2[0]_i_1041/O
                         net (fo=1, routed)           0.000    17.412    v1d2[0]_i_1041_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.824 r  v1d2_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    17.824    v1d2_reg[0]_i_907_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.913 r  v1d2_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    17.913    v1d2_reg[0]_i_902_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v1d2_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    18.002    v1d2_reg[0]_i_897_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v1d2_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    18.091    v1d2_reg[0]_i_892_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.180 r  v1d2_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    18.180    v1d2_reg[0]_i_887_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.269 r  v1d2_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    18.269    v1d2_reg[0]_i_882_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.358 r  v1d2_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    18.358    v1d2_reg[0]_i_877_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.447 r  v1d2_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    18.447    v1d2_reg[0]_i_874_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.567 r  v1d2_reg[0]_i_873/CO[1]
                         net (fo=35, routed)          0.713    19.280    v1d2_reg[0]_i_873_n_2
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    19.864 r  v1d2_reg[0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    19.864    v1d2_reg[0]_i_774_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.953 r  v1d2_reg[0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.953    v1d2_reg[0]_i_769_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.042 r  v1d2_reg[0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.042    v1d2_reg[0]_i_764_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.131 r  v1d2_reg[0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.131    v1d2_reg[0]_i_759_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.220 r  v1d2_reg[0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.220    v1d2_reg[0]_i_754_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.309 r  v1d2_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.309    v1d2_reg[0]_i_749_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.398 r  v1d2_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.398    v1d2_reg[0]_i_744_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.487 r  v1d2_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    20.487    v1d2_reg[0]_i_741_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.607 r  v1d2_reg[0]_i_740/CO[1]
                         net (fo=35, routed)          0.774    21.381    v1d2_reg[0]_i_740_n_2
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.249    21.630 r  v1d2[0]_i_781/O
                         net (fo=1, routed)           0.000    21.630    v1d2[0]_i_781_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.032 r  v1d2_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    22.032    v1d2_reg[0]_i_639_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.124 r  v1d2_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    22.124    v1d2_reg[0]_i_634_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.216 r  v1d2_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    22.216    v1d2_reg[0]_i_629_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.308 r  v1d2_reg[0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    22.308    v1d2_reg[0]_i_624_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.400 r  v1d2_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.400    v1d2_reg[0]_i_619_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.492 r  v1d2_reg[0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    22.492    v1d2_reg[0]_i_614_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.584 r  v1d2_reg[0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.584    v1d2_reg[0]_i_609_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.676 r  v1d2_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.676    v1d2_reg[0]_i_606_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    22.795 r  v1d2_reg[0]_i_605/CO[1]
                         net (fo=35, routed)          0.699    23.494    v1d2_reg[0]_i_605_n_2
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.251    23.745 r  v1d2[0]_i_739/O
                         net (fo=1, routed)           0.000    23.745    v1d2[0]_i_739_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.157 r  v1d2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    24.157    v1d2_reg[0]_i_600_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.246 r  v1d2_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    24.246    v1d2_reg[0]_i_489_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.335 r  v1d2_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.335    v1d2_reg[0]_i_484_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.424 r  v1d2_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    24.424    v1d2_reg[0]_i_479_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.513 r  v1d2_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    24.513    v1d2_reg[0]_i_474_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.602 r  v1d2_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    24.602    v1d2_reg[0]_i_469_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.691 r  v1d2_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    24.691    v1d2_reg[0]_i_464_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.780 r  v1d2_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    24.780    v1d2_reg[0]_i_461_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.900 r  v1d2_reg[0]_i_460/CO[1]
                         net (fo=35, routed)          0.668    25.568    v1d2_reg[0]_i_460_n_2
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.249    25.817 r  v1d2[0]_i_487/O
                         net (fo=1, routed)           0.000    25.817    v1d2[0]_i_487_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.229 r  v1d2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.229    v1d2_reg[0]_i_354_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.319 r  v1d2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    26.319    v1d2_reg[0]_i_349_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.408 r  v1d2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    26.408    v1d2_reg[0]_i_344_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.497 r  v1d2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    26.497    v1d2_reg[0]_i_339_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.586 r  v1d2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000    26.586    v1d2_reg[0]_i_336_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.706 r  v1d2_reg[0]_i_335/CO[1]
                         net (fo=35, routed)          0.800    27.506    v1d2_reg[0]_i_335_n_2
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.249    27.755 r  v1d2[0]_i_733/O
                         net (fo=1, routed)           0.000    27.755    v1d2[0]_i_733_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.167 r  v1d2_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    28.167    v1d2_reg[0]_i_590_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.256 r  v1d2_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    28.256    v1d2_reg[0]_i_450_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.345 r  v1d2_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.345    v1d2_reg[0]_i_330_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.434 r  v1d2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.434    v1d2_reg[0]_i_249_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.523 r  v1d2_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    28.523    v1d2_reg[0]_i_244_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.612 r  v1d2_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    28.612    v1d2_reg[0]_i_239_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.701 r  v1d2_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    28.701    v1d2_reg[0]_i_234_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.790 r  v1d2_reg[0]_i_231/CO[3]
                         net (fo=1, routed)           0.000    28.790    v1d2_reg[0]_i_231_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.910 r  v1d2_reg[0]_i_230/CO[1]
                         net (fo=35, routed)          0.591    29.501    v1d2_reg[0]_i_230_n_2
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.249    29.750 r  v1d2[0]_i_729/O
                         net (fo=1, routed)           0.000    29.750    v1d2[0]_i_729_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.162 r  v1d2_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    30.162    v1d2_reg[0]_i_585_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.251 r  v1d2_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    30.251    v1d2_reg[0]_i_445_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.340 r  v1d2_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    30.340    v1d2_reg[0]_i_325_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.429 r  v1d2_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    30.429    v1d2_reg[0]_i_225_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.518 r  v1d2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    30.518    v1d2_reg[0]_i_159_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.607 r  v1d2_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.607    v1d2_reg[0]_i_154_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.696 r  v1d2_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    30.696    v1d2_reg[0]_i_149_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.785 r  v1d2_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    30.785    v1d2_reg[0]_i_146_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.905 r  v1d2_reg[0]_i_145/CO[1]
                         net (fo=35, routed)          0.677    31.582    v1d2_reg[0]_i_145_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.249    31.831 r  v1d2[0]_i_726/O
                         net (fo=1, routed)           0.000    31.831    v1d2[0]_i_726_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.243 r  v1d2_reg[0]_i_580/CO[3]
                         net (fo=1, routed)           0.000    32.243    v1d2_reg[0]_i_580_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.332 r  v1d2_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    32.332    v1d2_reg[0]_i_440_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.421 r  v1d2_reg[0]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.421    v1d2_reg[0]_i_320_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.510 r  v1d2_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    32.510    v1d2_reg[0]_i_220_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.599 r  v1d2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    32.599    v1d2_reg[0]_i_140_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.688 r  v1d2_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    32.688    v1d2_reg[0]_i_89_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.777 r  v1d2_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    32.777    v1d2_reg[0]_i_84_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.866 r  v1d2_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.866    v1d2_reg[0]_i_81_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    32.986 r  v1d2_reg[0]_i_80/CO[1]
                         net (fo=35, routed)          0.771    33.757    v1d2_reg[0]_i_80_n_2
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.249    34.006 r  v1d2[0]_i_723/O
                         net (fo=1, routed)           0.000    34.006    v1d2[0]_i_723_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.418 r  v1d2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    34.418    v1d2_reg[0]_i_575_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.507 r  v1d2_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    34.507    v1d2_reg[0]_i_435_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.596 r  v1d2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.596    v1d2_reg[0]_i_315_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.685 r  v1d2_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000    34.685    v1d2_reg[0]_i_215_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.774 r  v1d2_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.774    v1d2_reg[0]_i_135_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.863 r  v1d2_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    34.863    v1d2_reg[0]_i_75_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.952 r  v1d2_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.952    v1d2_reg[0]_i_39_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.041 r  v1d2_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.041    v1d2_reg[0]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.161 r  v1d2_reg[0]_i_35/CO[1]
                         net (fo=35, routed)          0.729    35.890    v1d2_reg[0]_i_35_n_2
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.249    36.139 r  v1d2[0]_i_720/O
                         net (fo=1, routed)           0.000    36.139    v1d2[0]_i_720_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.541 r  v1d2_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    36.541    v1d2_reg[0]_i_570_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.633 r  v1d2_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.633    v1d2_reg[0]_i_430_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.725 r  v1d2_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    36.725    v1d2_reg[0]_i_310_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.817 r  v1d2_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.817    v1d2_reg[0]_i_210_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.909 r  v1d2_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    36.909    v1d2_reg[0]_i_130_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.001 r  v1d2_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.001    v1d2_reg[0]_i_70_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.093 r  v1d2_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.093    v1d2_reg[0]_i_30_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.185 r  v1d2_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.185    v1d2_reg[0]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.304 r  v1d2_reg[0]_i_10/CO[1]
                         net (fo=35, routed)          0.749    38.054    v1d2_reg[0]_i_10_n_2
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.251    38.305 r  v1d2[0]_i_716/O
                         net (fo=1, routed)           0.000    38.305    v1d2[0]_i_716_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    38.717 r  v1d2_reg[0]_i_569/CO[3]
                         net (fo=1, routed)           0.000    38.717    v1d2_reg[0]_i_569_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.806 r  v1d2_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    38.806    v1d2_reg[0]_i_429_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.895 r  v1d2_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    38.895    v1d2_reg[0]_i_309_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.984 r  v1d2_reg[0]_i_209/CO[3]
                         net (fo=1, routed)           0.000    38.984    v1d2_reg[0]_i_209_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.073 r  v1d2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.073    v1d2_reg[0]_i_129_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.162 r  v1d2_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    39.162    v1d2_reg[0]_i_69_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.251 r  v1d2_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.251    v1d2_reg[0]_i_29_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.340 r  v1d2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.007    39.347    v1d2_reg[0]_i_9_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.467 r  v1d2_reg[0]_i_3/CO[1]
                         net (fo=52, routed)          0.569    40.036    v10[15]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.249    40.285 r  v1d2[3]_i_461/O
                         net (fo=1, routed)           0.000    40.285    v1d2[3]_i_461_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    40.697 r  v1d2_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    40.697    v1d2_reg[3]_i_427_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.786 r  v1d2_reg[3]_i_384/CO[3]
                         net (fo=1, routed)           0.000    40.786    v1d2_reg[3]_i_384_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.875 r  v1d2_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000    40.875    v1d2_reg[3]_i_339_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.964 r  v1d1_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.964    v1d1_reg[3]_i_120_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.053 r  v1d1_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    41.053    v1d1_reg[3]_i_93_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.142 r  v1d1_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.142    v1d1_reg[3]_i_63_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.231 r  v1d1_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.231    v1d1_reg[3]_i_33_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.320 r  v1d1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.320    v1d1_reg[3]_i_15_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    41.440 r  v1d1_reg[3]_i_12/CO[1]
                         net (fo=57, routed)          0.952    42.392    v10[14]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.249    42.641 r  v1d2[3]_i_458/O
                         net (fo=1, routed)           0.000    42.641    v1d2[3]_i_458_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.053 r  v1d2_reg[3]_i_422/CO[3]
                         net (fo=1, routed)           0.000    43.053    v1d2_reg[3]_i_422_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.142 r  v1d2_reg[3]_i_379/CO[3]
                         net (fo=1, routed)           0.000    43.142    v1d2_reg[3]_i_379_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.231 r  v1d2_reg[3]_i_334/CO[3]
                         net (fo=1, routed)           0.000    43.231    v1d2_reg[3]_i_334_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.320 r  v1d2_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    43.320    v1d2_reg[3]_i_289_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.409 r  v1d1_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.409    v1d1_reg[3]_i_92_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.498 r  v1d1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.007    43.505    v1d1_reg[3]_i_62_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.594 r  v1d1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.594    v1d1_reg[3]_i_32_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.683 r  v1d1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.683    v1d1_reg[3]_i_14_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.803 r  v1d1_reg[3]_i_8/CO[1]
                         net (fo=53, routed)          0.742    44.545    v10[13]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.249    44.794 r  v1d2[3]_i_452/O
                         net (fo=1, routed)           0.000    44.794    v1d2[3]_i_452_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.206 r  v1d2_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    45.206    v1d2_reg[3]_i_412_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.295 r  v1d2_reg[3]_i_374/CO[3]
                         net (fo=1, routed)           0.000    45.295    v1d2_reg[3]_i_374_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.384 r  v1d2_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    45.384    v1d2_reg[3]_i_329_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.473 r  v1d2_reg[3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.473    v1d2_reg[3]_i_284_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.562 r  v1d2_reg[3]_i_235/CO[3]
                         net (fo=1, routed)           0.000    45.562    v1d2_reg[3]_i_235_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.651 r  v1d1_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    45.651    v1d1_reg[3]_i_82_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.740 r  v1d1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.740    v1d1_reg[3]_i_52_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.829 r  v1d1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.829    v1d1_reg[3]_i_22_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.949 r  v1d1_reg[3]_i_10/CO[1]
                         net (fo=53, routed)          0.621    46.570    v10[12]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.249    46.819 r  v1d6[3]_i_192/O
                         net (fo=1, routed)           0.000    46.819    v1d6[3]_i_192_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.231 r  v1d6_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    47.231    v1d6_reg[3]_i_176_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.320 r  v1d2_reg[3]_i_364/CO[3]
                         net (fo=1, routed)           0.000    47.320    v1d2_reg[3]_i_364_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.409 r  v1d2_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    47.409    v1d2_reg[3]_i_324_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.498 r  v1d2_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    47.498    v1d2_reg[3]_i_279_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.587 r  v1d2_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    47.587    v1d2_reg[3]_i_226_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.676 r  v1d2_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    47.676    v1d2_reg[3]_i_164_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.765 r  v1d2_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    47.765    v1d2_reg[3]_i_159_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.854 r  v1d2_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    47.854    v1d2_reg[3]_i_128_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    47.974 r  v1d2_reg[3]_i_67/CO[1]
                         net (fo=51, routed)          0.703    48.677    v10[11]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.249    48.926 r  v1d6[3]_i_189/O
                         net (fo=1, routed)           0.000    48.926    v1d6[3]_i_189_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    49.328 r  v1d6_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.328    v1d6_reg[3]_i_171_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.420 r  v1d6_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    49.420    v1d6_reg[3]_i_156_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.512 r  v1d2_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.512    v1d2_reg[3]_i_314_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.604 r  v1d2_reg[3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    49.604    v1d2_reg[3]_i_274_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.696 r  v1d2_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    49.696    v1d2_reg[3]_i_221_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.788 r  v1d2_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    49.788    v1d2_reg[3]_i_154_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.880 r  v1d2_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.880    v1d2_reg[3]_i_91_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.972 r  v1d2_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    49.972    v1d2_reg[3]_i_88_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.091 r  v1d2_reg[3]_i_69/CO[1]
                         net (fo=57, routed)          0.473    50.564    v10[10]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.251    50.815 r  v1d6[2]_i_419/O
                         net (fo=1, routed)           0.000    50.815    v1d6[2]_i_419_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    51.227 r  v1d6_reg[2]_i_344/CO[3]
                         net (fo=1, routed)           0.000    51.227    v1d6_reg[2]_i_344_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.316 r  v1d6_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.316    v1d6_reg[3]_i_151_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.405 r  v1d6_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    51.405    v1d6_reg[3]_i_136_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.494 r  v1d2_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    51.494    v1d2_reg[3]_i_264_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.583 r  v1d2_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    51.583    v1d2_reg[3]_i_216_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.672 r  v1d2_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.672    v1d2_reg[3]_i_149_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.761 r  v1d2_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.761    v1d2_reg[3]_i_83_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.850 r  v1d2_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.850    v1d2_reg[3]_i_43_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.970 r  v1d2_reg[3]_i_42/CO[1]
                         net (fo=61, routed)          0.532    52.502    v10[9]
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.086 r  v1d6_reg[2]_i_339/CO[3]
                         net (fo=1, routed)           0.000    53.086    v1d6_reg[2]_i_339_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.175 r  v1d6_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000    53.175    v1d6_reg[2]_i_267_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.264 r  v1d6_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.264    v1d6_reg[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.354 r  v1d6_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.354    v1d6_reg[3]_i_116_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.443 r  v1d2_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    53.443    v1d2_reg[3]_i_206_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.532 r  v1d2_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.001    53.532    v1d2_reg[3]_i_148_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.621 r  v1d2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    53.621    v1d2_reg[3]_i_82_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.710 r  v1d2_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.710    v1d2_reg[3]_i_41_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.830 r  v1d2_reg[3]_i_17/CO[1]
                         net (fo=55, routed)          0.638    54.468    v10[8]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.249    54.717 r  v1d6[2]_i_412/O
                         net (fo=1, routed)           0.000    54.717    v1d6[2]_i_412_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    55.119 r  v1d6_reg[2]_i_334/CO[3]
                         net (fo=1, routed)           0.000    55.119    v1d6_reg[2]_i_334_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.211 r  v1d6_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000    55.211    v1d6_reg[2]_i_262_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.303 r  v1d6_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.001    55.303    v1d6_reg[2]_i_200_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.395 r  v1d6_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.395    v1d6_reg[3]_i_111_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.487 r  v1d6_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    55.487    v1d6_reg[3]_i_96_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.579 r  v1d2_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    55.579    v1d2_reg[3]_i_138_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.671 r  v1d2_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.671    v1d2_reg[3]_i_110_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.763 r  v1d2_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.763    v1d2_reg[3]_i_60_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    55.882 r  v1d2_reg[3]_i_22/CO[1]
                         net (fo=61, routed)          0.592    56.474    v10[7]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.251    56.725 r  v1d6[2]_i_409/O
                         net (fo=1, routed)           0.000    56.725    v1d6[2]_i_409_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    57.127 r  v1d6_reg[2]_i_329/CO[3]
                         net (fo=1, routed)           0.000    57.127    v1d6_reg[2]_i_329_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.219 r  v1d6_reg[2]_i_257/CO[3]
                         net (fo=1, routed)           0.000    57.219    v1d6_reg[2]_i_257_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.311 r  v1d6_reg[2]_i_195/CO[3]
                         net (fo=1, routed)           0.000    57.311    v1d6_reg[2]_i_195_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.403 r  v1d6_reg[2]_i_143/CO[3]
                         net (fo=1, routed)           0.000    57.403    v1d6_reg[2]_i_143_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.495 r  v1d6_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    57.495    v1d6_reg[3]_i_91_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.587 r  v1d6_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.587    v1d6_reg[3]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.679 r  v1d2_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.679    v1d2_reg[3]_i_72_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.771 r  v1d2_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.771    v1d2_reg[3]_i_51_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.890 r  v1d2_reg[3]_i_24/CO[1]
                         net (fo=61, routed)          0.684    58.574    v10[6]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.251    58.825 r  v1d6[2]_i_406/O
                         net (fo=1, routed)           0.000    58.825    v1d6[2]_i_406_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.237 r  v1d6_reg[2]_i_324/CO[3]
                         net (fo=1, routed)           0.000    59.237    v1d6_reg[2]_i_324_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.326 r  v1d6_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.326    v1d6_reg[2]_i_252_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.415 r  v1d6_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    59.415    v1d6_reg[2]_i_190_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.504 r  v1d6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000    59.504    v1d6_reg[2]_i_138_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.593 r  v1d6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    59.593    v1d6_reg[2]_i_96_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.682 r  v1d6_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    59.682    v1d6_reg[3]_i_67_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.771 r  v1d6_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.771    v1d6_reg[3]_i_48_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.860 r  v1d2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.860    v1d2_reg[3]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.980 r  v1d2_reg[3]_i_19/CO[1]
                         net (fo=60, routed)          0.531    60.511    v10[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.249    60.760 r  v1d6[2]_i_403/O
                         net (fo=1, routed)           0.000    60.760    v1d6[2]_i_403_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.162 r  v1d6_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000    61.162    v1d6_reg[2]_i_319_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.254 r  v1d6_reg[2]_i_247/CO[3]
                         net (fo=1, routed)           0.000    61.254    v1d6_reg[2]_i_247_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.346 r  v1d6_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.346    v1d6_reg[2]_i_185_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.438 r  v1d6_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000    61.438    v1d6_reg[2]_i_133_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.530 r  v1d6_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    61.530    v1d6_reg[2]_i_91_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.622 r  v1d6_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.622    v1d6_reg[2]_i_59_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.714 r  v1d6_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.714    v1d6_reg[3]_i_43_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.806 r  v1d6_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.806    v1d6_reg[3]_i_22_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.925 r  v1d2_reg[3]_i_15/CO[1]
                         net (fo=55, routed)          0.589    62.514    v10[4]
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586    63.100 r  v1d6_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.100    v1d6_reg[2]_i_314_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.189 r  v1d6_reg[2]_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.189    v1d6_reg[2]_i_242_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.278 r  v1d6_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.278    v1d6_reg[2]_i_180_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.367 r  v1d6_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.367    v1d6_reg[2]_i_128_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.456 r  v1d6_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.456    v1d6_reg[2]_i_86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.545 r  v1d6_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.545    v1d6_reg[2]_i_54_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.634 r  v1d6_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.634    v1d6_reg[2]_i_24_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.723 r  v1d6_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.723    v1d6_reg[3]_i_21_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.843 f  v1d6_reg[3]_i_10/CO[1]
                         net (fo=59, routed)          0.599    64.441    v10[3]
    SLICE_X10Y60         LUT1 (Prop_lut1_I0_O)        0.249    64.690 r  v1d6[2]_i_396/O
                         net (fo=1, routed)           0.000    64.690    v1d6[2]_i_396_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    65.092 r  v1d6_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    65.092    v1d6_reg[2]_i_309_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.184 r  v1d6_reg[2]_i_237/CO[3]
                         net (fo=1, routed)           0.000    65.184    v1d6_reg[2]_i_237_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.276 r  v1d6_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    65.276    v1d6_reg[2]_i_175_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.368 r  v1d6_reg[2]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.368    v1d6_reg[2]_i_123_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.460 r  v1d6_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.460    v1d6_reg[2]_i_81_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.552 r  v1d6_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.552    v1d6_reg[2]_i_49_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.644 r  v1d6_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.644    v1d6_reg[2]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.736 r  v1d6_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.736    v1d6_reg[2]_i_6_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    65.855 f  v1d6_reg[3]_i_11/CO[1]
                         net (fo=55, routed)          0.564    66.419    v10[2]
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.251    66.670 r  v1d6[2]_i_393/O
                         net (fo=1, routed)           0.000    66.670    v1d6[2]_i_393_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    67.072 r  v1d6_reg[2]_i_308/CO[3]
                         net (fo=1, routed)           0.000    67.072    v1d6_reg[2]_i_308_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.164 r  v1d6_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    67.164    v1d6_reg[2]_i_236_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.256 r  v1d6_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    67.256    v1d6_reg[2]_i_174_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.348 r  v1d6_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    67.348    v1d6_reg[2]_i_122_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.440 r  v1d6_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    67.440    v1d6_reg[2]_i_80_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.532 r  v1d6_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.532    v1d6_reg[2]_i_48_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.624 r  v1d6_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    v1d6_reg[2]_i_18_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.716 r  v1d6_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.716    v1d6_reg[2]_i_5_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.835 f  v1d6_reg[2]_i_2/CO[1]
                         net (fo=55, routed)          0.619    68.454    v10[1]
    SLICE_X9Y63          LUT1 (Prop_lut1_I0_O)        0.251    68.705 r  v1d6[0]_i_82/O
                         net (fo=1, routed)           0.000    68.705    v1d6[0]_i_82_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.117 r  v1d6_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    69.117    v1d6_reg[0]_i_70_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.206 r  v1d6_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    69.206    v1d6_reg[0]_i_60_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.295 r  v1d6_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.295    v1d6_reg[0]_i_50_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.384 r  v1d6_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.384    v1d6_reg[0]_i_40_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.473 r  v1d6_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_30_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.562 r  v1d6_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.562    v1d6_reg[0]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.651 r  v1d6_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.651    v1d6_reg[0]_i_10_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.740 r  v1d6_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.740    v1d6_reg[0]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.860 r  v1d6_reg[0]_i_2/CO[1]
                         net (fo=17, routed)          1.111    70.971    v10[0]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.249    71.220 r  v1d2[1]_i_58/O
                         net (fo=1, routed)           0.000    71.220    v1d2[1]_i_58_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.632 r  v1d2_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.632    v1d2_reg[1]_i_25_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.721 r  v1d2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.721    v1d2_reg[1]_i_6_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.810 r  v1d2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.810    v1d2_reg[1]_i_2_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    72.040 r  v1d2_reg[3]_i_9/O[1]
                         net (fo=21, routed)          0.929    72.969    v1d2_reg[3]_i_9_n_6
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.225    73.194 r  v1d2[1]_i_97/O
                         net (fo=1, routed)           0.000    73.194    v1d2[1]_i_97_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.606 r  v1d2_reg[1]_i_79/CO[3]
                         net (fo=1, routed)           0.001    73.607    v1d2_reg[1]_i_79_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    73.837 r  v1d2_reg[1]_i_67/O[1]
                         net (fo=4, routed)           0.563    74.401    v1d2_reg[1]_i_67_n_6
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.225    74.626 r  v1d2[1]_i_38/O
                         net (fo=1, routed)           0.331    74.957    v1d2[1]_i_38_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    75.368 r  v1d2_reg[1]_i_14/O[2]
                         net (fo=3, routed)           0.424    75.791    v1d2_reg[1]_i_14_n_5
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.230    76.021 r  v1d2[1]_i_18/O
                         net (fo=1, routed)           0.405    76.426    v1d2[1]_i_18_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.724 r  v1d2_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           0.648    77.372    v1d2_reg[1]_i_5_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.097    77.469 r  v1d2[0]_i_1/O
                         net (fo=1, routed)           0.000    77.469    v1d2[0]_i_1_n_0
    SLICE_X15Y53         FDSE                                         r  v1d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.124    13.851    CLK_IBUF_BUFG
    SLICE_X15Y53         FDSE                                         r  v1d2_reg[0]/C
                         clock pessimism              0.153    14.004    
                         clock uncertainty           -0.035    13.969    
    SLICE_X15Y53         FDSE (Setup_fdse_C_D)        0.032    14.001    v1d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                         -77.469    
  -------------------------------------------------------------------
                         slack                                -63.468    

Slack (VIOLATED) :        -62.971ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.848ns  (logic 47.786ns (65.597%)  route 25.062ns (34.403%))
  Logic Levels:           324  (CARRY4=291 LUT1=3 LUT2=24 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.488     4.921    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.212     5.133 r  v1d2[0]_i_1550/O
                         net (fo=1, routed)           0.000     5.133    v1d2[0]_i_1550_n_0
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.545 r  v1d2_reg[0]_i_1478/CO[3]
                         net (fo=1, routed)           0.000     5.545    v1d2_reg[0]_i_1478_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  v1d2_reg[0]_i_1473/CO[3]
                         net (fo=1, routed)           0.000     5.634    v1d2_reg[0]_i_1473_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  v1d2_reg[0]_i_1468/CO[3]
                         net (fo=1, routed)           0.000     5.723    v1d2_reg[0]_i_1468_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  v1d2_reg[0]_i_1463/CO[3]
                         net (fo=1, routed)           0.000     5.812    v1d2_reg[0]_i_1463_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.901 r  v1d2_reg[0]_i_1458/CO[3]
                         net (fo=1, routed)           0.000     5.901    v1d2_reg[0]_i_1458_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.990 r  v1d2_reg[0]_i_1455/CO[3]
                         net (fo=1, routed)           0.000     5.990    v1d2_reg[0]_i_1455_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.177 r  v1d2_reg[0]_i_1454/CO[0]
                         net (fo=35, routed)          0.708     6.884    v1d2_reg[0]_i_1454_n_3
    SLICE_X14Y2          LUT2 (Prop_lut2_I0_O)        0.279     7.163 r  v1d2[0]_i_1494/O
                         net (fo=1, routed)           0.000     7.163    v1d2[0]_i_1494_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.565 r  v1d2_reg[0]_i_1390/CO[3]
                         net (fo=1, routed)           0.000     7.565    v1d2_reg[0]_i_1390_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.657 r  v1d2_reg[0]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     7.657    v1d2_reg[0]_i_1385_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.749 r  v1d2_reg[0]_i_1380/CO[3]
                         net (fo=1, routed)           0.000     7.749    v1d2_reg[0]_i_1380_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.841 r  v1d2_reg[0]_i_1375/CO[3]
                         net (fo=1, routed)           0.000     7.841    v1d2_reg[0]_i_1375_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.933 r  v1d2_reg[0]_i_1370/CO[3]
                         net (fo=1, routed)           0.000     7.933    v1d2_reg[0]_i_1370_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.025 r  v1d2_reg[0]_i_1365/CO[3]
                         net (fo=1, routed)           0.000     8.025    v1d2_reg[0]_i_1365_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.117 r  v1d2_reg[0]_i_1360/CO[3]
                         net (fo=1, routed)           0.000     8.117    v1d2_reg[0]_i_1360_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.209 r  v1d2_reg[0]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     8.209    v1d2_reg[0]_i_1357_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.328 r  v1d2_reg[0]_i_1356/CO[1]
                         net (fo=35, routed)          0.767     9.095    v1d2_reg[0]_i_1356_n_2
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.251     9.346 r  v1d2[0]_i_1393/O
                         net (fo=1, routed)           0.000     9.346    v1d2[0]_i_1393_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.748 r  v1d2_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.000     9.748    v1d2_reg[0]_i_1299_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.840 r  v1d2_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000     9.840    v1d2_reg[0]_i_1294_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.932 r  v1d2_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     9.932    v1d2_reg[0]_i_1289_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.024 r  v1d2_reg[0]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    10.024    v1d2_reg[0]_i_1284_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  v1d2_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    10.116    v1d2_reg[0]_i_1279_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.208 r  v1d2_reg[0]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    10.208    v1d2_reg[0]_i_1274_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.300 r  v1d2_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    10.300    v1d2_reg[0]_i_1271_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.419 r  v1d2_reg[0]_i_1270/CO[1]
                         net (fo=35, routed)          0.653    11.072    v1d2_reg[0]_i_1270_n_2
    SLICE_X13Y3          LUT2 (Prop_lut2_I0_O)        0.251    11.323 r  v1d2[0]_i_1312/O
                         net (fo=1, routed)           0.000    11.323    v1d2[0]_i_1312_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.735 r  v1d2_reg[0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    11.735    v1d2_reg[0]_i_1212_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.824 r  v1d2_reg[0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    11.824    v1d2_reg[0]_i_1207_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.913 r  v1d2_reg[0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    11.913    v1d2_reg[0]_i_1202_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.002 r  v1d2_reg[0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    12.002    v1d2_reg[0]_i_1197_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.091 r  v1d2_reg[0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.091    v1d2_reg[0]_i_1192_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.180 r  v1d2_reg[0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    12.180    v1d2_reg[0]_i_1187_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.269 r  v1d2_reg[0]_i_1182/CO[3]
                         net (fo=1, routed)           0.000    12.269    v1d2_reg[0]_i_1182_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.358 r  v1d2_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    12.358    v1d2_reg[0]_i_1179_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.478 r  v1d2_reg[0]_i_1178/CO[1]
                         net (fo=35, routed)          0.746    13.225    v1d2_reg[0]_i_1178_n_2
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.249    13.474 r  v1d2[0]_i_1219/O
                         net (fo=1, routed)           0.000    13.474    v1d2[0]_i_1219_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.886 r  v1d2_reg[0]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    13.886    v1d2_reg[0]_i_1100_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.975 r  v1d2_reg[0]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    13.975    v1d2_reg[0]_i_1095_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.064 r  v1d2_reg[0]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    14.064    v1d2_reg[0]_i_1090_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.153 r  v1d2_reg[0]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    14.153    v1d2_reg[0]_i_1085_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.242 r  v1d2_reg[0]_i_1080/CO[3]
                         net (fo=1, routed)           0.000    14.242    v1d2_reg[0]_i_1080_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.331 r  v1d2_reg[0]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    14.331    v1d2_reg[0]_i_1075_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.420 r  v1d2_reg[0]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    14.420    v1d2_reg[0]_i_1070_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.509 r  v1d2_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    14.509    v1d2_reg[0]_i_1067_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.629 r  v1d2_reg[0]_i_1066/CO[1]
                         net (fo=35, routed)          0.581    15.209    v1d2_reg[0]_i_1066_n_2
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.249    15.458 r  v1d2[0]_i_1107/O
                         net (fo=1, routed)           0.000    15.458    v1d2[0]_i_1107_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.870 r  v1d2_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    15.870    v1d2_reg[0]_i_967_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.959 r  v1d2_reg[0]_i_962/CO[3]
                         net (fo=1, routed)           0.000    15.959    v1d2_reg[0]_i_962_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.048 r  v1d2_reg[0]_i_957/CO[3]
                         net (fo=1, routed)           0.000    16.048    v1d2_reg[0]_i_957_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.137 r  v1d2_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000    16.137    v1d2_reg[0]_i_952_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.226 r  v1d2_reg[0]_i_947/CO[3]
                         net (fo=1, routed)           0.000    16.226    v1d2_reg[0]_i_947_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.315 r  v1d2_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    16.315    v1d2_reg[0]_i_942_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.404 r  v1d2_reg[0]_i_937/CO[3]
                         net (fo=1, routed)           0.000    16.404    v1d2_reg[0]_i_937_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.493 r  v1d2_reg[0]_i_934/CO[3]
                         net (fo=1, routed)           0.000    16.493    v1d2_reg[0]_i_934_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.614 r  v1d2_reg[0]_i_933/CO[1]
                         net (fo=35, routed)          0.859    17.473    v1d2_reg[0]_i_933_n_2
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.249    17.722 r  v1d2[0]_i_970/O
                         net (fo=1, routed)           0.000    17.722    v1d2[0]_i_970_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.124 r  v1d2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    18.124    v1d2_reg[0]_i_835_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.216 r  v1d2_reg[0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    18.216    v1d2_reg[0]_i_830_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.308 r  v1d2_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    18.308    v1d2_reg[0]_i_825_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.400 r  v1d2_reg[0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    18.400    v1d2_reg[0]_i_820_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.492 r  v1d2_reg[0]_i_815/CO[3]
                         net (fo=1, routed)           0.000    18.492    v1d2_reg[0]_i_815_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.584 r  v1d2_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    18.584    v1d2_reg[0]_i_810_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.676 r  v1d2_reg[0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    18.676    v1d2_reg[0]_i_807_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    18.795 r  v1d2_reg[0]_i_806/CO[1]
                         net (fo=35, routed)          0.765    19.559    v1d2_reg[0]_i_806_n_2
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.251    19.810 r  v1d2[0]_i_848/O
                         net (fo=1, routed)           0.000    19.810    v1d2[0]_i_848_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.222 r  v1d2_reg[0]_i_705/CO[3]
                         net (fo=1, routed)           0.000    20.222    v1d2_reg[0]_i_705_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.311 r  v1d2_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    20.311    v1d2_reg[0]_i_700_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.400 r  v1d2_reg[0]_i_695/CO[3]
                         net (fo=1, routed)           0.000    20.400    v1d2_reg[0]_i_695_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.489 r  v1d2_reg[0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    20.489    v1d2_reg[0]_i_690_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.578 r  v1d2_reg[0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    20.578    v1d2_reg[0]_i_685_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.667 r  v1d2_reg[0]_i_680/CO[3]
                         net (fo=1, routed)           0.000    20.667    v1d2_reg[0]_i_680_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.756 r  v1d2_reg[0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.756    v1d2_reg[0]_i_675_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.845 r  v1d2_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    20.845    v1d2_reg[0]_i_672_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.965 r  v1d2_reg[0]_i_671/CO[1]
                         net (fo=35, routed)          0.761    21.726    v1d2_reg[0]_i_671_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.249    21.975 r  v1d2[0]_i_712/O
                         net (fo=1, routed)           0.000    21.975    v1d2[0]_i_712_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.377 r  v1d2_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    22.377    v1d2_reg[0]_i_564_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.469 r  v1d2_reg[0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    22.469    v1d2_reg[0]_i_559_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.561 r  v1d2_reg[0]_i_554/CO[3]
                         net (fo=1, routed)           0.000    22.561    v1d2_reg[0]_i_554_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.653 r  v1d2_reg[0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    22.653    v1d2_reg[0]_i_549_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.745 r  v1d2_reg[0]_i_544/CO[3]
                         net (fo=1, routed)           0.000    22.745    v1d2_reg[0]_i_544_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.837 r  v1d2_reg[0]_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.837    v1d2_reg[0]_i_539_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.929 r  v1d2_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    22.929    v1d2_reg[0]_i_534_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.021 r  v1d2_reg[0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    23.021    v1d2_reg[0]_i_531_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    23.140 r  v1d2_reg[0]_i_530/CO[1]
                         net (fo=35, routed)          0.734    23.874    v1d2_reg[0]_i_530_n_2
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.251    24.125 r  v1d2[0]_i_670/O
                         net (fo=1, routed)           0.000    24.125    v1d2[0]_i_670_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.537 r  v1d2_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    24.537    v1d2_reg[0]_i_525_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.626 r  v1d2_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    24.626    v1d2_reg[0]_i_424_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.715 r  v1d2_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    24.715    v1d2_reg[0]_i_419_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.804 r  v1d2_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    24.804    v1d2_reg[0]_i_414_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.893 r  v1d2_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    24.893    v1d2_reg[0]_i_409_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.982 r  v1d2_reg[0]_i_404/CO[3]
                         net (fo=1, routed)           0.000    24.982    v1d2_reg[0]_i_404_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.071 r  v1d2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    25.071    v1d2_reg[0]_i_399_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.160 r  v1d2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    25.160    v1d2_reg[0]_i_396_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.280 r  v1d2_reg[0]_i_395/CO[1]
                         net (fo=35, routed)          0.602    25.882    v1d2_reg[0]_i_395_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I0_O)        0.249    26.131 r  v1d2[0]_i_667/O
                         net (fo=1, routed)           0.000    26.131    v1d2[0]_i_667_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.543 r  v1d2_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    26.543    v1d2_reg[0]_i_520_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.632 r  v1d2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    26.632    v1d2_reg[0]_i_390_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.721 r  v1d2_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    26.721    v1d2_reg[0]_i_304_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.810 r  v1d2_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    26.810    v1d2_reg[0]_i_299_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.899 r  v1d2_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    26.899    v1d2_reg[0]_i_294_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.988 r  v1d2_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000    26.988    v1d2_reg[0]_i_289_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.077 r  v1d2_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.077    v1d2_reg[0]_i_284_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.166 r  v1d2_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.166    v1d2_reg[0]_i_281_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    27.286 r  v1d2_reg[0]_i_280/CO[1]
                         net (fo=35, routed)          0.641    27.927    v1d2_reg[0]_i_280_n_2
    SLICE_X6Y13          LUT2 (Prop_lut2_I0_O)        0.249    28.176 r  v1d2[0]_i_664/O
                         net (fo=1, routed)           0.000    28.176    v1d2[0]_i_664_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    28.578 r  v1d2_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    28.578    v1d2_reg[0]_i_515_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.670 r  v1d2_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    28.670    v1d2_reg[0]_i_385_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.762 r  v1d2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    28.762    v1d2_reg[0]_i_275_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.854 r  v1d2_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    28.854    v1d2_reg[0]_i_204_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.946 r  v1d2_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    28.946    v1d2_reg[0]_i_199_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.038 r  v1d2_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    29.038    v1d2_reg[0]_i_194_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.130 r  v1d2_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    29.130    v1d2_reg[0]_i_189_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.222 r  v1d2_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    29.222    v1d2_reg[0]_i_186_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    29.341 r  v1d2_reg[0]_i_185/CO[1]
                         net (fo=35, routed)          0.671    30.013    v1d2_reg[0]_i_185_n_2
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.251    30.264 r  v1d2[0]_i_518/O
                         net (fo=1, routed)           0.000    30.264    v1d2[0]_i_518_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.666 r  v1d2_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    30.666    v1d2_reg[0]_i_380_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.758 r  v1d2_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.007    30.765    v1d2_reg[0]_i_270_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.857 r  v1d2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    30.857    v1d2_reg[0]_i_180_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.949 r  v1d2_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    30.949    v1d2_reg[0]_i_124_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.041 r  v1d2_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.041    v1d2_reg[0]_i_119_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.133 r  v1d2_reg[0]_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.133    v1d2_reg[0]_i_114_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.225 r  v1d2_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    31.225    v1d2_reg[0]_i_111_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.344 r  v1d2_reg[0]_i_110/CO[1]
                         net (fo=35, routed)          0.405    31.749    v1d2_reg[0]_i_110_n_2
    SLICE_X6Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    32.347 r  v1d2_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.000    32.347    v1d2_reg[0]_i_505_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.439 r  v1d2_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.439    v1d2_reg[0]_i_375_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.531 r  v1d2_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    32.531    v1d2_reg[0]_i_265_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.623 r  v1d2_reg[0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    32.623    v1d2_reg[0]_i_175_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.715 r  v1d2_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    32.715    v1d2_reg[0]_i_105_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.807 r  v1d2_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    32.807    v1d2_reg[0]_i_64_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.899 r  v1d2_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    32.899    v1d2_reg[0]_i_59_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.991 r  v1d2_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.991    v1d2_reg[0]_i_56_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.110 r  v1d2_reg[0]_i_55/CO[1]
                         net (fo=35, routed)          0.747    33.857    v1d2_reg[0]_i_55_n_2
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.251    34.108 r  v1d2[0]_i_654/O
                         net (fo=1, routed)           0.000    34.108    v1d2[0]_i_654_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.520 r  v1d2_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    34.520    v1d2_reg[0]_i_500_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.609 r  v1d2_reg[0]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.609    v1d2_reg[0]_i_370_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.698 r  v1d2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    34.698    v1d2_reg[0]_i_260_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.787 r  v1d2_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.787    v1d2_reg[0]_i_170_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.876 r  v1d2_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.876    v1d2_reg[0]_i_100_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.965 r  v1d2_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.965    v1d2_reg[0]_i_50_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.054 r  v1d2_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.054    v1d2_reg[0]_i_24_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.143 r  v1d2_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.143    v1d2_reg[0]_i_21_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.263 r  v1d2_reg[0]_i_20/CO[1]
                         net (fo=35, routed)          0.798    36.060    v1d2_reg[0]_i_20_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.249    36.309 r  v1d2[0]_i_651/O
                         net (fo=1, routed)           0.000    36.309    v1d2[0]_i_651_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.711 r  v1d2_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    36.711    v1d2_reg[0]_i_495_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.803 r  v1d2_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    36.803    v1d2_reg[0]_i_365_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.895 r  v1d2_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.895    v1d2_reg[0]_i_255_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.987 r  v1d2_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    36.987    v1d2_reg[0]_i_165_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.079 r  v1d2_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    37.079    v1d2_reg[0]_i_95_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.171 r  v1d2_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    37.171    v1d2_reg[0]_i_45_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.263 r  v1d2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.263    v1d2_reg[0]_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.355 r  v1d2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.355    v1d2_reg[0]_i_6_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.474 r  v1d2_reg[0]_i_5/CO[1]
                         net (fo=35, routed)          0.604    38.078    v1d2_reg[0]_i_5_n_2
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.251    38.329 r  v1d2[0]_i_647/O
                         net (fo=1, routed)           0.000    38.329    v1d2[0]_i_647_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.731 r  v1d2_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    38.731    v1d2_reg[0]_i_494_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.823 r  v1d2_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.823    v1d2_reg[0]_i_364_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.915 r  v1d2_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    38.915    v1d2_reg[0]_i_254_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.007 r  v1d2_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    39.007    v1d2_reg[0]_i_164_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.099 r  v1d2_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.099    v1d2_reg[0]_i_94_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.191 r  v1d2_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    v1d2_reg[0]_i_44_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.283 r  v1d2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.283    v1d2_reg[0]_i_14_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.375 r  v1d2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.375    v1d2_reg[0]_i_4_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    39.494 r  v1d2_reg[0]_i_2/CO[1]
                         net (fo=52, routed)          0.914    40.409    v1d2_reg[0]_i_2_n_2
    SLICE_X10Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    41.007 r  v1d2_reg[3]_i_441/CO[3]
                         net (fo=1, routed)           0.000    41.007    v1d2_reg[3]_i_441_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.099 r  v1d2_reg[3]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.099    v1d2_reg[3]_i_403_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.191 r  v1d2_reg[3]_i_359/CO[3]
                         net (fo=1, routed)           0.000    41.191    v1d2_reg[3]_i_359_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.283 r  v1d1_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    41.283    v1d1_reg[3]_i_129_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.375 r  v1d1_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.007    41.382    v1d1_reg[3]_i_103_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.474 r  v1d1_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    41.474    v1d1_reg[3]_i_73_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.566 r  v1d1_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.566    v1d1_reg[3]_i_43_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.658 r  v1d1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.658    v1d1_reg[3]_i_19_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    41.777 r  v1d1_reg[3]_i_13/CO[1]
                         net (fo=57, routed)          0.666    42.443    v1d1_reg[3]_i_13_n_2
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.251    42.694 r  v1d2[3]_i_464/O
                         net (fo=1, routed)           0.000    42.694    v1d2[3]_i_464_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.106 r  v1d2_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.007    43.114    v1d2_reg[3]_i_436_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.203 r  v1d2_reg[3]_i_398/CO[3]
                         net (fo=1, routed)           0.000    43.203    v1d2_reg[3]_i_398_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.292 r  v1d2_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    43.292    v1d2_reg[3]_i_354_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.381 r  v1d2_reg[3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.381    v1d2_reg[3]_i_309_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.470 r  v1d1_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    43.470    v1d1_reg[3]_i_102_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.559 r  v1d1_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    43.559    v1d1_reg[3]_i_72_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.648 r  v1d1_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.648    v1d1_reg[3]_i_42_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.737 r  v1d1_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.737    v1d1_reg[3]_i_18_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.857 r  v1d1_reg[3]_i_9/CO[1]
                         net (fo=53, routed)          0.478    44.334    v1d1_reg[3]_i_9_n_2
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.249    44.583 r  v1d2[3]_i_455/O
                         net (fo=1, routed)           0.000    44.583    v1d2[3]_i_455_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.995 r  v1d2_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000    44.995    v1d2_reg[3]_i_417_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.084 r  v1d2_reg[3]_i_393/CO[3]
                         net (fo=1, routed)           0.000    45.084    v1d2_reg[3]_i_393_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.173 r  v1d2_reg[3]_i_349/CO[3]
                         net (fo=1, routed)           0.000    45.173    v1d2_reg[3]_i_349_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.262 r  v1d2_reg[3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    45.262    v1d2_reg[3]_i_304_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.351 r  v1d2_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.351    v1d2_reg[3]_i_259_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.440 r  v1d1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.440    v1d1_reg[3]_i_87_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.529 r  v1d1_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    45.529    v1d1_reg[3]_i_57_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.618 r  v1d1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.618    v1d1_reg[3]_i_25_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.738 r  v1d1_reg[3]_i_11/CO[1]
                         net (fo=53, routed)          0.601    46.339    v1d1_reg[3]_i_11_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.249    46.588 r  v1d6[3]_i_186/O
                         net (fo=1, routed)           0.000    46.588    v1d6[3]_i_186_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    46.990 r  v1d6_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    46.990    v1d6_reg[3]_i_166_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.082 r  v1d2_reg[3]_i_369/CO[3]
                         net (fo=1, routed)           0.000    47.082    v1d2_reg[3]_i_369_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.174 r  v1d2_reg[3]_i_344/CO[3]
                         net (fo=1, routed)           0.000    47.174    v1d2_reg[3]_i_344_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.266 r  v1d2_reg[3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    47.266    v1d2_reg[3]_i_299_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.358 r  v1d2_reg[3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    47.358    v1d2_reg[3]_i_250_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.450 r  v1d2_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    47.450    v1d2_reg[3]_i_185_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.542 r  v1d2_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    47.542    v1d2_reg[3]_i_180_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.634 r  v1d2_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    47.634    v1d2_reg[3]_i_131_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    47.753 r  v1d2_reg[3]_i_68/CO[1]
                         net (fo=51, routed)          0.398    48.151    v1d2_reg[3]_i_68_n_2
    SLICE_X8Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.598    48.749 r  v1d6_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    48.749    v1d6_reg[3]_i_161_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.841 r  v1d6_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    48.841    v1d6_reg[3]_i_146_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.933 r  v1d2_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    48.933    v1d2_reg[3]_i_319_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.025 r  v1d2_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.025    v1d2_reg[3]_i_294_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.117 r  v1d2_reg[3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    49.117    v1d2_reg[3]_i_245_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.209 r  v1d2_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    49.209    v1d2_reg[3]_i_175_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.301 r  v1d2_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.001    49.301    v1d2_reg[3]_i_105_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.393 r  v1d2_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    49.393    v1d2_reg[3]_i_102_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    49.512 r  v1d2_reg[3]_i_70/CO[1]
                         net (fo=57, routed)          0.805    50.318    v1d2_reg[3]_i_70_n_2
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.251    50.569 r  v1d6[2]_i_449/O
                         net (fo=1, routed)           0.000    50.569    v1d6[2]_i_449_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.981 r  v1d6_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    50.981    v1d6_reg[2]_i_385_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.070 r  v1d6_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    51.070    v1d6_reg[3]_i_141_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.159 r  v1d6_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.159    v1d6_reg[3]_i_126_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.248 r  v1d2_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.248    v1d2_reg[3]_i_269_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.337 r  v1d2_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    51.337    v1d2_reg[3]_i_240_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.426 r  v1d2_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    51.426    v1d2_reg[3]_i_170_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.515 r  v1d2_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    51.515    v1d2_reg[3]_i_97_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.604 r  v1d2_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.604    v1d2_reg[3]_i_48_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.724 r  v1d2_reg[3]_i_47/CO[1]
                         net (fo=61, routed)          0.697    52.420    v1d2_reg[3]_i_47_n_2
    SLICE_X4Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.004 r  v1d6_reg[2]_i_380/CO[3]
                         net (fo=1, routed)           0.000    53.004    v1d6_reg[2]_i_380_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.093 r  v1d6_reg[2]_i_303/CO[3]
                         net (fo=1, routed)           0.000    53.093    v1d6_reg[2]_i_303_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.182 r  v1d6_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    53.182    v1d6_reg[3]_i_121_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.271 r  v1d6_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.271    v1d6_reg[3]_i_106_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.360 r  v1d2_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    53.360    v1d2_reg[3]_i_211_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.449 r  v1d2_reg[3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    53.449    v1d2_reg[3]_i_169_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.538 r  v1d2_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.001    53.539    v1d2_reg[3]_i_96_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.628 r  v1d2_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.628    v1d2_reg[3]_i_46_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.748 r  v1d2_reg[3]_i_18/CO[1]
                         net (fo=55, routed)          0.573    54.321    v1d2_reg[3]_i_18_n_2
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.249    54.570 r  v1d6[2]_i_442/O
                         net (fo=1, routed)           0.000    54.570    v1d6[2]_i_442_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    54.982 r  v1d6_reg[2]_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.982    v1d6_reg[2]_i_375_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.071 r  v1d6_reg[2]_i_298/CO[3]
                         net (fo=1, routed)           0.000    55.071    v1d6_reg[2]_i_298_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.160 r  v1d6_reg[2]_i_231/CO[3]
                         net (fo=1, routed)           0.001    55.160    v1d6_reg[2]_i_231_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.249 r  v1d6_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    55.249    v1d6_reg[3]_i_101_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.338 r  v1d6_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.338    v1d6_reg[3]_i_86_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.427 r  v1d2_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.427    v1d2_reg[3]_i_143_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.516 r  v1d2_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.516    v1d2_reg[3]_i_115_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.605 r  v1d2_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.605    v1d2_reg[3]_i_57_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.725 r  v1d2_reg[3]_i_21/CO[1]
                         net (fo=61, routed)          0.572    56.297    v1d2_reg[3]_i_21_n_2
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.249    56.546 r  v1d6[2]_i_439/O
                         net (fo=1, routed)           0.000    56.546    v1d6[2]_i_439_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    56.958 r  v1d6_reg[2]_i_370/CO[3]
                         net (fo=1, routed)           0.001    56.959    v1d6_reg[2]_i_370_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.048 r  v1d6_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000    57.048    v1d6_reg[2]_i_293_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.137 r  v1d6_reg[2]_i_226/CO[3]
                         net (fo=1, routed)           0.000    57.137    v1d6_reg[2]_i_226_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.226 r  v1d6_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    57.226    v1d6_reg[2]_i_169_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.315 r  v1d6_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.315    v1d6_reg[3]_i_81_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.404 r  v1d6_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    57.404    v1d6_reg[3]_i_62_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.493 r  v1d2_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.493    v1d2_reg[3]_i_77_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.582 r  v1d2_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    57.582    v1d2_reg[3]_i_54_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    57.702 r  v1d2_reg[3]_i_25/CO[1]
                         net (fo=61, routed)          0.655    58.357    v1d2_reg[3]_i_25_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.249    58.606 r  v1d6[2]_i_436/O
                         net (fo=1, routed)           0.000    58.606    v1d6[2]_i_436_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.018 r  v1d6_reg[2]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.018    v1d6_reg[2]_i_365_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.107 r  v1d6_reg[2]_i_288/CO[3]
                         net (fo=1, routed)           0.000    59.107    v1d6_reg[2]_i_288_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.196 r  v1d6_reg[2]_i_221/CO[3]
                         net (fo=1, routed)           0.000    59.196    v1d6_reg[2]_i_221_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.285 r  v1d6_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.285    v1d6_reg[2]_i_164_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.374 r  v1d6_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    59.374    v1d6_reg[2]_i_117_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.463 r  v1d6_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    59.463    v1d6_reg[3]_i_57_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.552 r  v1d6_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.552    v1d6_reg[3]_i_38_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.641 r  v1d2_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.641    v1d2_reg[3]_i_38_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.761 r  v1d2_reg[3]_i_20/CO[1]
                         net (fo=60, routed)          0.636    60.397    v1d2_reg[3]_i_20_n_2
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.249    60.646 r  v1d6[2]_i_368/O
                         net (fo=1, routed)           0.000    60.646    v1d6[2]_i_368_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.048 r  v1d6_reg[2]_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.048    v1d6_reg[2]_i_283_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.140 r  v1d6_reg[2]_i_216/CO[3]
                         net (fo=1, routed)           0.000    61.140    v1d6_reg[2]_i_216_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.232 r  v1d6_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    61.232    v1d6_reg[2]_i_159_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.324 r  v1d6_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000    61.324    v1d6_reg[2]_i_112_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.416 r  v1d6_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    61.416    v1d6_reg[2]_i_75_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.508 r  v1d6_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.508    v1d6_reg[3]_i_33_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.600 r  v1d6_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.600    v1d6_reg[3]_i_18_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.719 r  v1d2_reg[3]_i_16/CO[1]
                         net (fo=55, routed)          0.708    62.428    v1d2_reg[3]_i_16_n_2
    SLICE_X7Y60          LUT2 (Prop_lut2_I0_O)        0.251    62.679 r  v1d6[2]_i_363/O
                         net (fo=1, routed)           0.000    62.679    v1d6[2]_i_363_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    63.091 r  v1d6_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    63.091    v1d6_reg[2]_i_278_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.180 r  v1d6_reg[2]_i_211/CO[3]
                         net (fo=1, routed)           0.000    63.180    v1d6_reg[2]_i_211_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.269 r  v1d6_reg[2]_i_154/CO[3]
                         net (fo=1, routed)           0.000    63.269    v1d6_reg[2]_i_154_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.358 r  v1d6_reg[2]_i_107/CO[3]
                         net (fo=1, routed)           0.000    63.358    v1d6_reg[2]_i_107_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.447 r  v1d6_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    63.447    v1d6_reg[2]_i_70_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.536 r  v1d6_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.536    v1d6_reg[2]_i_43_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.625 r  v1d6_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.625    v1d6_reg[3]_i_17_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.745 f  v1d6_reg[3]_i_9/CO[1]
                         net (fo=59, routed)          0.580    64.325    v1d6_reg[3]_i_9_n_2
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.249    64.574 r  v1d6[2]_i_426/O
                         net (fo=1, routed)           0.000    64.574    v1d6[2]_i_426_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.986 r  v1d6_reg[2]_i_350/CO[3]
                         net (fo=1, routed)           0.000    64.986    v1d6_reg[2]_i_350_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.075 r  v1d6_reg[2]_i_273/CO[3]
                         net (fo=1, routed)           0.000    65.075    v1d6_reg[2]_i_273_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.164 r  v1d6_reg[2]_i_206/CO[3]
                         net (fo=1, routed)           0.000    65.164    v1d6_reg[2]_i_206_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.253 r  v1d6_reg[2]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.253    v1d6_reg[2]_i_149_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.342 r  v1d6_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    65.342    v1d6_reg[2]_i_102_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.431 r  v1d6_reg[2]_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.431    v1d6_reg[2]_i_65_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.520 r  v1d6_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.520    v1d6_reg[2]_i_38_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.609 r  v1d6_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.609    v1d6_reg[2]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.729 r  v1d6_reg[3]_i_12/CO[1]
                         net (fo=55, routed)          0.703    66.432    v1d6_reg[3]_i_12_n_2
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    67.016 r  v1d6_reg[2]_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.016    v1d6_reg[2]_i_349_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.105 r  v1d6_reg[2]_i_272/CO[3]
                         net (fo=1, routed)           0.000    67.105    v1d6_reg[2]_i_272_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.194 r  v1d6_reg[2]_i_205/CO[3]
                         net (fo=1, routed)           0.000    67.194    v1d6_reg[2]_i_205_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.283 r  v1d6_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           0.000    67.283    v1d6_reg[2]_i_148_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.372 r  v1d6_reg[2]_i_101/CO[3]
                         net (fo=1, routed)           0.000    67.372    v1d6_reg[2]_i_101_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.461 r  v1d6_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    67.461    v1d6_reg[2]_i_64_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.550 r  v1d6_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.550    v1d6_reg[2]_i_37_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.639 r  v1d6_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.639    v1d6_reg[2]_i_14_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    67.759 f  v1d6_reg[2]_i_4/CO[1]
                         net (fo=55, routed)          0.603    68.362    v1d6_reg[2]_i_4_n_2
    SLICE_X6Y64          LUT1 (Prop_lut1_I0_O)        0.249    68.611 r  v1d6[0]_i_85/O
                         net (fo=1, routed)           0.000    68.611    v1d6[0]_i_85_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    69.013 r  v1d6_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    69.013    v1d6_reg[0]_i_75_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.105 r  v1d6_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    69.105    v1d6_reg[0]_i_65_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.197 r  v1d6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.197    v1d6_reg[0]_i_55_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.289 r  v1d6_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.289    v1d6_reg[0]_i_45_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.381 r  v1d6_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.381    v1d6_reg[0]_i_35_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.473 r  v1d6_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_25_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.565 r  v1d6_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.565    v1d6_reg[0]_i_15_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    69.657 r  v1d6_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.657    v1d6_reg[0]_i_7_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    69.776 r  v1d6_reg[0]_i_3/CO[1]
                         net (fo=17, routed)          0.535    70.310    v1d6_reg[0]_i_3_n_2
    SLICE_X8Y72          LUT3 (Prop_lut3_I2_O)        0.251    70.561 r  v1d3[0]_i_151/O
                         net (fo=1, routed)           0.000    70.561    v1d3[0]_i_151_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    70.940 r  v1d3_reg[0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    70.940    v1d3_reg[0]_i_138_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.032 r  v1d3_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    71.032    v1d3_reg[0]_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.124 r  v1d3_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.007    71.132    v1d3_reg[0]_i_75_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    71.224 r  v1d3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.224    v1d3_reg[0]_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    71.447 r  v1d3_reg[1]_i_11/O[1]
                         net (fo=4, routed)           0.362    71.809    v1d3_reg[1]_i_11_n_6
    SLICE_X9Y76          LUT6 (Prop_lut6_I3_O)        0.216    72.025 r  v1d3[1]_i_13/O
                         net (fo=3, routed)           0.232    72.257    v1d3[1]_i_13_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.097    72.354 r  v1d3[1]_i_5/O
                         net (fo=1, routed)           0.477    72.830    v1d3[1]_i_5_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    73.216 r  v1d3_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.007    73.224    v1d3_reg[1]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    73.381 r  v1d3_reg[0]_i_56/O[0]
                         net (fo=20, routed)          0.951    74.332    v1d3_reg[0]_i_56_n_7
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.209    74.541 r  v1d3[0]_i_53/O
                         net (fo=1, routed)           0.000    74.541    v1d3[0]_i_53_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    74.842 r  v1d3_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.842    v1d3_reg[0]_i_14_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    75.001 r  v1d3_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.494    75.494    v1d3_reg[0]_i_3_n_7
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.224    75.718 r  v1d3[0]_i_22/O
                         net (fo=1, routed)           0.223    75.941    v1d3[0]_i_22_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    76.239 r  v1d3_reg[0]_i_4/CO[3]
                         net (fo=18, routed)          0.631    76.870    v1d3_reg[0]_i_4_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.097    76.967 r  v1d3[0]_i_1/O
                         net (fo=1, routed)           0.000    76.967    v1d3[0]_i_1_n_0
    SLICE_X13Y63         FDSE                                         r  v1d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.120    13.847    CLK_IBUF_BUFG
    SLICE_X13Y63         FDSE                                         r  v1d3_reg[0]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X13Y63         FDSE (Setup_fdse_C_D)        0.032    13.997    v1d3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -76.967    
  -------------------------------------------------------------------
                         slack                                -62.971    

Slack (VIOLATED) :        -62.082ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.040ns  (logic 47.064ns (65.330%)  route 24.976ns (34.670%))
  Logic Levels:           323  (CARRY4=290 LUT1=4 LUT2=25 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.484     4.916    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.212     5.128 r  v1d2[0]_i_1557/O
                         net (fo=1, routed)           0.000     5.128    v1d2[0]_i_1557_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.540 r  v1d2_reg[0]_i_1526/CO[3]
                         net (fo=1, routed)           0.000     5.540    v1d2_reg[0]_i_1526_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.629 r  v1d2_reg[0]_i_1521/CO[3]
                         net (fo=1, routed)           0.000     5.629    v1d2_reg[0]_i_1521_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.718 r  v1d2_reg[0]_i_1516/CO[3]
                         net (fo=1, routed)           0.000     5.718    v1d2_reg[0]_i_1516_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.807 r  v1d2_reg[0]_i_1511/CO[3]
                         net (fo=1, routed)           0.000     5.807    v1d2_reg[0]_i_1511_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.896 r  v1d2_reg[0]_i_1506/CO[3]
                         net (fo=1, routed)           0.000     5.896    v1d2_reg[0]_i_1506_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.985 r  v1d2_reg[0]_i_1503/CO[3]
                         net (fo=1, routed)           0.000     5.985    v1d2_reg[0]_i_1503_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.172 r  v1d2_reg[0]_i_1502/CO[0]
                         net (fo=35, routed)          0.589     6.761    v1d2_reg[0]_i_1502_n_3
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.279     7.040 r  v1d2[0]_i_1542/O
                         net (fo=1, routed)           0.000     7.040    v1d2[0]_i_1542_n_0
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.442 r  v1d2_reg[0]_i_1439/CO[3]
                         net (fo=1, routed)           0.000     7.442    v1d2_reg[0]_i_1439_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.534 r  v1d2_reg[0]_i_1434/CO[3]
                         net (fo=1, routed)           0.000     7.534    v1d2_reg[0]_i_1434_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.626 r  v1d2_reg[0]_i_1429/CO[3]
                         net (fo=1, routed)           0.000     7.626    v1d2_reg[0]_i_1429_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.718 r  v1d2_reg[0]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     7.718    v1d2_reg[0]_i_1424_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.810 r  v1d2_reg[0]_i_1419/CO[3]
                         net (fo=1, routed)           0.000     7.810    v1d2_reg[0]_i_1419_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.902 r  v1d2_reg[0]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     7.902    v1d2_reg[0]_i_1414_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.994 r  v1d2_reg[0]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     7.994    v1d2_reg[0]_i_1409_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.086 r  v1d2_reg[0]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     8.086    v1d2_reg[0]_i_1406_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.205 r  v1d2_reg[0]_i_1405/CO[1]
                         net (fo=35, routed)          0.569     8.774    v1d2_reg[0]_i_1405_n_2
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.251     9.025 r  v1d2[0]_i_1446/O
                         net (fo=1, routed)           0.000     9.025    v1d2[0]_i_1446_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.437 r  v1d2_reg[0]_i_1347/CO[3]
                         net (fo=1, routed)           0.000     9.437    v1d2_reg[0]_i_1347_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.526 r  v1d2_reg[0]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.526    v1d2_reg[0]_i_1342_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.615 r  v1d2_reg[0]_i_1337/CO[3]
                         net (fo=1, routed)           0.000     9.615    v1d2_reg[0]_i_1337_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.704 r  v1d2_reg[0]_i_1332/CO[3]
                         net (fo=1, routed)           0.000     9.704    v1d2_reg[0]_i_1332_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.793 r  v1d2_reg[0]_i_1327/CO[3]
                         net (fo=1, routed)           0.000     9.793    v1d2_reg[0]_i_1327_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.882 r  v1d2_reg[0]_i_1322/CO[3]
                         net (fo=1, routed)           0.000     9.882    v1d2_reg[0]_i_1322_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.971 r  v1d2_reg[0]_i_1317/CO[3]
                         net (fo=1, routed)           0.000     9.971    v1d2_reg[0]_i_1317_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.060 r  v1d2_reg[0]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    10.060    v1d2_reg[0]_i_1314_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.180 r  v1d2_reg[0]_i_1313/CO[1]
                         net (fo=35, routed)          0.673    10.853    v1d2_reg[0]_i_1313_n_2
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.249    11.102 r  v1d2[0]_i_1355/O
                         net (fo=1, routed)           0.000    11.102    v1d2[0]_i_1355_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.514 r  v1d2_reg[0]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.514    v1d2_reg[0]_i_1258_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.603 r  v1d2_reg[0]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    11.603    v1d2_reg[0]_i_1253_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  v1d2_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000    11.692    v1d2_reg[0]_i_1248_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  v1d2_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    11.781    v1d2_reg[0]_i_1243_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  v1d2_reg[0]_i_1238/CO[3]
                         net (fo=1, routed)           0.000    11.870    v1d2_reg[0]_i_1238_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.959 r  v1d2_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    11.959    v1d2_reg[0]_i_1233_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.048 r  v1d2_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    12.048    v1d2_reg[0]_i_1228_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.137 r  v1d2_reg[0]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    12.137    v1d2_reg[0]_i_1225_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.257 r  v1d2_reg[0]_i_1224/CO[1]
                         net (fo=35, routed)          0.656    12.913    v1d2_reg[0]_i_1224_n_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.249    13.162 r  v1d2[0]_i_1265/O
                         net (fo=1, routed)           0.000    13.162    v1d2[0]_i_1265_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.564 r  v1d2_reg[0]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.564    v1d2_reg[0]_i_1164_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.656 r  v1d2_reg[0]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.656    v1d2_reg[0]_i_1159_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.748 r  v1d2_reg[0]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.748    v1d2_reg[0]_i_1154_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.840 r  v1d2_reg[0]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.840    v1d2_reg[0]_i_1149_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.932 r  v1d2_reg[0]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.932    v1d2_reg[0]_i_1144_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.024 r  v1d2_reg[0]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    14.024    v1d2_reg[0]_i_1139_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.116 r  v1d2_reg[0]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.116    v1d2_reg[0]_i_1134_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.208 r  v1d2_reg[0]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    14.208    v1d2_reg[0]_i_1131_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    14.327 r  v1d2_reg[0]_i_1130/CO[1]
                         net (fo=35, routed)          0.661    14.988    v1d2_reg[0]_i_1130_n_2
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.251    15.239 r  v1d2[0]_i_1171/O
                         net (fo=1, routed)           0.000    15.239    v1d2[0]_i_1171_n_0
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.651 r  v1d2_reg[0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    15.651    v1d2_reg[0]_i_1034_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.740 r  v1d2_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    15.740    v1d2_reg[0]_i_1029_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.829 r  v1d2_reg[0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.829    v1d2_reg[0]_i_1024_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.918 r  v1d2_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    15.918    v1d2_reg[0]_i_1019_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.007 r  v1d2_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    16.007    v1d2_reg[0]_i_1014_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.096 r  v1d2_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    16.096    v1d2_reg[0]_i_1009_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.185 r  v1d2_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    16.185    v1d2_reg[0]_i_1004_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.274 r  v1d2_reg[0]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    16.274    v1d2_reg[0]_i_1001_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.394 r  v1d2_reg[0]_i_1000/CO[1]
                         net (fo=35, routed)          0.769    17.163    v1d2_reg[0]_i_1000_n_2
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.249    17.412 r  v1d2[0]_i_1041/O
                         net (fo=1, routed)           0.000    17.412    v1d2[0]_i_1041_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.824 r  v1d2_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    17.824    v1d2_reg[0]_i_907_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.913 r  v1d2_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    17.913    v1d2_reg[0]_i_902_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v1d2_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    18.002    v1d2_reg[0]_i_897_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v1d2_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    18.091    v1d2_reg[0]_i_892_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.180 r  v1d2_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    18.180    v1d2_reg[0]_i_887_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.269 r  v1d2_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    18.269    v1d2_reg[0]_i_882_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.358 r  v1d2_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    18.358    v1d2_reg[0]_i_877_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.447 r  v1d2_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    18.447    v1d2_reg[0]_i_874_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.567 r  v1d2_reg[0]_i_873/CO[1]
                         net (fo=35, routed)          0.713    19.280    v1d2_reg[0]_i_873_n_2
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    19.864 r  v1d2_reg[0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    19.864    v1d2_reg[0]_i_774_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.953 r  v1d2_reg[0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.953    v1d2_reg[0]_i_769_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.042 r  v1d2_reg[0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.042    v1d2_reg[0]_i_764_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.131 r  v1d2_reg[0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.131    v1d2_reg[0]_i_759_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.220 r  v1d2_reg[0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.220    v1d2_reg[0]_i_754_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.309 r  v1d2_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.309    v1d2_reg[0]_i_749_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.398 r  v1d2_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.398    v1d2_reg[0]_i_744_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.487 r  v1d2_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    20.487    v1d2_reg[0]_i_741_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.607 r  v1d2_reg[0]_i_740/CO[1]
                         net (fo=35, routed)          0.774    21.381    v1d2_reg[0]_i_740_n_2
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.249    21.630 r  v1d2[0]_i_781/O
                         net (fo=1, routed)           0.000    21.630    v1d2[0]_i_781_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.032 r  v1d2_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    22.032    v1d2_reg[0]_i_639_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.124 r  v1d2_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    22.124    v1d2_reg[0]_i_634_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.216 r  v1d2_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    22.216    v1d2_reg[0]_i_629_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.308 r  v1d2_reg[0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    22.308    v1d2_reg[0]_i_624_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.400 r  v1d2_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.400    v1d2_reg[0]_i_619_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.492 r  v1d2_reg[0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    22.492    v1d2_reg[0]_i_614_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.584 r  v1d2_reg[0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.584    v1d2_reg[0]_i_609_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.676 r  v1d2_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.676    v1d2_reg[0]_i_606_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    22.795 r  v1d2_reg[0]_i_605/CO[1]
                         net (fo=35, routed)          0.699    23.494    v1d2_reg[0]_i_605_n_2
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.251    23.745 r  v1d2[0]_i_739/O
                         net (fo=1, routed)           0.000    23.745    v1d2[0]_i_739_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.157 r  v1d2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    24.157    v1d2_reg[0]_i_600_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.246 r  v1d2_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    24.246    v1d2_reg[0]_i_489_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.335 r  v1d2_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.335    v1d2_reg[0]_i_484_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.424 r  v1d2_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    24.424    v1d2_reg[0]_i_479_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.513 r  v1d2_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    24.513    v1d2_reg[0]_i_474_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.602 r  v1d2_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    24.602    v1d2_reg[0]_i_469_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.691 r  v1d2_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    24.691    v1d2_reg[0]_i_464_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.780 r  v1d2_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    24.780    v1d2_reg[0]_i_461_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.900 r  v1d2_reg[0]_i_460/CO[1]
                         net (fo=35, routed)          0.668    25.568    v1d2_reg[0]_i_460_n_2
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.249    25.817 r  v1d2[0]_i_487/O
                         net (fo=1, routed)           0.000    25.817    v1d2[0]_i_487_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.229 r  v1d2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.229    v1d2_reg[0]_i_354_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.319 r  v1d2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    26.319    v1d2_reg[0]_i_349_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.408 r  v1d2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    26.408    v1d2_reg[0]_i_344_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.497 r  v1d2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    26.497    v1d2_reg[0]_i_339_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.586 r  v1d2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000    26.586    v1d2_reg[0]_i_336_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.706 r  v1d2_reg[0]_i_335/CO[1]
                         net (fo=35, routed)          0.800    27.506    v1d2_reg[0]_i_335_n_2
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.249    27.755 r  v1d2[0]_i_733/O
                         net (fo=1, routed)           0.000    27.755    v1d2[0]_i_733_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.167 r  v1d2_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    28.167    v1d2_reg[0]_i_590_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.256 r  v1d2_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    28.256    v1d2_reg[0]_i_450_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.345 r  v1d2_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.345    v1d2_reg[0]_i_330_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.434 r  v1d2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.434    v1d2_reg[0]_i_249_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.523 r  v1d2_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    28.523    v1d2_reg[0]_i_244_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.612 r  v1d2_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    28.612    v1d2_reg[0]_i_239_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.701 r  v1d2_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    28.701    v1d2_reg[0]_i_234_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.790 r  v1d2_reg[0]_i_231/CO[3]
                         net (fo=1, routed)           0.000    28.790    v1d2_reg[0]_i_231_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.910 r  v1d2_reg[0]_i_230/CO[1]
                         net (fo=35, routed)          0.591    29.501    v1d2_reg[0]_i_230_n_2
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.249    29.750 r  v1d2[0]_i_729/O
                         net (fo=1, routed)           0.000    29.750    v1d2[0]_i_729_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.162 r  v1d2_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    30.162    v1d2_reg[0]_i_585_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.251 r  v1d2_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    30.251    v1d2_reg[0]_i_445_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.340 r  v1d2_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    30.340    v1d2_reg[0]_i_325_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.429 r  v1d2_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    30.429    v1d2_reg[0]_i_225_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.518 r  v1d2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    30.518    v1d2_reg[0]_i_159_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.607 r  v1d2_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.607    v1d2_reg[0]_i_154_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.696 r  v1d2_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    30.696    v1d2_reg[0]_i_149_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.785 r  v1d2_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    30.785    v1d2_reg[0]_i_146_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.905 r  v1d2_reg[0]_i_145/CO[1]
                         net (fo=35, routed)          0.677    31.582    v1d2_reg[0]_i_145_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.249    31.831 r  v1d2[0]_i_726/O
                         net (fo=1, routed)           0.000    31.831    v1d2[0]_i_726_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.243 r  v1d2_reg[0]_i_580/CO[3]
                         net (fo=1, routed)           0.000    32.243    v1d2_reg[0]_i_580_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.332 r  v1d2_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    32.332    v1d2_reg[0]_i_440_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.421 r  v1d2_reg[0]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.421    v1d2_reg[0]_i_320_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.510 r  v1d2_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    32.510    v1d2_reg[0]_i_220_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.599 r  v1d2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    32.599    v1d2_reg[0]_i_140_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.688 r  v1d2_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    32.688    v1d2_reg[0]_i_89_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.777 r  v1d2_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    32.777    v1d2_reg[0]_i_84_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.866 r  v1d2_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.866    v1d2_reg[0]_i_81_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    32.986 r  v1d2_reg[0]_i_80/CO[1]
                         net (fo=35, routed)          0.771    33.757    v1d2_reg[0]_i_80_n_2
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.249    34.006 r  v1d2[0]_i_723/O
                         net (fo=1, routed)           0.000    34.006    v1d2[0]_i_723_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.418 r  v1d2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    34.418    v1d2_reg[0]_i_575_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.507 r  v1d2_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    34.507    v1d2_reg[0]_i_435_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.596 r  v1d2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.596    v1d2_reg[0]_i_315_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.685 r  v1d2_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000    34.685    v1d2_reg[0]_i_215_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.774 r  v1d2_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.774    v1d2_reg[0]_i_135_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.863 r  v1d2_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    34.863    v1d2_reg[0]_i_75_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.952 r  v1d2_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.952    v1d2_reg[0]_i_39_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.041 r  v1d2_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.041    v1d2_reg[0]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.161 r  v1d2_reg[0]_i_35/CO[1]
                         net (fo=35, routed)          0.729    35.890    v1d2_reg[0]_i_35_n_2
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.249    36.139 r  v1d2[0]_i_720/O
                         net (fo=1, routed)           0.000    36.139    v1d2[0]_i_720_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.541 r  v1d2_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    36.541    v1d2_reg[0]_i_570_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.633 r  v1d2_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.633    v1d2_reg[0]_i_430_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.725 r  v1d2_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    36.725    v1d2_reg[0]_i_310_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.817 r  v1d2_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.817    v1d2_reg[0]_i_210_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.909 r  v1d2_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    36.909    v1d2_reg[0]_i_130_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.001 r  v1d2_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.001    v1d2_reg[0]_i_70_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.093 r  v1d2_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.093    v1d2_reg[0]_i_30_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.185 r  v1d2_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.185    v1d2_reg[0]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.304 r  v1d2_reg[0]_i_10/CO[1]
                         net (fo=35, routed)          0.749    38.054    v1d2_reg[0]_i_10_n_2
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.251    38.305 r  v1d2[0]_i_716/O
                         net (fo=1, routed)           0.000    38.305    v1d2[0]_i_716_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    38.717 r  v1d2_reg[0]_i_569/CO[3]
                         net (fo=1, routed)           0.000    38.717    v1d2_reg[0]_i_569_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.806 r  v1d2_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    38.806    v1d2_reg[0]_i_429_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.895 r  v1d2_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    38.895    v1d2_reg[0]_i_309_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.984 r  v1d2_reg[0]_i_209/CO[3]
                         net (fo=1, routed)           0.000    38.984    v1d2_reg[0]_i_209_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.073 r  v1d2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.073    v1d2_reg[0]_i_129_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.162 r  v1d2_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    39.162    v1d2_reg[0]_i_69_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.251 r  v1d2_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.251    v1d2_reg[0]_i_29_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.340 r  v1d2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.007    39.347    v1d2_reg[0]_i_9_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.467 r  v1d2_reg[0]_i_3/CO[1]
                         net (fo=52, routed)          0.569    40.036    v10[15]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.249    40.285 r  v1d2[3]_i_461/O
                         net (fo=1, routed)           0.000    40.285    v1d2[3]_i_461_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    40.697 r  v1d2_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    40.697    v1d2_reg[3]_i_427_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.786 r  v1d2_reg[3]_i_384/CO[3]
                         net (fo=1, routed)           0.000    40.786    v1d2_reg[3]_i_384_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.875 r  v1d2_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000    40.875    v1d2_reg[3]_i_339_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.964 r  v1d1_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.964    v1d1_reg[3]_i_120_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.053 r  v1d1_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    41.053    v1d1_reg[3]_i_93_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.142 r  v1d1_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.142    v1d1_reg[3]_i_63_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.231 r  v1d1_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.231    v1d1_reg[3]_i_33_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.320 r  v1d1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.320    v1d1_reg[3]_i_15_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    41.440 r  v1d1_reg[3]_i_12/CO[1]
                         net (fo=57, routed)          0.952    42.392    v10[14]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.249    42.641 r  v1d2[3]_i_458/O
                         net (fo=1, routed)           0.000    42.641    v1d2[3]_i_458_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.053 r  v1d2_reg[3]_i_422/CO[3]
                         net (fo=1, routed)           0.000    43.053    v1d2_reg[3]_i_422_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.142 r  v1d2_reg[3]_i_379/CO[3]
                         net (fo=1, routed)           0.000    43.142    v1d2_reg[3]_i_379_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.231 r  v1d2_reg[3]_i_334/CO[3]
                         net (fo=1, routed)           0.000    43.231    v1d2_reg[3]_i_334_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.320 r  v1d2_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    43.320    v1d2_reg[3]_i_289_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.409 r  v1d1_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.409    v1d1_reg[3]_i_92_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.498 r  v1d1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.007    43.505    v1d1_reg[3]_i_62_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.594 r  v1d1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.594    v1d1_reg[3]_i_32_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.683 r  v1d1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.683    v1d1_reg[3]_i_14_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.803 r  v1d1_reg[3]_i_8/CO[1]
                         net (fo=53, routed)          0.742    44.545    v10[13]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.249    44.794 r  v1d2[3]_i_452/O
                         net (fo=1, routed)           0.000    44.794    v1d2[3]_i_452_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.206 r  v1d2_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    45.206    v1d2_reg[3]_i_412_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.295 r  v1d2_reg[3]_i_374/CO[3]
                         net (fo=1, routed)           0.000    45.295    v1d2_reg[3]_i_374_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.384 r  v1d2_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    45.384    v1d2_reg[3]_i_329_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.473 r  v1d2_reg[3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.473    v1d2_reg[3]_i_284_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.562 r  v1d2_reg[3]_i_235/CO[3]
                         net (fo=1, routed)           0.000    45.562    v1d2_reg[3]_i_235_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.651 r  v1d1_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    45.651    v1d1_reg[3]_i_82_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.740 r  v1d1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.740    v1d1_reg[3]_i_52_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.829 r  v1d1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.829    v1d1_reg[3]_i_22_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.949 r  v1d1_reg[3]_i_10/CO[1]
                         net (fo=53, routed)          0.621    46.570    v10[12]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.249    46.819 r  v1d6[3]_i_192/O
                         net (fo=1, routed)           0.000    46.819    v1d6[3]_i_192_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.231 r  v1d6_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    47.231    v1d6_reg[3]_i_176_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.320 r  v1d2_reg[3]_i_364/CO[3]
                         net (fo=1, routed)           0.000    47.320    v1d2_reg[3]_i_364_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.409 r  v1d2_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    47.409    v1d2_reg[3]_i_324_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.498 r  v1d2_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    47.498    v1d2_reg[3]_i_279_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.587 r  v1d2_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    47.587    v1d2_reg[3]_i_226_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.676 r  v1d2_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    47.676    v1d2_reg[3]_i_164_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.765 r  v1d2_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    47.765    v1d2_reg[3]_i_159_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.854 r  v1d2_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    47.854    v1d2_reg[3]_i_128_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    47.974 r  v1d2_reg[3]_i_67/CO[1]
                         net (fo=51, routed)          0.703    48.677    v10[11]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.249    48.926 r  v1d6[3]_i_189/O
                         net (fo=1, routed)           0.000    48.926    v1d6[3]_i_189_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    49.328 r  v1d6_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.328    v1d6_reg[3]_i_171_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.420 r  v1d6_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    49.420    v1d6_reg[3]_i_156_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.512 r  v1d2_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.512    v1d2_reg[3]_i_314_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.604 r  v1d2_reg[3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    49.604    v1d2_reg[3]_i_274_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.696 r  v1d2_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    49.696    v1d2_reg[3]_i_221_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.788 r  v1d2_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    49.788    v1d2_reg[3]_i_154_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.880 r  v1d2_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.880    v1d2_reg[3]_i_91_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.972 r  v1d2_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    49.972    v1d2_reg[3]_i_88_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.091 r  v1d2_reg[3]_i_69/CO[1]
                         net (fo=57, routed)          0.473    50.564    v10[10]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.251    50.815 r  v1d6[2]_i_419/O
                         net (fo=1, routed)           0.000    50.815    v1d6[2]_i_419_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    51.227 r  v1d6_reg[2]_i_344/CO[3]
                         net (fo=1, routed)           0.000    51.227    v1d6_reg[2]_i_344_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.316 r  v1d6_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.316    v1d6_reg[3]_i_151_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.405 r  v1d6_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    51.405    v1d6_reg[3]_i_136_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.494 r  v1d2_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    51.494    v1d2_reg[3]_i_264_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.583 r  v1d2_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    51.583    v1d2_reg[3]_i_216_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.672 r  v1d2_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.672    v1d2_reg[3]_i_149_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.761 r  v1d2_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.761    v1d2_reg[3]_i_83_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.850 r  v1d2_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.850    v1d2_reg[3]_i_43_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.970 r  v1d2_reg[3]_i_42/CO[1]
                         net (fo=61, routed)          0.532    52.502    v10[9]
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.086 r  v1d6_reg[2]_i_339/CO[3]
                         net (fo=1, routed)           0.000    53.086    v1d6_reg[2]_i_339_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.175 r  v1d6_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000    53.175    v1d6_reg[2]_i_267_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.264 r  v1d6_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.264    v1d6_reg[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.354 r  v1d6_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.354    v1d6_reg[3]_i_116_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.443 r  v1d2_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    53.443    v1d2_reg[3]_i_206_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.532 r  v1d2_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.001    53.532    v1d2_reg[3]_i_148_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.621 r  v1d2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    53.621    v1d2_reg[3]_i_82_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.710 r  v1d2_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.710    v1d2_reg[3]_i_41_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.830 r  v1d2_reg[3]_i_17/CO[1]
                         net (fo=55, routed)          0.638    54.468    v10[8]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.249    54.717 r  v1d6[2]_i_412/O
                         net (fo=1, routed)           0.000    54.717    v1d6[2]_i_412_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    55.119 r  v1d6_reg[2]_i_334/CO[3]
                         net (fo=1, routed)           0.000    55.119    v1d6_reg[2]_i_334_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.211 r  v1d6_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000    55.211    v1d6_reg[2]_i_262_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.303 r  v1d6_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.001    55.303    v1d6_reg[2]_i_200_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.395 r  v1d6_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.395    v1d6_reg[3]_i_111_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.487 r  v1d6_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    55.487    v1d6_reg[3]_i_96_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.579 r  v1d2_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    55.579    v1d2_reg[3]_i_138_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.671 r  v1d2_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.671    v1d2_reg[3]_i_110_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.763 r  v1d2_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.763    v1d2_reg[3]_i_60_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    55.882 r  v1d2_reg[3]_i_22/CO[1]
                         net (fo=61, routed)          0.592    56.474    v10[7]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.251    56.725 r  v1d6[2]_i_409/O
                         net (fo=1, routed)           0.000    56.725    v1d6[2]_i_409_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    57.127 r  v1d6_reg[2]_i_329/CO[3]
                         net (fo=1, routed)           0.000    57.127    v1d6_reg[2]_i_329_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.219 r  v1d6_reg[2]_i_257/CO[3]
                         net (fo=1, routed)           0.000    57.219    v1d6_reg[2]_i_257_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.311 r  v1d6_reg[2]_i_195/CO[3]
                         net (fo=1, routed)           0.000    57.311    v1d6_reg[2]_i_195_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.403 r  v1d6_reg[2]_i_143/CO[3]
                         net (fo=1, routed)           0.000    57.403    v1d6_reg[2]_i_143_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.495 r  v1d6_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    57.495    v1d6_reg[3]_i_91_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.587 r  v1d6_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.587    v1d6_reg[3]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.679 r  v1d2_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.679    v1d2_reg[3]_i_72_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.771 r  v1d2_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.771    v1d2_reg[3]_i_51_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.890 r  v1d2_reg[3]_i_24/CO[1]
                         net (fo=61, routed)          0.684    58.574    v10[6]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.251    58.825 r  v1d6[2]_i_406/O
                         net (fo=1, routed)           0.000    58.825    v1d6[2]_i_406_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.237 r  v1d6_reg[2]_i_324/CO[3]
                         net (fo=1, routed)           0.000    59.237    v1d6_reg[2]_i_324_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.326 r  v1d6_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.326    v1d6_reg[2]_i_252_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.415 r  v1d6_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    59.415    v1d6_reg[2]_i_190_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.504 r  v1d6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000    59.504    v1d6_reg[2]_i_138_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.593 r  v1d6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    59.593    v1d6_reg[2]_i_96_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.682 r  v1d6_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    59.682    v1d6_reg[3]_i_67_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.771 r  v1d6_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.771    v1d6_reg[3]_i_48_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.860 r  v1d2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.860    v1d2_reg[3]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.980 r  v1d2_reg[3]_i_19/CO[1]
                         net (fo=60, routed)          0.531    60.511    v10[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.249    60.760 r  v1d6[2]_i_403/O
                         net (fo=1, routed)           0.000    60.760    v1d6[2]_i_403_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.162 r  v1d6_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000    61.162    v1d6_reg[2]_i_319_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.254 r  v1d6_reg[2]_i_247/CO[3]
                         net (fo=1, routed)           0.000    61.254    v1d6_reg[2]_i_247_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.346 r  v1d6_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.346    v1d6_reg[2]_i_185_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.438 r  v1d6_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000    61.438    v1d6_reg[2]_i_133_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.530 r  v1d6_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    61.530    v1d6_reg[2]_i_91_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.622 r  v1d6_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.622    v1d6_reg[2]_i_59_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.714 r  v1d6_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.714    v1d6_reg[3]_i_43_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.806 r  v1d6_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.806    v1d6_reg[3]_i_22_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.925 r  v1d2_reg[3]_i_15/CO[1]
                         net (fo=55, routed)          0.589    62.514    v10[4]
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586    63.100 r  v1d6_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.100    v1d6_reg[2]_i_314_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.189 r  v1d6_reg[2]_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.189    v1d6_reg[2]_i_242_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.278 r  v1d6_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.278    v1d6_reg[2]_i_180_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.367 r  v1d6_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.367    v1d6_reg[2]_i_128_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.456 r  v1d6_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.456    v1d6_reg[2]_i_86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.545 r  v1d6_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.545    v1d6_reg[2]_i_54_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.634 r  v1d6_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.634    v1d6_reg[2]_i_24_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.723 r  v1d6_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.723    v1d6_reg[3]_i_21_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.843 f  v1d6_reg[3]_i_10/CO[1]
                         net (fo=59, routed)          0.599    64.441    v10[3]
    SLICE_X10Y60         LUT1 (Prop_lut1_I0_O)        0.249    64.690 r  v1d6[2]_i_396/O
                         net (fo=1, routed)           0.000    64.690    v1d6[2]_i_396_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    65.092 r  v1d6_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    65.092    v1d6_reg[2]_i_309_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.184 r  v1d6_reg[2]_i_237/CO[3]
                         net (fo=1, routed)           0.000    65.184    v1d6_reg[2]_i_237_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.276 r  v1d6_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    65.276    v1d6_reg[2]_i_175_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.368 r  v1d6_reg[2]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.368    v1d6_reg[2]_i_123_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.460 r  v1d6_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.460    v1d6_reg[2]_i_81_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.552 r  v1d6_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.552    v1d6_reg[2]_i_49_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.644 r  v1d6_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.644    v1d6_reg[2]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.736 r  v1d6_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.736    v1d6_reg[2]_i_6_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    65.855 f  v1d6_reg[3]_i_11/CO[1]
                         net (fo=55, routed)          0.564    66.419    v10[2]
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.251    66.670 r  v1d6[2]_i_393/O
                         net (fo=1, routed)           0.000    66.670    v1d6[2]_i_393_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    67.072 r  v1d6_reg[2]_i_308/CO[3]
                         net (fo=1, routed)           0.000    67.072    v1d6_reg[2]_i_308_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.164 r  v1d6_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    67.164    v1d6_reg[2]_i_236_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.256 r  v1d6_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    67.256    v1d6_reg[2]_i_174_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.348 r  v1d6_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    67.348    v1d6_reg[2]_i_122_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.440 r  v1d6_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    67.440    v1d6_reg[2]_i_80_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.532 r  v1d6_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.532    v1d6_reg[2]_i_48_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.624 r  v1d6_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    v1d6_reg[2]_i_18_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.716 r  v1d6_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.716    v1d6_reg[2]_i_5_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.835 f  v1d6_reg[2]_i_2/CO[1]
                         net (fo=55, routed)          0.619    68.454    v10[1]
    SLICE_X9Y63          LUT1 (Prop_lut1_I0_O)        0.251    68.705 r  v1d6[0]_i_82/O
                         net (fo=1, routed)           0.000    68.705    v1d6[0]_i_82_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.117 r  v1d6_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    69.117    v1d6_reg[0]_i_70_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.206 r  v1d6_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    69.206    v1d6_reg[0]_i_60_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.295 r  v1d6_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.295    v1d6_reg[0]_i_50_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.384 r  v1d6_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.384    v1d6_reg[0]_i_40_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.473 r  v1d6_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_30_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.562 r  v1d6_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.562    v1d6_reg[0]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.651 r  v1d6_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.651    v1d6_reg[0]_i_10_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.740 r  v1d6_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.740    v1d6_reg[0]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.860 r  v1d6_reg[0]_i_2/CO[1]
                         net (fo=17, routed)          1.779    71.639    v10[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I1_O)        0.249    71.888 r  v1d1[2]_i_85/O
                         net (fo=1, routed)           0.000    71.888    v1d1[2]_i_85_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    72.189 r  v1d1_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.189    v1d1_reg[2]_i_69_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.278 r  v1d1_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    72.278    v1d1_reg[2]_i_49_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.367 r  v1d1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.367    v1d1_reg[2]_i_21_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    72.601 r  v1d1_reg[2]_i_4/O[3]
                         net (fo=11, routed)          0.780    73.380    v1d1_reg[2]_i_4_n_4
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.234    73.614 r  v1d1[2]_i_37/O
                         net (fo=1, routed)           0.000    73.614    v1d1[2]_i_37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    73.900 r  v1d1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.900    v1d1_reg[2]_i_6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    74.057 r  v1d1_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.303    74.360    v1d1_reg[2]_i_2_n_7
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.209    74.569 r  v1d1[2]_i_15/O
                         net (fo=1, routed)           0.336    74.906    v1d1[2]_i_15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    75.280 r  v1d1_reg[2]_i_3/CO[3]
                         net (fo=3, routed)           0.783    76.062    v1d1_reg[2]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.097    76.159 r  v1d1[0]_i_1/O
                         net (fo=1, routed)           0.000    76.159    v1d1[0]_i_1_n_0
    SLICE_X15Y47         FDSE                                         r  v1d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.141    13.867    CLK_IBUF_BUFG
    SLICE_X15Y47         FDSE                                         r  v1d1_reg[0]/C
                         clock pessimism              0.213    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X15Y47         FDSE (Setup_fdse_C_D)        0.032    14.077    v1d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                         -76.159    
  -------------------------------------------------------------------
                         slack                                -62.082    

Slack (VIOLATED) :        -61.931ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1d1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.929ns  (logic 47.064ns (65.431%)  route 24.865ns (34.569%))
  Logic Levels:           323  (CARRY4=290 LUT1=4 LUT2=25 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239     4.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.313     4.432 f  VOLT_FACTOR_reg[1]/Q
                         net (fo=99, routed)          0.484     4.916    VOLT_FACTOR_reg_n_0_[1]
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.212     5.128 r  v1d2[0]_i_1557/O
                         net (fo=1, routed)           0.000     5.128    v1d2[0]_i_1557_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.540 r  v1d2_reg[0]_i_1526/CO[3]
                         net (fo=1, routed)           0.000     5.540    v1d2_reg[0]_i_1526_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.629 r  v1d2_reg[0]_i_1521/CO[3]
                         net (fo=1, routed)           0.000     5.629    v1d2_reg[0]_i_1521_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.718 r  v1d2_reg[0]_i_1516/CO[3]
                         net (fo=1, routed)           0.000     5.718    v1d2_reg[0]_i_1516_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.807 r  v1d2_reg[0]_i_1511/CO[3]
                         net (fo=1, routed)           0.000     5.807    v1d2_reg[0]_i_1511_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.896 r  v1d2_reg[0]_i_1506/CO[3]
                         net (fo=1, routed)           0.000     5.896    v1d2_reg[0]_i_1506_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.985 r  v1d2_reg[0]_i_1503/CO[3]
                         net (fo=1, routed)           0.000     5.985    v1d2_reg[0]_i_1503_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.172 r  v1d2_reg[0]_i_1502/CO[0]
                         net (fo=35, routed)          0.589     6.761    v1d2_reg[0]_i_1502_n_3
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.279     7.040 r  v1d2[0]_i_1542/O
                         net (fo=1, routed)           0.000     7.040    v1d2[0]_i_1542_n_0
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.442 r  v1d2_reg[0]_i_1439/CO[3]
                         net (fo=1, routed)           0.000     7.442    v1d2_reg[0]_i_1439_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.534 r  v1d2_reg[0]_i_1434/CO[3]
                         net (fo=1, routed)           0.000     7.534    v1d2_reg[0]_i_1434_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.626 r  v1d2_reg[0]_i_1429/CO[3]
                         net (fo=1, routed)           0.000     7.626    v1d2_reg[0]_i_1429_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.718 r  v1d2_reg[0]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     7.718    v1d2_reg[0]_i_1424_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.810 r  v1d2_reg[0]_i_1419/CO[3]
                         net (fo=1, routed)           0.000     7.810    v1d2_reg[0]_i_1419_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.902 r  v1d2_reg[0]_i_1414/CO[3]
                         net (fo=1, routed)           0.000     7.902    v1d2_reg[0]_i_1414_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.994 r  v1d2_reg[0]_i_1409/CO[3]
                         net (fo=1, routed)           0.000     7.994    v1d2_reg[0]_i_1409_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.086 r  v1d2_reg[0]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     8.086    v1d2_reg[0]_i_1406_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     8.205 r  v1d2_reg[0]_i_1405/CO[1]
                         net (fo=35, routed)          0.569     8.774    v1d2_reg[0]_i_1405_n_2
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.251     9.025 r  v1d2[0]_i_1446/O
                         net (fo=1, routed)           0.000     9.025    v1d2[0]_i_1446_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.437 r  v1d2_reg[0]_i_1347/CO[3]
                         net (fo=1, routed)           0.000     9.437    v1d2_reg[0]_i_1347_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.526 r  v1d2_reg[0]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.526    v1d2_reg[0]_i_1342_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.615 r  v1d2_reg[0]_i_1337/CO[3]
                         net (fo=1, routed)           0.000     9.615    v1d2_reg[0]_i_1337_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.704 r  v1d2_reg[0]_i_1332/CO[3]
                         net (fo=1, routed)           0.000     9.704    v1d2_reg[0]_i_1332_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.793 r  v1d2_reg[0]_i_1327/CO[3]
                         net (fo=1, routed)           0.000     9.793    v1d2_reg[0]_i_1327_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.882 r  v1d2_reg[0]_i_1322/CO[3]
                         net (fo=1, routed)           0.000     9.882    v1d2_reg[0]_i_1322_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.971 r  v1d2_reg[0]_i_1317/CO[3]
                         net (fo=1, routed)           0.000     9.971    v1d2_reg[0]_i_1317_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.060 r  v1d2_reg[0]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    10.060    v1d2_reg[0]_i_1314_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.180 r  v1d2_reg[0]_i_1313/CO[1]
                         net (fo=35, routed)          0.673    10.853    v1d2_reg[0]_i_1313_n_2
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.249    11.102 r  v1d2[0]_i_1355/O
                         net (fo=1, routed)           0.000    11.102    v1d2[0]_i_1355_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.514 r  v1d2_reg[0]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.514    v1d2_reg[0]_i_1258_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.603 r  v1d2_reg[0]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    11.603    v1d2_reg[0]_i_1253_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  v1d2_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000    11.692    v1d2_reg[0]_i_1248_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  v1d2_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    11.781    v1d2_reg[0]_i_1243_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  v1d2_reg[0]_i_1238/CO[3]
                         net (fo=1, routed)           0.000    11.870    v1d2_reg[0]_i_1238_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.959 r  v1d2_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    11.959    v1d2_reg[0]_i_1233_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.048 r  v1d2_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    12.048    v1d2_reg[0]_i_1228_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.137 r  v1d2_reg[0]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    12.137    v1d2_reg[0]_i_1225_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.257 r  v1d2_reg[0]_i_1224/CO[1]
                         net (fo=35, routed)          0.656    12.913    v1d2_reg[0]_i_1224_n_2
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.249    13.162 r  v1d2[0]_i_1265/O
                         net (fo=1, routed)           0.000    13.162    v1d2[0]_i_1265_n_0
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.564 r  v1d2_reg[0]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.564    v1d2_reg[0]_i_1164_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.656 r  v1d2_reg[0]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.656    v1d2_reg[0]_i_1159_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.748 r  v1d2_reg[0]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.748    v1d2_reg[0]_i_1154_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.840 r  v1d2_reg[0]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.840    v1d2_reg[0]_i_1149_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.932 r  v1d2_reg[0]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.932    v1d2_reg[0]_i_1144_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.024 r  v1d2_reg[0]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    14.024    v1d2_reg[0]_i_1139_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.116 r  v1d2_reg[0]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.116    v1d2_reg[0]_i_1134_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.208 r  v1d2_reg[0]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    14.208    v1d2_reg[0]_i_1131_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    14.327 r  v1d2_reg[0]_i_1130/CO[1]
                         net (fo=35, routed)          0.661    14.988    v1d2_reg[0]_i_1130_n_2
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.251    15.239 r  v1d2[0]_i_1171/O
                         net (fo=1, routed)           0.000    15.239    v1d2[0]_i_1171_n_0
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.651 r  v1d2_reg[0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    15.651    v1d2_reg[0]_i_1034_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.740 r  v1d2_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    15.740    v1d2_reg[0]_i_1029_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.829 r  v1d2_reg[0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.829    v1d2_reg[0]_i_1024_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.918 r  v1d2_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    15.918    v1d2_reg[0]_i_1019_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.007 r  v1d2_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    16.007    v1d2_reg[0]_i_1014_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.096 r  v1d2_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    16.096    v1d2_reg[0]_i_1009_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.185 r  v1d2_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    16.185    v1d2_reg[0]_i_1004_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.274 r  v1d2_reg[0]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    16.274    v1d2_reg[0]_i_1001_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    16.394 r  v1d2_reg[0]_i_1000/CO[1]
                         net (fo=35, routed)          0.769    17.163    v1d2_reg[0]_i_1000_n_2
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.249    17.412 r  v1d2[0]_i_1041/O
                         net (fo=1, routed)           0.000    17.412    v1d2[0]_i_1041_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.824 r  v1d2_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    17.824    v1d2_reg[0]_i_907_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.913 r  v1d2_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    17.913    v1d2_reg[0]_i_902_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.002 r  v1d2_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    18.002    v1d2_reg[0]_i_897_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.091 r  v1d2_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    18.091    v1d2_reg[0]_i_892_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.180 r  v1d2_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    18.180    v1d2_reg[0]_i_887_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.269 r  v1d2_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    18.269    v1d2_reg[0]_i_882_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.358 r  v1d2_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    18.358    v1d2_reg[0]_i_877_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.447 r  v1d2_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    18.447    v1d2_reg[0]_i_874_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.567 r  v1d2_reg[0]_i_873/CO[1]
                         net (fo=35, routed)          0.713    19.280    v1d2_reg[0]_i_873_n_2
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    19.864 r  v1d2_reg[0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    19.864    v1d2_reg[0]_i_774_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.953 r  v1d2_reg[0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.953    v1d2_reg[0]_i_769_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.042 r  v1d2_reg[0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.042    v1d2_reg[0]_i_764_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.131 r  v1d2_reg[0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.131    v1d2_reg[0]_i_759_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.220 r  v1d2_reg[0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.220    v1d2_reg[0]_i_754_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.309 r  v1d2_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.309    v1d2_reg[0]_i_749_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.398 r  v1d2_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.398    v1d2_reg[0]_i_744_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.487 r  v1d2_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    20.487    v1d2_reg[0]_i_741_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    20.607 r  v1d2_reg[0]_i_740/CO[1]
                         net (fo=35, routed)          0.774    21.381    v1d2_reg[0]_i_740_n_2
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.249    21.630 r  v1d2[0]_i_781/O
                         net (fo=1, routed)           0.000    21.630    v1d2[0]_i_781_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.032 r  v1d2_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    22.032    v1d2_reg[0]_i_639_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.124 r  v1d2_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    22.124    v1d2_reg[0]_i_634_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.216 r  v1d2_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    22.216    v1d2_reg[0]_i_629_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.308 r  v1d2_reg[0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    22.308    v1d2_reg[0]_i_624_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.400 r  v1d2_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.400    v1d2_reg[0]_i_619_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.492 r  v1d2_reg[0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    22.492    v1d2_reg[0]_i_614_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.584 r  v1d2_reg[0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.584    v1d2_reg[0]_i_609_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.676 r  v1d2_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.676    v1d2_reg[0]_i_606_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    22.795 r  v1d2_reg[0]_i_605/CO[1]
                         net (fo=35, routed)          0.699    23.494    v1d2_reg[0]_i_605_n_2
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.251    23.745 r  v1d2[0]_i_739/O
                         net (fo=1, routed)           0.000    23.745    v1d2[0]_i_739_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.157 r  v1d2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    24.157    v1d2_reg[0]_i_600_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.246 r  v1d2_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    24.246    v1d2_reg[0]_i_489_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.335 r  v1d2_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.335    v1d2_reg[0]_i_484_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.424 r  v1d2_reg[0]_i_479/CO[3]
                         net (fo=1, routed)           0.000    24.424    v1d2_reg[0]_i_479_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.513 r  v1d2_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    24.513    v1d2_reg[0]_i_474_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.602 r  v1d2_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    24.602    v1d2_reg[0]_i_469_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.691 r  v1d2_reg[0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    24.691    v1d2_reg[0]_i_464_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.780 r  v1d2_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    24.780    v1d2_reg[0]_i_461_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.900 r  v1d2_reg[0]_i_460/CO[1]
                         net (fo=35, routed)          0.668    25.568    v1d2_reg[0]_i_460_n_2
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.249    25.817 r  v1d2[0]_i_487/O
                         net (fo=1, routed)           0.000    25.817    v1d2[0]_i_487_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.229 r  v1d2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    26.229    v1d2_reg[0]_i_354_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.319 r  v1d2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    26.319    v1d2_reg[0]_i_349_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.408 r  v1d2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    26.408    v1d2_reg[0]_i_344_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.497 r  v1d2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    26.497    v1d2_reg[0]_i_339_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.586 r  v1d2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000    26.586    v1d2_reg[0]_i_336_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.706 r  v1d2_reg[0]_i_335/CO[1]
                         net (fo=35, routed)          0.800    27.506    v1d2_reg[0]_i_335_n_2
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.249    27.755 r  v1d2[0]_i_733/O
                         net (fo=1, routed)           0.000    27.755    v1d2[0]_i_733_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.167 r  v1d2_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    28.167    v1d2_reg[0]_i_590_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.256 r  v1d2_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    28.256    v1d2_reg[0]_i_450_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.345 r  v1d2_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.345    v1d2_reg[0]_i_330_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.434 r  v1d2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    28.434    v1d2_reg[0]_i_249_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.523 r  v1d2_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    28.523    v1d2_reg[0]_i_244_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.612 r  v1d2_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    28.612    v1d2_reg[0]_i_239_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.701 r  v1d2_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    28.701    v1d2_reg[0]_i_234_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.790 r  v1d2_reg[0]_i_231/CO[3]
                         net (fo=1, routed)           0.000    28.790    v1d2_reg[0]_i_231_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.910 r  v1d2_reg[0]_i_230/CO[1]
                         net (fo=35, routed)          0.591    29.501    v1d2_reg[0]_i_230_n_2
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.249    29.750 r  v1d2[0]_i_729/O
                         net (fo=1, routed)           0.000    29.750    v1d2[0]_i_729_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.162 r  v1d2_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    30.162    v1d2_reg[0]_i_585_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.251 r  v1d2_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    30.251    v1d2_reg[0]_i_445_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.340 r  v1d2_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    30.340    v1d2_reg[0]_i_325_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.429 r  v1d2_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    30.429    v1d2_reg[0]_i_225_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.518 r  v1d2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    30.518    v1d2_reg[0]_i_159_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.607 r  v1d2_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.607    v1d2_reg[0]_i_154_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.696 r  v1d2_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    30.696    v1d2_reg[0]_i_149_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.785 r  v1d2_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    30.785    v1d2_reg[0]_i_146_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.905 r  v1d2_reg[0]_i_145/CO[1]
                         net (fo=35, routed)          0.677    31.582    v1d2_reg[0]_i_145_n_2
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.249    31.831 r  v1d2[0]_i_726/O
                         net (fo=1, routed)           0.000    31.831    v1d2[0]_i_726_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.243 r  v1d2_reg[0]_i_580/CO[3]
                         net (fo=1, routed)           0.000    32.243    v1d2_reg[0]_i_580_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.332 r  v1d2_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    32.332    v1d2_reg[0]_i_440_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.421 r  v1d2_reg[0]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.421    v1d2_reg[0]_i_320_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.510 r  v1d2_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    32.510    v1d2_reg[0]_i_220_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.599 r  v1d2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    32.599    v1d2_reg[0]_i_140_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.688 r  v1d2_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    32.688    v1d2_reg[0]_i_89_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.777 r  v1d2_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    32.777    v1d2_reg[0]_i_84_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.866 r  v1d2_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.866    v1d2_reg[0]_i_81_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    32.986 r  v1d2_reg[0]_i_80/CO[1]
                         net (fo=35, routed)          0.771    33.757    v1d2_reg[0]_i_80_n_2
    SLICE_X31Y14         LUT2 (Prop_lut2_I0_O)        0.249    34.006 r  v1d2[0]_i_723/O
                         net (fo=1, routed)           0.000    34.006    v1d2[0]_i_723_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    34.418 r  v1d2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    34.418    v1d2_reg[0]_i_575_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.507 r  v1d2_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    34.507    v1d2_reg[0]_i_435_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.596 r  v1d2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.596    v1d2_reg[0]_i_315_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.685 r  v1d2_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000    34.685    v1d2_reg[0]_i_215_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.774 r  v1d2_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    34.774    v1d2_reg[0]_i_135_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.863 r  v1d2_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    34.863    v1d2_reg[0]_i_75_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.952 r  v1d2_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.952    v1d2_reg[0]_i_39_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.041 r  v1d2_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.041    v1d2_reg[0]_i_36_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.161 r  v1d2_reg[0]_i_35/CO[1]
                         net (fo=35, routed)          0.729    35.890    v1d2_reg[0]_i_35_n_2
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.249    36.139 r  v1d2[0]_i_720/O
                         net (fo=1, routed)           0.000    36.139    v1d2[0]_i_720_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    36.541 r  v1d2_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    36.541    v1d2_reg[0]_i_570_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.633 r  v1d2_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.633    v1d2_reg[0]_i_430_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.725 r  v1d2_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    36.725    v1d2_reg[0]_i_310_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.817 r  v1d2_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.817    v1d2_reg[0]_i_210_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.909 r  v1d2_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    36.909    v1d2_reg[0]_i_130_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.001 r  v1d2_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.001    v1d2_reg[0]_i_70_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.093 r  v1d2_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.093    v1d2_reg[0]_i_30_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    37.185 r  v1d2_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.185    v1d2_reg[0]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    37.304 r  v1d2_reg[0]_i_10/CO[1]
                         net (fo=35, routed)          0.749    38.054    v1d2_reg[0]_i_10_n_2
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.251    38.305 r  v1d2[0]_i_716/O
                         net (fo=1, routed)           0.000    38.305    v1d2[0]_i_716_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    38.717 r  v1d2_reg[0]_i_569/CO[3]
                         net (fo=1, routed)           0.000    38.717    v1d2_reg[0]_i_569_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.806 r  v1d2_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    38.806    v1d2_reg[0]_i_429_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.895 r  v1d2_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    38.895    v1d2_reg[0]_i_309_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.984 r  v1d2_reg[0]_i_209/CO[3]
                         net (fo=1, routed)           0.000    38.984    v1d2_reg[0]_i_209_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.073 r  v1d2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.073    v1d2_reg[0]_i_129_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.162 r  v1d2_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    39.162    v1d2_reg[0]_i_69_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.251 r  v1d2_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.251    v1d2_reg[0]_i_29_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.340 r  v1d2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.007    39.347    v1d2_reg[0]_i_9_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.467 r  v1d2_reg[0]_i_3/CO[1]
                         net (fo=52, routed)          0.569    40.036    v10[15]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.249    40.285 r  v1d2[3]_i_461/O
                         net (fo=1, routed)           0.000    40.285    v1d2[3]_i_461_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    40.697 r  v1d2_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    40.697    v1d2_reg[3]_i_427_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.786 r  v1d2_reg[3]_i_384/CO[3]
                         net (fo=1, routed)           0.000    40.786    v1d2_reg[3]_i_384_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.875 r  v1d2_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000    40.875    v1d2_reg[3]_i_339_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.964 r  v1d1_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.964    v1d1_reg[3]_i_120_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.053 r  v1d1_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    41.053    v1d1_reg[3]_i_93_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.142 r  v1d1_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.142    v1d1_reg[3]_i_63_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.231 r  v1d1_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.231    v1d1_reg[3]_i_33_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.320 r  v1d1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.320    v1d1_reg[3]_i_15_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    41.440 r  v1d1_reg[3]_i_12/CO[1]
                         net (fo=57, routed)          0.952    42.392    v10[14]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.249    42.641 r  v1d2[3]_i_458/O
                         net (fo=1, routed)           0.000    42.641    v1d2[3]_i_458_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    43.053 r  v1d2_reg[3]_i_422/CO[3]
                         net (fo=1, routed)           0.000    43.053    v1d2_reg[3]_i_422_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.142 r  v1d2_reg[3]_i_379/CO[3]
                         net (fo=1, routed)           0.000    43.142    v1d2_reg[3]_i_379_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.231 r  v1d2_reg[3]_i_334/CO[3]
                         net (fo=1, routed)           0.000    43.231    v1d2_reg[3]_i_334_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.320 r  v1d2_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    43.320    v1d2_reg[3]_i_289_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.409 r  v1d1_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    43.409    v1d1_reg[3]_i_92_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.498 r  v1d1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.007    43.505    v1d1_reg[3]_i_62_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.594 r  v1d1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.594    v1d1_reg[3]_i_32_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    43.683 r  v1d1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.683    v1d1_reg[3]_i_14_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    43.803 r  v1d1_reg[3]_i_8/CO[1]
                         net (fo=53, routed)          0.742    44.545    v10[13]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.249    44.794 r  v1d2[3]_i_452/O
                         net (fo=1, routed)           0.000    44.794    v1d2[3]_i_452_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.206 r  v1d2_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    45.206    v1d2_reg[3]_i_412_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.295 r  v1d2_reg[3]_i_374/CO[3]
                         net (fo=1, routed)           0.000    45.295    v1d2_reg[3]_i_374_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.384 r  v1d2_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    45.384    v1d2_reg[3]_i_329_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.473 r  v1d2_reg[3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.473    v1d2_reg[3]_i_284_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.562 r  v1d2_reg[3]_i_235/CO[3]
                         net (fo=1, routed)           0.000    45.562    v1d2_reg[3]_i_235_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.651 r  v1d1_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    45.651    v1d1_reg[3]_i_82_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.740 r  v1d1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.740    v1d1_reg[3]_i_52_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.829 r  v1d1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.829    v1d1_reg[3]_i_22_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.949 r  v1d1_reg[3]_i_10/CO[1]
                         net (fo=53, routed)          0.621    46.570    v10[12]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.249    46.819 r  v1d6[3]_i_192/O
                         net (fo=1, routed)           0.000    46.819    v1d6[3]_i_192_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.231 r  v1d6_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    47.231    v1d6_reg[3]_i_176_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.320 r  v1d2_reg[3]_i_364/CO[3]
                         net (fo=1, routed)           0.000    47.320    v1d2_reg[3]_i_364_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.409 r  v1d2_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    47.409    v1d2_reg[3]_i_324_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.498 r  v1d2_reg[3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    47.498    v1d2_reg[3]_i_279_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.587 r  v1d2_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    47.587    v1d2_reg[3]_i_226_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.676 r  v1d2_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    47.676    v1d2_reg[3]_i_164_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.765 r  v1d2_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    47.765    v1d2_reg[3]_i_159_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.854 r  v1d2_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    47.854    v1d2_reg[3]_i_128_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    47.974 r  v1d2_reg[3]_i_67/CO[1]
                         net (fo=51, routed)          0.703    48.677    v10[11]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.249    48.926 r  v1d6[3]_i_189/O
                         net (fo=1, routed)           0.000    48.926    v1d6[3]_i_189_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    49.328 r  v1d6_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.328    v1d6_reg[3]_i_171_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.420 r  v1d6_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    49.420    v1d6_reg[3]_i_156_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.512 r  v1d2_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.512    v1d2_reg[3]_i_314_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.604 r  v1d2_reg[3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    49.604    v1d2_reg[3]_i_274_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.696 r  v1d2_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    49.696    v1d2_reg[3]_i_221_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.788 r  v1d2_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    49.788    v1d2_reg[3]_i_154_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.880 r  v1d2_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    49.880    v1d2_reg[3]_i_91_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.972 r  v1d2_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    49.972    v1d2_reg[3]_i_88_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.091 r  v1d2_reg[3]_i_69/CO[1]
                         net (fo=57, routed)          0.473    50.564    v10[10]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.251    50.815 r  v1d6[2]_i_419/O
                         net (fo=1, routed)           0.000    50.815    v1d6[2]_i_419_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    51.227 r  v1d6_reg[2]_i_344/CO[3]
                         net (fo=1, routed)           0.000    51.227    v1d6_reg[2]_i_344_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.316 r  v1d6_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.316    v1d6_reg[3]_i_151_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.405 r  v1d6_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    51.405    v1d6_reg[3]_i_136_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.494 r  v1d2_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    51.494    v1d2_reg[3]_i_264_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.583 r  v1d2_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    51.583    v1d2_reg[3]_i_216_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.672 r  v1d2_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.672    v1d2_reg[3]_i_149_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.761 r  v1d2_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.761    v1d2_reg[3]_i_83_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.850 r  v1d2_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.850    v1d2_reg[3]_i_43_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.970 r  v1d2_reg[3]_i_42/CO[1]
                         net (fo=61, routed)          0.532    52.502    v10[9]
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    53.086 r  v1d6_reg[2]_i_339/CO[3]
                         net (fo=1, routed)           0.000    53.086    v1d6_reg[2]_i_339_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.175 r  v1d6_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000    53.175    v1d6_reg[2]_i_267_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.264 r  v1d6_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    53.264    v1d6_reg[3]_i_131_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.354 r  v1d6_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.354    v1d6_reg[3]_i_116_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.443 r  v1d2_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    53.443    v1d2_reg[3]_i_206_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.532 r  v1d2_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.001    53.532    v1d2_reg[3]_i_148_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.621 r  v1d2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    53.621    v1d2_reg[3]_i_82_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.710 r  v1d2_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.710    v1d2_reg[3]_i_41_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.830 r  v1d2_reg[3]_i_17/CO[1]
                         net (fo=55, routed)          0.638    54.468    v10[8]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.249    54.717 r  v1d6[2]_i_412/O
                         net (fo=1, routed)           0.000    54.717    v1d6[2]_i_412_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    55.119 r  v1d6_reg[2]_i_334/CO[3]
                         net (fo=1, routed)           0.000    55.119    v1d6_reg[2]_i_334_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.211 r  v1d6_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000    55.211    v1d6_reg[2]_i_262_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.303 r  v1d6_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.001    55.303    v1d6_reg[2]_i_200_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.395 r  v1d6_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.395    v1d6_reg[3]_i_111_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.487 r  v1d6_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    55.487    v1d6_reg[3]_i_96_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.579 r  v1d2_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    55.579    v1d2_reg[3]_i_138_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.671 r  v1d2_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.671    v1d2_reg[3]_i_110_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    55.763 r  v1d2_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.763    v1d2_reg[3]_i_60_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    55.882 r  v1d2_reg[3]_i_22/CO[1]
                         net (fo=61, routed)          0.592    56.474    v10[7]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.251    56.725 r  v1d6[2]_i_409/O
                         net (fo=1, routed)           0.000    56.725    v1d6[2]_i_409_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    57.127 r  v1d6_reg[2]_i_329/CO[3]
                         net (fo=1, routed)           0.000    57.127    v1d6_reg[2]_i_329_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.219 r  v1d6_reg[2]_i_257/CO[3]
                         net (fo=1, routed)           0.000    57.219    v1d6_reg[2]_i_257_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.311 r  v1d6_reg[2]_i_195/CO[3]
                         net (fo=1, routed)           0.000    57.311    v1d6_reg[2]_i_195_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.403 r  v1d6_reg[2]_i_143/CO[3]
                         net (fo=1, routed)           0.000    57.403    v1d6_reg[2]_i_143_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.495 r  v1d6_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    57.495    v1d6_reg[3]_i_91_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.587 r  v1d6_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.587    v1d6_reg[3]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.679 r  v1d2_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.679    v1d2_reg[3]_i_72_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.771 r  v1d2_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.771    v1d2_reg[3]_i_51_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.890 r  v1d2_reg[3]_i_24/CO[1]
                         net (fo=61, routed)          0.684    58.574    v10[6]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.251    58.825 r  v1d6[2]_i_406/O
                         net (fo=1, routed)           0.000    58.825    v1d6[2]_i_406_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.237 r  v1d6_reg[2]_i_324/CO[3]
                         net (fo=1, routed)           0.000    59.237    v1d6_reg[2]_i_324_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.326 r  v1d6_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.326    v1d6_reg[2]_i_252_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.415 r  v1d6_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    59.415    v1d6_reg[2]_i_190_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.504 r  v1d6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000    59.504    v1d6_reg[2]_i_138_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.593 r  v1d6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    59.593    v1d6_reg[2]_i_96_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.682 r  v1d6_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    59.682    v1d6_reg[3]_i_67_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.771 r  v1d6_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.771    v1d6_reg[3]_i_48_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.860 r  v1d2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.860    v1d2_reg[3]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.980 r  v1d2_reg[3]_i_19/CO[1]
                         net (fo=60, routed)          0.531    60.511    v10[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.249    60.760 r  v1d6[2]_i_403/O
                         net (fo=1, routed)           0.000    60.760    v1d6[2]_i_403_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    61.162 r  v1d6_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000    61.162    v1d6_reg[2]_i_319_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.254 r  v1d6_reg[2]_i_247/CO[3]
                         net (fo=1, routed)           0.000    61.254    v1d6_reg[2]_i_247_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.346 r  v1d6_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.346    v1d6_reg[2]_i_185_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.438 r  v1d6_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000    61.438    v1d6_reg[2]_i_133_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.530 r  v1d6_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    61.530    v1d6_reg[2]_i_91_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.622 r  v1d6_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.622    v1d6_reg[2]_i_59_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.714 r  v1d6_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.714    v1d6_reg[3]_i_43_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    61.806 r  v1d6_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.806    v1d6_reg[3]_i_22_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    61.925 r  v1d2_reg[3]_i_15/CO[1]
                         net (fo=55, routed)          0.589    62.514    v10[4]
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586    63.100 r  v1d6_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.100    v1d6_reg[2]_i_314_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.189 r  v1d6_reg[2]_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.189    v1d6_reg[2]_i_242_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.278 r  v1d6_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.278    v1d6_reg[2]_i_180_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.367 r  v1d6_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.367    v1d6_reg[2]_i_128_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.456 r  v1d6_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.456    v1d6_reg[2]_i_86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.545 r  v1d6_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.545    v1d6_reg[2]_i_54_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.634 r  v1d6_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.634    v1d6_reg[2]_i_24_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.723 r  v1d6_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.723    v1d6_reg[3]_i_21_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.843 f  v1d6_reg[3]_i_10/CO[1]
                         net (fo=59, routed)          0.599    64.441    v10[3]
    SLICE_X10Y60         LUT1 (Prop_lut1_I0_O)        0.249    64.690 r  v1d6[2]_i_396/O
                         net (fo=1, routed)           0.000    64.690    v1d6[2]_i_396_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    65.092 r  v1d6_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    65.092    v1d6_reg[2]_i_309_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.184 r  v1d6_reg[2]_i_237/CO[3]
                         net (fo=1, routed)           0.000    65.184    v1d6_reg[2]_i_237_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.276 r  v1d6_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    65.276    v1d6_reg[2]_i_175_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.368 r  v1d6_reg[2]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.368    v1d6_reg[2]_i_123_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.460 r  v1d6_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.460    v1d6_reg[2]_i_81_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.552 r  v1d6_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.552    v1d6_reg[2]_i_49_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.644 r  v1d6_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    65.644    v1d6_reg[2]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    65.736 r  v1d6_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.736    v1d6_reg[2]_i_6_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    65.855 f  v1d6_reg[3]_i_11/CO[1]
                         net (fo=55, routed)          0.564    66.419    v10[2]
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.251    66.670 r  v1d6[2]_i_393/O
                         net (fo=1, routed)           0.000    66.670    v1d6[2]_i_393_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    67.072 r  v1d6_reg[2]_i_308/CO[3]
                         net (fo=1, routed)           0.000    67.072    v1d6_reg[2]_i_308_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.164 r  v1d6_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    67.164    v1d6_reg[2]_i_236_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.256 r  v1d6_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    67.256    v1d6_reg[2]_i_174_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.348 r  v1d6_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    67.348    v1d6_reg[2]_i_122_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.440 r  v1d6_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    67.440    v1d6_reg[2]_i_80_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.532 r  v1d6_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.532    v1d6_reg[2]_i_48_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.624 r  v1d6_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    v1d6_reg[2]_i_18_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.716 r  v1d6_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.716    v1d6_reg[2]_i_5_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.835 f  v1d6_reg[2]_i_2/CO[1]
                         net (fo=55, routed)          0.619    68.454    v10[1]
    SLICE_X9Y63          LUT1 (Prop_lut1_I0_O)        0.251    68.705 r  v1d6[0]_i_82/O
                         net (fo=1, routed)           0.000    68.705    v1d6[0]_i_82_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.117 r  v1d6_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    69.117    v1d6_reg[0]_i_70_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.206 r  v1d6_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    69.206    v1d6_reg[0]_i_60_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.295 r  v1d6_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.295    v1d6_reg[0]_i_50_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.384 r  v1d6_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.384    v1d6_reg[0]_i_40_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.473 r  v1d6_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.473    v1d6_reg[0]_i_30_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.562 r  v1d6_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.562    v1d6_reg[0]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.651 r  v1d6_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.651    v1d6_reg[0]_i_10_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.740 r  v1d6_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.740    v1d6_reg[0]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.860 r  v1d6_reg[0]_i_2/CO[1]
                         net (fo=17, routed)          1.779    71.639    v10[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I1_O)        0.249    71.888 r  v1d1[2]_i_85/O
                         net (fo=1, routed)           0.000    71.888    v1d1[2]_i_85_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    72.189 r  v1d1_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.189    v1d1_reg[2]_i_69_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.278 r  v1d1_reg[2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    72.278    v1d1_reg[2]_i_49_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.367 r  v1d1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.367    v1d1_reg[2]_i_21_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    72.601 r  v1d1_reg[2]_i_4/O[3]
                         net (fo=11, routed)          0.780    73.380    v1d1_reg[2]_i_4_n_4
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.234    73.614 r  v1d1[2]_i_37/O
                         net (fo=1, routed)           0.000    73.614    v1d1[2]_i_37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    73.900 r  v1d1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.900    v1d1_reg[2]_i_6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    74.057 r  v1d1_reg[2]_i_2/O[0]
                         net (fo=3, routed)           0.303    74.360    v1d1_reg[2]_i_2_n_7
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.209    74.569 r  v1d1[2]_i_15/O
                         net (fo=1, routed)           0.336    74.906    v1d1[2]_i_15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    75.280 r  v1d1_reg[2]_i_3/CO[3]
                         net (fo=3, routed)           0.671    75.951    v1d1_reg[2]_i_3_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.097    76.048 r  v1d1[2]_i_1/O
                         net (fo=1, routed)           0.000    76.048    v1d1[2]_i_1_n_0
    SLICE_X14Y48         FDSE                                         r  v1d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.141    13.867    CLK_IBUF_BUFG
    SLICE_X14Y48         FDSE                                         r  v1d1_reg[2]/C
                         clock pessimism              0.213    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X14Y48         FDSE (Setup_fdse_C_D)        0.072    14.117    v1d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -76.048    
  -------------------------------------------------------------------
                         slack                                -61.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  LOAD_VALUE_SUBSAMPLE_reg[12]/Q
                         net (fo=1, routed)           0.086     1.669    GEN_CLK_SUBSAMPLE/Q[11]
    SLICE_X38Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.714 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2/O
                         net (fo=1, routed)           0.000     1.714    GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.784 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.784    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.827     1.954    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.134     1.589    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.251ns (68.210%)  route 0.117ns (31.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  LOAD_VALUE_SUBSAMPLE_reg[2]/Q
                         net (fo=1, routed)           0.117     1.700    GEN_CLK_SUBSAMPLE/Q[2]
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.745 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[2]_i_2/O
                         net (fo=1, routed)           0.000     1.745    GEN_CLK_SUBSAMPLE/counter_for_clk_div[2]_i_2_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.810 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.810    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.825     1.952    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134     1.608    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 BTNR_DEBOUNCER/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNR_DEBOUNCER/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.588     1.471    BTNR_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  BTNR_DEBOUNCER/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BTNR_DEBOUNCER/stable_reg/Q
                         net (fo=3, routed)           0.132     1.744    BTNR_DEBOUNCER/btnR_DB
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.789 r  BTNR_DEBOUNCER/stable_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    BTNR_DEBOUNCER/stable_i_1__0_n_0
    SLICE_X4Y16          FDRE                                         r  BTNR_DEBOUNCER/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.857     1.984    BTNR_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  BTNR_DEBOUNCER/stable_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.092     1.563    BTNR_DEBOUNCER/stable_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.291ns (77.187%)  route 0.086ns (22.813%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  LOAD_VALUE_SUBSAMPLE_reg[12]/Q
                         net (fo=1, routed)           0.086     1.669    GEN_CLK_SUBSAMPLE/Q[11]
    SLICE_X38Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.714 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2/O
                         net (fo=1, routed)           0.000     1.714    GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.819 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.819    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.827     1.954    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.134     1.589    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 TRIG_DEBOUNCER/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRIG_DEBOUNCER/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.672%)  route 0.147ns (41.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.442    TRIG_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  TRIG_DEBOUNCER/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  TRIG_DEBOUNCER/stable_reg/Q
                         net (fo=2, routed)           0.147     1.753    TRIG_DEBOUNCER/TRIGGER_DB
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  TRIG_DEBOUNCER/stable_i_1__3/O
                         net (fo=1, routed)           0.000     1.798    TRIG_DEBOUNCER/stable_i_1__3_n_0
    SLICE_X30Y14         FDRE                                         r  TRIG_DEBOUNCER/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.827     1.954    TRIG_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  TRIG_DEBOUNCER/stable_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.121     1.563    TRIG_DEBOUNCER/stable_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.287ns (71.043%)  route 0.117ns (28.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  LOAD_VALUE_SUBSAMPLE_reg[2]/Q
                         net (fo=1, routed)           0.117     1.700    GEN_CLK_SUBSAMPLE/Q[2]
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.745 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[2]_i_2/O
                         net (fo=1, routed)           0.000     1.745    GEN_CLK_SUBSAMPLE/counter_for_clk_div[2]_i_2_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.846 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.846    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.825     1.952    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134     1.608    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ADJUST_DEBOUNCER/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADJUST_DEBOUNCER/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.251ns (69.597%)  route 0.110ns (30.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.567     1.450    ADJUST_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X53Y0          FDRE                                         r  ADJUST_DEBOUNCER/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ADJUST_DEBOUNCER/counter_reg[1]/Q
                         net (fo=2, routed)           0.110     1.701    ADJUST_DEBOUNCER/counter_reg[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.811 r  ADJUST_DEBOUNCER/counter_reg[1]_i_2__5_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.811    ADJUST_DEBOUNCER/counter_reg[1]_i_1__5_n_0
    SLICE_X53Y0          FDRE                                         r  ADJUST_DEBOUNCER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.838     1.965    ADJUST_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X53Y0          FDRE                                         r  ADJUST_DEBOUNCER/counter_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    ADJUST_DEBOUNCER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ADJUST_DEBOUNCER/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADJUST_DEBOUNCER/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.875%)  route 0.109ns (30.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.567     1.450    ADJUST_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X53Y0          FDRE                                         r  ADJUST_DEBOUNCER/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ADJUST_DEBOUNCER/counter_reg[2]/Q
                         net (fo=2, routed)           0.109     1.700    ADJUST_DEBOUNCER/counter_reg[2]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  ADJUST_DEBOUNCER/counter_reg[1]_i_2__5_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.811    ADJUST_DEBOUNCER/counter_reg[2]_i_1__5_n_0
    SLICE_X53Y0          FDRE                                         r  ADJUST_DEBOUNCER/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.838     1.965    ADJUST_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X53Y0          FDRE                                         r  ADJUST_DEBOUNCER/counter_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    ADJUST_DEBOUNCER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CURSOR/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CURSOR/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.275ns (70.429%)  route 0.115ns (29.571%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.567     1.450    CURSOR/CLK_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  CURSOR/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  CURSOR/counter_reg[1]/Q
                         net (fo=2, routed)           0.115     1.730    CURSOR/counter_reg[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.841 r  CURSOR/counter_reg[1]_i_2__6_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.841    CURSOR/counter_reg[1]_i_1__6_n_0
    SLICE_X54Y0          FDRE                                         r  CURSOR/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.838     1.965    CURSOR/CLK_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  CURSOR/counter_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    CURSOR/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 TRIG_DEBOUNCER/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRIG_DEBOUNCER/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.442    TRIG_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  TRIG_DEBOUNCER/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  TRIG_DEBOUNCER/counter_reg[19]/Q
                         net (fo=2, routed)           0.113     1.696    TRIG_DEBOUNCER/counter_reg[19]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  TRIG_DEBOUNCER/counter_reg[17]_i_2__3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.804    TRIG_DEBOUNCER/counter_reg[19]_i_1__3_n_0
    SLICE_X29Y14         FDRE                                         r  TRIG_DEBOUNCER/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.828     1.955    TRIG_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  TRIG_DEBOUNCER/counter_reg[19]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    TRIG_DEBOUNCER/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y5       ADC_SAMPLE_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y0      ADJUST_DEBOUNCER/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y2      ADJUST_DEBOUNCER/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y2      ADJUST_DEBOUNCER/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y3      ADJUST_DEBOUNCER/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y3      ADJUST_DEBOUNCER/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y3      ADJUST_DEBOUNCER/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y3      ADJUST_DEBOUNCER/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y17      BTNL_DEBOUNCER/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y17      BTNL_DEBOUNCER/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y17      BTNL_DEBOUNCER/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y17      BTNL_DEBOUNCER/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y16      BTNL_DEBOUNCER/stable_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y16      BTNR_DEBOUNCER/stable_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y17      CURSOR1/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y17      CURSOR1/counter_reg[21]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y5       ADC_SAMPLE_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y0      ADJUST_DEBOUNCER/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y0      ADJUST_DEBOUNCER/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y2      ADJUST_DEBOUNCER/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y2      ADJUST_DEBOUNCER/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y2      ADJUST_DEBOUNCER/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y2      ADJUST_DEBOUNCER/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y3      ADJUST_DEBOUNCER/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -5.048ns,  Total Violation      -24.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.048ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.261ns  (logic 2.359ns (16.541%)  route 11.902ns (83.459%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.122 - 9.259 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.238     4.118    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.341     4.459 f  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=589, routed)         2.957     7.416    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X13Y0          LUT6 (Prop_lut6_I0_O)        0.097     7.513 r  VGA_CONTROLLER/VGA_BLUE[3]_i_986/O
                         net (fo=10, routed)          1.006     8.520    VGA_CONTROLLER/VGA_BLUE[3]_i_986_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.113     8.633 f  VGA_CONTROLLER/VGA_BLUE[3]_i_388/O
                         net (fo=28, routed)          0.999     9.631    VGA_CONTROLLER/VGA_BLUE[3]_i_388_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I0_O)        0.247     9.878 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1000/O
                         net (fo=11, routed)          0.572    10.450    VGA_CONTROLLER/VGA_BLUE[3]_i_1000_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.239    10.689 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2500/O
                         net (fo=3, routed)           0.724    11.413    VGA_CONTROLLER/VGA_BLUE[3]_i_2500_n_0
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.113    11.526 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2503/O
                         net (fo=2, routed)           0.301    11.827    VGA_CONTROLLER/VGA_BLUE[3]_i_2503_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.239    12.066 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1882/O
                         net (fo=4, routed)           0.495    12.561    VGA_CONTROLLER/VGA_BLUE[3]_i_1882_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.097    12.658 f  VGA_CONTROLLER/VGA_BLUE[3]_i_2508/O
                         net (fo=1, routed)           0.561    13.218    VGA_CONTROLLER/VGA_BLUE[3]_i_2508_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.315 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1889/O
                         net (fo=1, routed)           0.274    13.589    VGA_CONTROLLER/VGA_BLUE[3]_i_1889_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.686 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1023/O
                         net (fo=1, routed)           0.545    14.231    VGA_CONTROLLER/VGA_BLUE[3]_i_1023_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.097    14.328 f  VGA_CONTROLLER/VGA_BLUE[3]_i_403/O
                         net (fo=1, routed)           0.889    15.217    VGA_CONTROLLER/VGA_BLUE[3]_i_403_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.097    15.314 f  VGA_CONTROLLER/VGA_BLUE[3]_i_137/O
                         net (fo=1, routed)           0.315    15.630    VGA_CONTROLLER/VGA_BLUE[3]_i_137_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.097    15.727 f  VGA_CONTROLLER/VGA_BLUE[3]_i_47/O
                         net (fo=1, routed)           0.723    16.450    VGA_CONTROLLER/VGA_BLUE[3]_i_47_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.097    16.547 r  VGA_CONTROLLER/VGA_BLUE[3]_i_26/O
                         net (fo=1, routed)           0.445    16.992    VGA_CONTROLLER/VGA_BLUE[3]_i_26_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.089 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302    17.391    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.488 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.794    18.282    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.097    18.379 r  VGA_CONTROLLER/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    18.379    VGA_RED0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136    13.122    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_RED_reg[3]/C
                         clock pessimism              0.213    13.334    
                         clock uncertainty           -0.072    13.262    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.069    13.331    VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                         -18.379    
  -------------------------------------------------------------------
                         slack                                 -5.048    

Slack (VIOLATED) :        -4.938ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.152ns  (logic 2.359ns (16.670%)  route 11.793ns (83.331%))
  Logic Levels:           16  (LUT3=2 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.122 - 9.259 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.238     4.118    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.341     4.459 f  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=589, routed)         2.957     7.416    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X13Y0          LUT6 (Prop_lut6_I0_O)        0.097     7.513 r  VGA_CONTROLLER/VGA_BLUE[3]_i_986/O
                         net (fo=10, routed)          1.006     8.520    VGA_CONTROLLER/VGA_BLUE[3]_i_986_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.113     8.633 f  VGA_CONTROLLER/VGA_BLUE[3]_i_388/O
                         net (fo=28, routed)          0.999     9.631    VGA_CONTROLLER/VGA_BLUE[3]_i_388_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I0_O)        0.247     9.878 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1000/O
                         net (fo=11, routed)          0.572    10.450    VGA_CONTROLLER/VGA_BLUE[3]_i_1000_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.239    10.689 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2500/O
                         net (fo=3, routed)           0.724    11.413    VGA_CONTROLLER/VGA_BLUE[3]_i_2500_n_0
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.113    11.526 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2503/O
                         net (fo=2, routed)           0.301    11.827    VGA_CONTROLLER/VGA_BLUE[3]_i_2503_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.239    12.066 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1882/O
                         net (fo=4, routed)           0.495    12.561    VGA_CONTROLLER/VGA_BLUE[3]_i_1882_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.097    12.658 f  VGA_CONTROLLER/VGA_BLUE[3]_i_2508/O
                         net (fo=1, routed)           0.561    13.218    VGA_CONTROLLER/VGA_BLUE[3]_i_2508_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.315 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1889/O
                         net (fo=1, routed)           0.274    13.589    VGA_CONTROLLER/VGA_BLUE[3]_i_1889_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.686 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1023/O
                         net (fo=1, routed)           0.545    14.231    VGA_CONTROLLER/VGA_BLUE[3]_i_1023_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.097    14.328 f  VGA_CONTROLLER/VGA_BLUE[3]_i_403/O
                         net (fo=1, routed)           0.889    15.217    VGA_CONTROLLER/VGA_BLUE[3]_i_403_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.097    15.314 f  VGA_CONTROLLER/VGA_BLUE[3]_i_137/O
                         net (fo=1, routed)           0.315    15.630    VGA_CONTROLLER/VGA_BLUE[3]_i_137_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.097    15.727 f  VGA_CONTROLLER/VGA_BLUE[3]_i_47/O
                         net (fo=1, routed)           0.723    16.450    VGA_CONTROLLER/VGA_BLUE[3]_i_47_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.097    16.547 r  VGA_CONTROLLER/VGA_BLUE[3]_i_26/O
                         net (fo=1, routed)           0.445    16.992    VGA_CONTROLLER/VGA_BLUE[3]_i_26_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.089 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302    17.391    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.488 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.685    18.173    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.097    18.270 r  VGA_CONTROLLER/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    18.270    VGA_BLUE0[1]
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136    13.122    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[1]/C
                         clock pessimism              0.213    13.334    
                         clock uncertainty           -0.072    13.262    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.070    13.332    VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                 -4.938    

Slack (VIOLATED) :        -4.929ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.171ns  (logic 2.378ns (16.781%)  route 11.793ns (83.219%))
  Logic Levels:           16  (LUT3=3 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.122 - 9.259 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.238     4.118    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.341     4.459 f  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=589, routed)         2.957     7.416    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X13Y0          LUT6 (Prop_lut6_I0_O)        0.097     7.513 r  VGA_CONTROLLER/VGA_BLUE[3]_i_986/O
                         net (fo=10, routed)          1.006     8.520    VGA_CONTROLLER/VGA_BLUE[3]_i_986_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.113     8.633 f  VGA_CONTROLLER/VGA_BLUE[3]_i_388/O
                         net (fo=28, routed)          0.999     9.631    VGA_CONTROLLER/VGA_BLUE[3]_i_388_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I0_O)        0.247     9.878 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1000/O
                         net (fo=11, routed)          0.572    10.450    VGA_CONTROLLER/VGA_BLUE[3]_i_1000_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.239    10.689 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2500/O
                         net (fo=3, routed)           0.724    11.413    VGA_CONTROLLER/VGA_BLUE[3]_i_2500_n_0
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.113    11.526 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2503/O
                         net (fo=2, routed)           0.301    11.827    VGA_CONTROLLER/VGA_BLUE[3]_i_2503_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.239    12.066 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1882/O
                         net (fo=4, routed)           0.495    12.561    VGA_CONTROLLER/VGA_BLUE[3]_i_1882_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.097    12.658 f  VGA_CONTROLLER/VGA_BLUE[3]_i_2508/O
                         net (fo=1, routed)           0.561    13.218    VGA_CONTROLLER/VGA_BLUE[3]_i_2508_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.315 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1889/O
                         net (fo=1, routed)           0.274    13.589    VGA_CONTROLLER/VGA_BLUE[3]_i_1889_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.686 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1023/O
                         net (fo=1, routed)           0.545    14.231    VGA_CONTROLLER/VGA_BLUE[3]_i_1023_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.097    14.328 f  VGA_CONTROLLER/VGA_BLUE[3]_i_403/O
                         net (fo=1, routed)           0.889    15.217    VGA_CONTROLLER/VGA_BLUE[3]_i_403_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.097    15.314 f  VGA_CONTROLLER/VGA_BLUE[3]_i_137/O
                         net (fo=1, routed)           0.315    15.630    VGA_CONTROLLER/VGA_BLUE[3]_i_137_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.097    15.727 f  VGA_CONTROLLER/VGA_BLUE[3]_i_47/O
                         net (fo=1, routed)           0.723    16.450    VGA_CONTROLLER/VGA_BLUE[3]_i_47_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.097    16.547 r  VGA_CONTROLLER/VGA_BLUE[3]_i_26/O
                         net (fo=1, routed)           0.445    16.992    VGA_CONTROLLER/VGA_BLUE[3]_i_26_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.089 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302    17.391    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.488 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.685    18.173    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I2_O)        0.116    18.289 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    18.289    VGA_BLUE0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136    13.122    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[3]/C
                         clock pessimism              0.213    13.334    
                         clock uncertainty           -0.072    13.262    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.098    13.360    VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -4.929    

Slack (VIOLATED) :        -4.924ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.138ns  (logic 2.359ns (16.686%)  route 11.779ns (83.314%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.122 - 9.259 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.238     4.118    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.341     4.459 f  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=589, routed)         2.957     7.416    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X13Y0          LUT6 (Prop_lut6_I0_O)        0.097     7.513 r  VGA_CONTROLLER/VGA_BLUE[3]_i_986/O
                         net (fo=10, routed)          1.006     8.520    VGA_CONTROLLER/VGA_BLUE[3]_i_986_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.113     8.633 f  VGA_CONTROLLER/VGA_BLUE[3]_i_388/O
                         net (fo=28, routed)          0.999     9.631    VGA_CONTROLLER/VGA_BLUE[3]_i_388_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I0_O)        0.247     9.878 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1000/O
                         net (fo=11, routed)          0.572    10.450    VGA_CONTROLLER/VGA_BLUE[3]_i_1000_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.239    10.689 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2500/O
                         net (fo=3, routed)           0.724    11.413    VGA_CONTROLLER/VGA_BLUE[3]_i_2500_n_0
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.113    11.526 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2503/O
                         net (fo=2, routed)           0.301    11.827    VGA_CONTROLLER/VGA_BLUE[3]_i_2503_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.239    12.066 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1882/O
                         net (fo=4, routed)           0.495    12.561    VGA_CONTROLLER/VGA_BLUE[3]_i_1882_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.097    12.658 f  VGA_CONTROLLER/VGA_BLUE[3]_i_2508/O
                         net (fo=1, routed)           0.561    13.218    VGA_CONTROLLER/VGA_BLUE[3]_i_2508_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.315 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1889/O
                         net (fo=1, routed)           0.274    13.589    VGA_CONTROLLER/VGA_BLUE[3]_i_1889_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.686 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1023/O
                         net (fo=1, routed)           0.545    14.231    VGA_CONTROLLER/VGA_BLUE[3]_i_1023_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.097    14.328 f  VGA_CONTROLLER/VGA_BLUE[3]_i_403/O
                         net (fo=1, routed)           0.889    15.217    VGA_CONTROLLER/VGA_BLUE[3]_i_403_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.097    15.314 f  VGA_CONTROLLER/VGA_BLUE[3]_i_137/O
                         net (fo=1, routed)           0.315    15.630    VGA_CONTROLLER/VGA_BLUE[3]_i_137_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.097    15.727 f  VGA_CONTROLLER/VGA_BLUE[3]_i_47/O
                         net (fo=1, routed)           0.723    16.450    VGA_CONTROLLER/VGA_BLUE[3]_i_47_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.097    16.547 r  VGA_CONTROLLER/VGA_BLUE[3]_i_26/O
                         net (fo=1, routed)           0.445    16.992    VGA_CONTROLLER/VGA_BLUE[3]_i_26_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.089 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302    17.391    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.488 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.671    18.159    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.097    18.256 r  VGA_CONTROLLER/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    18.256    VGA_GREEN0[0]
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136    13.122    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[0]/C
                         clock pessimism              0.213    13.334    
                         clock uncertainty           -0.072    13.262    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.070    13.332    VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                 -4.924    

Slack (VIOLATED) :        -4.832ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.048ns  (logic 2.359ns (16.792%)  route 11.689ns (83.208%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.122 - 9.259 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.238     4.118    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.341     4.459 f  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=589, routed)         2.957     7.416    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X13Y0          LUT6 (Prop_lut6_I0_O)        0.097     7.513 r  VGA_CONTROLLER/VGA_BLUE[3]_i_986/O
                         net (fo=10, routed)          1.006     8.520    VGA_CONTROLLER/VGA_BLUE[3]_i_986_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.113     8.633 f  VGA_CONTROLLER/VGA_BLUE[3]_i_388/O
                         net (fo=28, routed)          0.999     9.631    VGA_CONTROLLER/VGA_BLUE[3]_i_388_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I0_O)        0.247     9.878 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1000/O
                         net (fo=11, routed)          0.572    10.450    VGA_CONTROLLER/VGA_BLUE[3]_i_1000_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.239    10.689 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2500/O
                         net (fo=3, routed)           0.724    11.413    VGA_CONTROLLER/VGA_BLUE[3]_i_2500_n_0
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.113    11.526 r  VGA_CONTROLLER/VGA_BLUE[3]_i_2503/O
                         net (fo=2, routed)           0.301    11.827    VGA_CONTROLLER/VGA_BLUE[3]_i_2503_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.239    12.066 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1882/O
                         net (fo=4, routed)           0.495    12.561    VGA_CONTROLLER/VGA_BLUE[3]_i_1882_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.097    12.658 f  VGA_CONTROLLER/VGA_BLUE[3]_i_2508/O
                         net (fo=1, routed)           0.561    13.218    VGA_CONTROLLER/VGA_BLUE[3]_i_2508_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.315 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1889/O
                         net (fo=1, routed)           0.274    13.589    VGA_CONTROLLER/VGA_BLUE[3]_i_1889_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.097    13.686 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1023/O
                         net (fo=1, routed)           0.545    14.231    VGA_CONTROLLER/VGA_BLUE[3]_i_1023_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.097    14.328 f  VGA_CONTROLLER/VGA_BLUE[3]_i_403/O
                         net (fo=1, routed)           0.889    15.217    VGA_CONTROLLER/VGA_BLUE[3]_i_403_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.097    15.314 f  VGA_CONTROLLER/VGA_BLUE[3]_i_137/O
                         net (fo=1, routed)           0.315    15.630    VGA_CONTROLLER/VGA_BLUE[3]_i_137_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.097    15.727 f  VGA_CONTROLLER/VGA_BLUE[3]_i_47/O
                         net (fo=1, routed)           0.723    16.450    VGA_CONTROLLER/VGA_BLUE[3]_i_47_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.097    16.547 r  VGA_CONTROLLER/VGA_BLUE[3]_i_26/O
                         net (fo=1, routed)           0.445    16.992    VGA_CONTROLLER/VGA_BLUE[3]_i_26_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.089 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302    17.391    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097    17.488 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.581    18.069    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.097    18.166 r  VGA_CONTROLLER/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    18.166    VGA_GREEN0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136    13.122    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism              0.213    13.334    
                         clock uncertainty           -0.072    13.262    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.072    13.334    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                 -4.832    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 1.031ns (12.382%)  route 7.296ns (87.618%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.124 - 9.259 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.232     4.111    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y35         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.341     4.452 f  VGA_CONTROLLER/h_cntr_reg_reg[9]/Q
                         net (fo=579, routed)         6.725    11.177    VGA_CONTROLLER/p_0_in[9]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.097    11.274 r  VGA_CONTROLLER/h_sync_reg_i_11/O
                         net (fo=1, routed)           0.000    11.274    VGA_CONTROLLER/h_sync_reg_i_11_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.616 r  VGA_CONTROLLER/h_sync_reg_reg_i_3/CO[1]
                         net (fo=1, routed)           0.571    12.187    VGA_CONTROLLER/ltOp0_in
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.251    12.438 r  VGA_CONTROLLER/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    12.438    VGA_CONTROLLER/h_sync_reg0
    SLICE_X14Y37         FDRE                                         r  VGA_CONTROLLER/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.138    13.124    VGA_CONTROLLER/CLK_VGA
    SLICE_X14Y37         FDRE                                         r  VGA_CONTROLLER/h_sync_reg_reg/C
                         clock pessimism              0.213    13.336    
                         clock uncertainty           -0.072    13.264    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.069    13.333    VGA_CONTROLLER/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.092ns (14.422%)  route 6.480ns (85.578%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 13.116 - 9.259 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.238     4.118    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.341     4.459 f  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=589, routed)         5.893    10.352    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.097    10.449 r  VGA_CONTROLLER/v_sync_reg_i_16/O
                         net (fo=1, routed)           0.000    10.449    VGA_CONTROLLER/v_sync_reg_i_16_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.733 r  VGA_CONTROLLER/v_sync_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.733    VGA_CONTROLLER/v_sync_reg_reg_i_4_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.852 r  VGA_CONTROLLER/v_sync_reg_reg_i_2/CO[1]
                         net (fo=1, routed)           0.587    11.439    VGA_CONTROLLER/geqOp
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.251    11.690 r  VGA_CONTROLLER/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    11.690    VGA_CONTROLLER/v_sync_reg0
    SLICE_X31Y32         FDRE                                         r  VGA_CONTROLLER/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.130    13.116    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y32         FDRE                                         r  VGA_CONTROLLER/v_sync_reg_reg/C
                         clock pessimism              0.213    13.328    
                         clock uncertainty           -0.072    13.256    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.032    13.288    VGA_CONTROLLER/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.786ns (10.901%)  route 6.425ns (89.099%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.124 - 9.259 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.232     4.111    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y35         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.341     4.452 f  VGA_CONTROLLER/h_cntr_reg_reg[8]/Q
                         net (fo=579, routed)         2.909     7.361    VGA_CONTROLLER/p_0_in[8]
    SLICE_X29Y9          LUT2 (Prop_lut2_I1_O)        0.101     7.462 r  VGA_CONTROLLER/h_cntr_reg[0]_i_5/O
                         net (fo=2, routed)           0.717     8.180    VGA_CONTROLLER/h_cntr_reg[0]_i_5_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.247     8.427 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=38, routed)          1.406     9.833    VGA_CONTROLLER/eqOp2_in
    SLICE_X30Y31         LUT3 (Prop_lut3_I0_O)        0.097     9.930 r  VGA_CONTROLLER/v_cntr_reg[0]_i_1/O
                         net (fo=17, routed)          1.392    11.322    VGA_CONTROLLER/v_cntr_reg0
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.138    13.124    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                         clock pessimism              0.213    13.336    
                         clock uncertainty           -0.072    13.264    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.314    12.950    VGA_CONTROLLER/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.786ns (10.901%)  route 6.425ns (89.099%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.124 - 9.259 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.232     4.111    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y35         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.341     4.452 f  VGA_CONTROLLER/h_cntr_reg_reg[8]/Q
                         net (fo=579, routed)         2.909     7.361    VGA_CONTROLLER/p_0_in[8]
    SLICE_X29Y9          LUT2 (Prop_lut2_I1_O)        0.101     7.462 r  VGA_CONTROLLER/h_cntr_reg[0]_i_5/O
                         net (fo=2, routed)           0.717     8.180    VGA_CONTROLLER/h_cntr_reg[0]_i_5_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.247     8.427 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=38, routed)          1.406     9.833    VGA_CONTROLLER/eqOp2_in
    SLICE_X30Y31         LUT3 (Prop_lut3_I0_O)        0.097     9.930 r  VGA_CONTROLLER/v_cntr_reg[0]_i_1/O
                         net (fo=17, routed)          1.392    11.322    VGA_CONTROLLER/v_cntr_reg0
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.138    13.124    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                         clock pessimism              0.213    13.336    
                         clock uncertainty           -0.072    13.264    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.314    12.950    VGA_CONTROLLER/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.786ns (10.901%)  route 6.425ns (89.099%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.124 - 9.259 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.232     4.111    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y35         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.341     4.452 f  VGA_CONTROLLER/h_cntr_reg_reg[8]/Q
                         net (fo=579, routed)         2.909     7.361    VGA_CONTROLLER/p_0_in[8]
    SLICE_X29Y9          LUT2 (Prop_lut2_I1_O)        0.101     7.462 r  VGA_CONTROLLER/h_cntr_reg[0]_i_5/O
                         net (fo=2, routed)           0.717     8.180    VGA_CONTROLLER/h_cntr_reg[0]_i_5_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.247     8.427 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=38, routed)          1.406     9.833    VGA_CONTROLLER/eqOp2_in
    SLICE_X30Y31         LUT3 (Prop_lut3_I0_O)        0.097     9.930 r  VGA_CONTROLLER/v_cntr_reg[0]_i_1/O
                         net (fo=17, routed)          1.392    11.322    VGA_CONTROLLER/v_cntr_reg0
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.138    13.124    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/C
                         clock pessimism              0.213    13.336    
                         clock uncertainty           -0.072    13.264    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.314    12.950    VGA_CONTROLLER/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  1.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.797%)  route 0.205ns (59.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.557     1.440    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y32         FDRE                                         r  VGA_CONTROLLER/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_CONTROLLER/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.205     1.786    VGA_vertSync
    SLICE_X28Y31         FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.824     1.951    CLK_VGA
    SLICE_X28Y31         FDRE                                         r  VGA_VS_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.059     1.532    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.249ns (66.603%)  route 0.125ns (33.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y35         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  VGA_CONTROLLER/h_cntr_reg_reg[11]/Q
                         net (fo=618, routed)         0.125     1.708    VGA_CONTROLLER/h_cntr_reg_reg_n_0_[11]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  VGA_CONTROLLER/h_cntr_reg_reg[9]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.816    VGA_CONTROLLER/h_cntr_reg_reg[11]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.827     1.954    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y35         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    VGA_CONTROLLER/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.093%)  route 0.141ns (35.907%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.558     1.441    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y33         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  VGA_CONTROLLER/h_cntr_reg_reg[2]/Q
                         net (fo=859, routed)         0.141     1.723    VGA_CONTROLLER/p_0_in[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  VGA_CONTROLLER/h_cntr_reg_reg[1]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.834    VGA_CONTROLLER/h_cntr_reg_reg[2]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.825     1.952    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y33         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    VGA_CONTROLLER/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.873%)  route 0.143ns (36.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y35         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  VGA_CONTROLLER/v_cntr_reg_reg[2]/Q
                         net (fo=582, routed)         0.143     1.729    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[2]
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  VGA_CONTROLLER/v_cntr_reg_reg[1]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.840    VGA_CONTROLLER/v_cntr_reg_reg[2]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y35         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    VGA_CONTROLLER/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.756%)  route 0.143ns (36.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  VGA_CONTROLLER/v_cntr_reg_reg[6]/Q
                         net (fo=589, routed)         0.143     1.729    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[6]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  VGA_CONTROLLER/v_cntr_reg_reg[5]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.840    VGA_CONTROLLER/v_cntr_reg_reg[6]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    VGA_CONTROLLER/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.256ns (64.388%)  route 0.142ns (35.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  VGA_CONTROLLER/v_cntr_reg_reg[4]/Q
                         net (fo=607, routed)         0.142     1.728    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[4]
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  VGA_CONTROLLER/v_cntr_reg_reg[5]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.843    VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y36         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    VGA_CONTROLLER/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.104%)  route 0.152ns (37.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y35         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  VGA_CONTROLLER/v_cntr_reg_reg[3]/Q
                         net (fo=713, routed)         0.152     1.738    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[3]
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  VGA_CONTROLLER/v_cntr_reg_reg[1]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.846    VGA_CONTROLLER/v_cntr_reg_reg[3]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y35         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    VGA_CONTROLLER/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.249ns (61.985%)  route 0.153ns (38.015%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.563     1.446    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  VGA_CONTROLLER/v_cntr_reg_reg[11]/Q
                         net (fo=543, routed)         0.153     1.740    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[11]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  VGA_CONTROLLER/v_cntr_reg_reg[9]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.848    VGA_CONTROLLER/v_cntr_reg_reg[11]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.832     1.959    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    VGA_CONTROLLER/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.256ns (63.611%)  route 0.146ns (36.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.563     1.446    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  VGA_CONTROLLER/v_cntr_reg_reg[8]/Q
                         net (fo=541, routed)         0.146     1.734    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[8]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  VGA_CONTROLLER/v_cntr_reg_reg[9]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.849    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.832     1.959    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    VGA_CONTROLLER/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.792%)  route 0.156ns (38.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.563     1.446    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  VGA_CONTROLLER/v_cntr_reg_reg[10]/Q
                         net (fo=542, routed)         0.156     1.743    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[10]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  VGA_CONTROLLER/v_cntr_reg_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.854    VGA_CONTROLLER/v_cntr_reg_reg[10]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.832     1.959    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    VGA_CONTROLLER/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         9.259       7.667      BUFGCTRL_X0Y3    PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y15     VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y15     VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y33     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y30     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y37     VGA_CONTROLLER/h_sync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y35     VGA_CONTROLLER/v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y37     VGA_CONTROLLER/v_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y37     VGA_CONTROLLER/v_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y35     VGA_CONTROLLER/v_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y35     VGA_CONTROLLER/v_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y35     VGA_CONTROLLER/v_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y36     VGA_CONTROLLER/v_cntr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y36     VGA_CONTROLLER/v_cntr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y36     VGA_CONTROLLER/v_cntr_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y15     VGA_BLUE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y15     VGA_BLUE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y15     VGA_GREEN_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y15     VGA_GREEN_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y15     VGA_RED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y15     VGA_BLUE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y15     VGA_BLUE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y33     VGA_CONTROLLER/h_cntr_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    PIXEL_CLOCK_GENERATOR/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -7.302ns,  Total Violation      -35.941ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.302ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.468ns  (logic 1.649ns (22.080%)  route 5.819ns (77.920%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 124.233 - 120.370 ) 
    Source Clock Delay      (SCD):    4.119ns = ( 124.119 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239   124.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.341   124.460 r  VOLT_FACTOR_reg[0]/Q
                         net (fo=97, routed)          1.417   125.877    volt2d[1]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.110   125.987 f  VGA_BLUE[3]_i_505/O
                         net (fo=6, routed)           0.579   126.565    volt2d[3]
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.245   126.810 f  VGA_BLUE[3]_i_2052/O
                         net (fo=1, routed)           0.416   127.226    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_4
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.097   127.323 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1196/O
                         net (fo=1, routed)           0.422   127.745    VGA_CONTROLLER/VGA_BLUE[3]_i_1196_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.097   127.842 f  VGA_CONTROLLER/VGA_BLUE[3]_i_508/O
                         net (fo=1, routed)           0.000   127.842    VGA_CONTROLLER/VGA_BLUE[3]_i_508_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.156   127.998 f  VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182/O
                         net (fo=1, routed)           0.391   128.389    VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I3_O)        0.215   128.604 r  VGA_CONTROLLER/VGA_BLUE[3]_i_60/O
                         net (fo=1, routed)           0.697   129.301    disp1td/VOLT_FACTOR_reg[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I1_O)        0.097   129.398 r  disp1td/VGA_BLUE[3]_i_30/O
                         net (fo=1, routed)           0.802   130.200    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_5
    SLICE_X29Y16         LUT6 (Prop_lut6_I4_O)        0.097   130.297 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302   130.599    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097   130.696 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.794   131.490    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.097   131.587 r  VGA_CONTROLLER/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000   131.587    VGA_RED0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136   124.233    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_RED_reg[3]/C
                         clock pessimism              0.153   124.386    
                         clock uncertainty           -0.170   124.216    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.069   124.285    VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                        124.285    
                         arrival time                        -131.587    
  -------------------------------------------------------------------
                         slack                                 -7.302    

Slack (VIOLATED) :        -7.192ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.359ns  (logic 1.649ns (22.409%)  route 5.710ns (77.591%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 124.233 - 120.370 ) 
    Source Clock Delay      (SCD):    4.119ns = ( 124.119 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239   124.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.341   124.460 r  VOLT_FACTOR_reg[0]/Q
                         net (fo=97, routed)          1.417   125.877    volt2d[1]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.110   125.987 f  VGA_BLUE[3]_i_505/O
                         net (fo=6, routed)           0.579   126.565    volt2d[3]
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.245   126.810 f  VGA_BLUE[3]_i_2052/O
                         net (fo=1, routed)           0.416   127.226    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_4
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.097   127.323 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1196/O
                         net (fo=1, routed)           0.422   127.745    VGA_CONTROLLER/VGA_BLUE[3]_i_1196_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.097   127.842 f  VGA_CONTROLLER/VGA_BLUE[3]_i_508/O
                         net (fo=1, routed)           0.000   127.842    VGA_CONTROLLER/VGA_BLUE[3]_i_508_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.156   127.998 f  VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182/O
                         net (fo=1, routed)           0.391   128.389    VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I3_O)        0.215   128.604 r  VGA_CONTROLLER/VGA_BLUE[3]_i_60/O
                         net (fo=1, routed)           0.697   129.301    disp1td/VOLT_FACTOR_reg[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I1_O)        0.097   129.398 r  disp1td/VGA_BLUE[3]_i_30/O
                         net (fo=1, routed)           0.802   130.200    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_5
    SLICE_X29Y16         LUT6 (Prop_lut6_I4_O)        0.097   130.297 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302   130.599    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097   130.696 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.685   131.381    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.097   131.478 r  VGA_CONTROLLER/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   131.478    VGA_BLUE0[1]
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136   124.233    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[1]/C
                         clock pessimism              0.153   124.386    
                         clock uncertainty           -0.170   124.216    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.070   124.286    VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        124.286    
                         arrival time                        -131.478    
  -------------------------------------------------------------------
                         slack                                 -7.192    

Slack (VIOLATED) :        -7.183ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.378ns  (logic 1.668ns (22.609%)  route 5.710ns (77.391%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 124.233 - 120.370 ) 
    Source Clock Delay      (SCD):    4.119ns = ( 124.119 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239   124.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.341   124.460 r  VOLT_FACTOR_reg[0]/Q
                         net (fo=97, routed)          1.417   125.877    volt2d[1]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.110   125.987 f  VGA_BLUE[3]_i_505/O
                         net (fo=6, routed)           0.579   126.565    volt2d[3]
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.245   126.810 f  VGA_BLUE[3]_i_2052/O
                         net (fo=1, routed)           0.416   127.226    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_4
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.097   127.323 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1196/O
                         net (fo=1, routed)           0.422   127.745    VGA_CONTROLLER/VGA_BLUE[3]_i_1196_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.097   127.842 f  VGA_CONTROLLER/VGA_BLUE[3]_i_508/O
                         net (fo=1, routed)           0.000   127.842    VGA_CONTROLLER/VGA_BLUE[3]_i_508_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.156   127.998 f  VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182/O
                         net (fo=1, routed)           0.391   128.389    VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I3_O)        0.215   128.604 r  VGA_CONTROLLER/VGA_BLUE[3]_i_60/O
                         net (fo=1, routed)           0.697   129.301    disp1td/VOLT_FACTOR_reg[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I1_O)        0.097   129.398 r  disp1td/VGA_BLUE[3]_i_30/O
                         net (fo=1, routed)           0.802   130.200    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_5
    SLICE_X29Y16         LUT6 (Prop_lut6_I4_O)        0.097   130.297 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302   130.599    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097   130.696 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.685   131.381    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I2_O)        0.116   131.497 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   131.497    VGA_BLUE0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136   124.233    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[3]/C
                         clock pessimism              0.153   124.386    
                         clock uncertainty           -0.170   124.216    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.098   124.314    VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        124.314    
                         arrival time                        -131.497    
  -------------------------------------------------------------------
                         slack                                 -7.183    

Slack (VIOLATED) :        -7.178ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.345ns  (logic 1.649ns (22.452%)  route 5.696ns (77.548%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 124.233 - 120.370 ) 
    Source Clock Delay      (SCD):    4.119ns = ( 124.119 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239   124.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.341   124.460 r  VOLT_FACTOR_reg[0]/Q
                         net (fo=97, routed)          1.417   125.877    volt2d[1]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.110   125.987 f  VGA_BLUE[3]_i_505/O
                         net (fo=6, routed)           0.579   126.565    volt2d[3]
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.245   126.810 f  VGA_BLUE[3]_i_2052/O
                         net (fo=1, routed)           0.416   127.226    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_4
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.097   127.323 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1196/O
                         net (fo=1, routed)           0.422   127.745    VGA_CONTROLLER/VGA_BLUE[3]_i_1196_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.097   127.842 f  VGA_CONTROLLER/VGA_BLUE[3]_i_508/O
                         net (fo=1, routed)           0.000   127.842    VGA_CONTROLLER/VGA_BLUE[3]_i_508_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.156   127.998 f  VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182/O
                         net (fo=1, routed)           0.391   128.389    VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I3_O)        0.215   128.604 r  VGA_CONTROLLER/VGA_BLUE[3]_i_60/O
                         net (fo=1, routed)           0.697   129.301    disp1td/VOLT_FACTOR_reg[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I1_O)        0.097   129.398 r  disp1td/VGA_BLUE[3]_i_30/O
                         net (fo=1, routed)           0.802   130.200    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_5
    SLICE_X29Y16         LUT6 (Prop_lut6_I4_O)        0.097   130.297 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302   130.599    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097   130.696 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.671   131.367    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.097   131.464 r  VGA_CONTROLLER/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   131.464    VGA_GREEN0[0]
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136   124.233    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[0]/C
                         clock pessimism              0.153   124.386    
                         clock uncertainty           -0.170   124.216    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.070   124.286    VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        124.286    
                         arrival time                        -131.464    
  -------------------------------------------------------------------
                         slack                                 -7.178    

Slack (VIOLATED) :        -7.086ns  (required time - arrival time)
  Source:                 VOLT_FACTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.255ns  (logic 1.649ns (22.728%)  route 5.606ns (77.272%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 124.233 - 120.370 ) 
    Source Clock Delay      (SCD):    4.119ns = ( 124.119 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.239   124.119    CLK_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  VOLT_FACTOR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.341   124.460 r  VOLT_FACTOR_reg[0]/Q
                         net (fo=97, routed)          1.417   125.877    volt2d[1]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.110   125.987 f  VGA_BLUE[3]_i_505/O
                         net (fo=6, routed)           0.579   126.565    volt2d[3]
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.245   126.810 f  VGA_BLUE[3]_i_2052/O
                         net (fo=1, routed)           0.416   127.226    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_4
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.097   127.323 f  VGA_CONTROLLER/VGA_BLUE[3]_i_1196/O
                         net (fo=1, routed)           0.422   127.745    VGA_CONTROLLER/VGA_BLUE[3]_i_1196_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.097   127.842 f  VGA_CONTROLLER/VGA_BLUE[3]_i_508/O
                         net (fo=1, routed)           0.000   127.842    VGA_CONTROLLER/VGA_BLUE[3]_i_508_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.156   127.998 f  VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182/O
                         net (fo=1, routed)           0.391   128.389    VGA_CONTROLLER/VGA_BLUE_reg[3]_i_182_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I3_O)        0.215   128.604 r  VGA_CONTROLLER/VGA_BLUE[3]_i_60/O
                         net (fo=1, routed)           0.697   129.301    disp1td/VOLT_FACTOR_reg[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I1_O)        0.097   129.398 r  disp1td/VGA_BLUE[3]_i_30/O
                         net (fo=1, routed)           0.802   130.200    VGA_CONTROLLER/VOLT_FACTOR_reg[1]_5
    SLICE_X29Y16         LUT6 (Prop_lut6_I4_O)        0.097   130.297 r  VGA_CONTROLLER/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.302   130.599    VGA_CONTROLLER/VGA_BLUE[3]_i_14_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.097   130.696 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.581   131.277    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.097   131.374 r  VGA_CONTROLLER/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   131.374    VGA_GREEN0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          1.136   124.233    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism              0.153   124.386    
                         clock uncertainty           -0.170   124.216    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)        0.072   124.288    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        124.288    
                         arrival time                        -131.374    
  -------------------------------------------------------------------
                         slack                                 -7.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 CURSOR2/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.899%)  route 0.661ns (74.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.445    CURSOR2/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  CURSOR2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CURSOR2/stable_reg/Q
                         net (fo=3, routed)           0.214     1.800    VGA_CONTROLLER/CURSOR_2_DB
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  VGA_CONTROLLER/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.447     2.292    VGA_CONTROLLER/VGA_GREEN[3]_i_3_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.337 r  VGA_CONTROLLER/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.337    VGA_GREEN0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.830     1.957    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.170     1.883    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.121     2.004    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 CURSOR2/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.828%)  route 0.663ns (74.172%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.445    CURSOR2/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  CURSOR2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CURSOR2/stable_reg/Q
                         net (fo=3, routed)           0.214     1.800    VGA_CONTROLLER/CURSOR_2_DB
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  VGA_CONTROLLER/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.449     2.294    VGA_CONTROLLER/VGA_GREEN[3]_i_3_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.339 r  VGA_CONTROLLER/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.339    VGA_GREEN0[0]
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.830     1.957    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.170     1.883    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.121     2.004    VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 CURSOR2/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.234ns (20.936%)  route 0.884ns (79.064%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.445    CURSOR2/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  CURSOR2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CURSOR2/stable_reg/Q
                         net (fo=3, routed)           0.521     2.107    VGA_CONTROLLER/CURSOR_2_DB
    SLICE_X29Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.152 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.363     2.515    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I2_O)        0.048     2.563 r  VGA_CONTROLLER/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.563    VGA_BLUE0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.830     1.957    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.170     1.883    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.131     2.014    VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 CURSOR2/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.231ns (20.723%)  route 0.884ns (79.277%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.445    CURSOR2/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  CURSOR2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CURSOR2/stable_reg/Q
                         net (fo=3, routed)           0.521     2.107    VGA_CONTROLLER/CURSOR_2_DB
    SLICE_X29Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.152 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.363     2.515    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.045     2.560 r  VGA_CONTROLLER/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.560    VGA_BLUE0[1]
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.830     1.957    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.170     1.883    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.121     2.004    VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 CURSOR2/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.231ns (19.406%)  route 0.959ns (80.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.445    CURSOR2/CLK_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  CURSOR2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CURSOR2/stable_reg/Q
                         net (fo=3, routed)           0.521     2.107    VGA_CONTROLLER/CURSOR_2_DB
    SLICE_X29Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.152 r  VGA_CONTROLLER/VGA_BLUE[3]_i_4/O
                         net (fo=5, routed)           0.438     2.590    VGA_CONTROLLER/VGA_BLUE[3]_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.045     2.635 r  VGA_CONTROLLER/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     2.635    VGA_RED0[3]
    SLICE_X10Y15         FDRE                                         r  VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=46, routed)          0.830     1.957    CLK_VGA
    SLICE_X10Y15         FDRE                                         r  VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.170     1.883    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.120     2.003    VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.632    





