OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/freqdiv/runs/RUN_2022.10.19_14.29.10/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/freqdiv/runs/RUN_2022.10.19_14.29.10/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or2_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or3_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor2_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a31o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__xnor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor3_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21ba_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dfxtp_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__conb_1 has no liberty cell.
[WARNING STA-0163] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 23, default_fanout_load is 0.0.
if {[info exists ::env(CLOCK_PORT)] && $::env(CLOCK_PORT) != ""} { 
    create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
} else {
    create_clock -name __VIRTUAL_CLK__ -period $::env(CLOCK_PERIOD)
    set ::env(CLOCK_PORT) __VIRTUAL_CLK__
}
[WARNING STA-0337] port 'clk' not found.
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.1
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.1
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
[WARNING STA-0337] port 'clk' not found.
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.033442
set_load  $cap_load [all_outputs]
puts "\[INFO\]: Setting clock uncertainity to: $::env(SYNTH_CLOCK_UNCERTAINITY)"
[INFO]: Setting clock uncertainity to: 0.25
set_clock_uncertainty $::env(SYNTH_CLOCK_UNCERTAINITY) [get_clocks $::env(CLOCK_PORT)]
puts "\[INFO\]: Setting clock transition to: $::env(SYNTH_CLOCK_TRANSITION)"
[INFO]: Setting clock transition to: 0.15
set_clock_transition $::env(SYNTH_CLOCK_TRANSITION) [get_clocks $::env(CLOCK_PORT)]
[WARNING STA-0559] transition time can not be specified for virtual clocks.
puts "\[INFO\]: Setting timing derate to: [expr {$::env(SYNTH_TIMING_DERATE) * 10}] %"
[INFO]: Setting timing derate to: 0.5 %
set_timing_derate -early [expr {1-$::env(SYNTH_TIMING_DERATE)}]
set_timing_derate -late [expr {1+$::env(SYNTH_TIMING_DERATE)}]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.11    0.40    0.40 v _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.11    0.00    0.40 v clock_out (out)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.50    0.50 ^ _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.20    0.00    0.50 ^ clock_out (out)
                                  0.50   data arrival time

                  0.00    0.50    0.50   clock clk (rise edge)
                          0.00    0.50   clock network delay (ideal)
                         -0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.50    0.50 ^ _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.20    0.00    0.50 ^ clock_out (out)
                                  0.50   data arrival time

                  0.00    0.50    0.50   clock clk (rise edge)
                          0.00    0.50   clock network delay (ideal)
                         -0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



===========================================================================
report_checks --slack_max -0.01
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.50    0.50 ^ _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.20    0.00    0.50 ^ clock_out (out)
                                  0.50   data arrival time

                  0.00    0.50    0.50   clock clk (rise edge)
                          0.00    0.50   clock network delay (ideal)
                         -0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)


check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns -0.35
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns -0.35
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack -0.35

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.25
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.58e-04   4.31e-05   2.45e-10   2.01e-04 100.0%
Combinational          4.23e-14   2.25e-14   1.36e-10   1.36e-10   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.58e-04   4.31e-05   3.81e-10   2.01e-04 100.0%
                          78.6%      21.4%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 915 u^2 100% utilization.
area_report_end
