
---------- Begin Simulation Statistics ----------
final_tick                                33542220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174438                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   354204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.67                       # Real time elapsed on the host
host_tick_rate                              437461998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13374932                       # Number of instructions simulated
sim_ops                                      27158451                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033542                       # Number of seconds simulated
sim_ticks                                 33542220500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     65                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3374932                       # Number of instructions committed
system.cpu0.committedOps                      6180909                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             19.877258                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1957942                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     556951                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2037                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2917583                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        10966                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       56937530                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.050309                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1265783                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu0.numCycles                        67084393                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3055982     49.44%     49.48% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     49.49% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.02%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     49.56% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      3.23%     52.81% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      2.16%     54.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.03%     55.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2781563     45.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6180909                       # Class of committed instruction
system.cpu0.tickCycles                       10146863                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              288                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             56                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              56                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    288                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.708444                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693353                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461224                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35063                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493543                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       26578284                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149066                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5358877                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          611                       # TLB misses on write requests
system.cpu1.numCycles                        67084441                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40506157                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       400114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        801270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1909918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3819902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1586                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              34720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368244                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31870                       # Transaction distribution
system.membus.trans_dist::ReadExReq            366436                       # Transaction distribution
system.membus.trans_dist::ReadExResp           366435                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34720                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1202425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1202425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1202425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            401156                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  401156    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              401156                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2449316000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2123349250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1256897                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1256897                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1256897                       # number of overall hits
system.cpu0.icache.overall_hits::total        1256897                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8843                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8843                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8843                       # number of overall misses
system.cpu0.icache.overall_misses::total         8843                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    291473000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    291473000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    291473000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    291473000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1265740                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1265740                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1265740                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1265740                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006986                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006986                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006986                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006986                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 32960.873007                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32960.873007                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 32960.873007                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32960.873007                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8827                       # number of writebacks
system.cpu0.icache.writebacks::total             8827                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8843                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8843                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8843                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8843                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    282630000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    282630000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    282630000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    282630000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006986                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006986                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006986                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006986                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 31960.873007                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31960.873007                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 31960.873007                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31960.873007                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8827                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1256897                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1256897                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8843                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8843                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    291473000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    291473000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1265740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1265740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 32960.873007                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32960.873007                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8843                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8843                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    282630000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    282630000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006986                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006986                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 31960.873007                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31960.873007                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999592                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1265740                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8843                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.134683                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999592                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10134763                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10134763                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2739612                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2739612                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2739612                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2739612                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       724345                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        724345                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       724345                       # number of overall misses
system.cpu0.dcache.overall_misses::total       724345                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  59001602000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  59001602000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  59001602000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  59001602000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3463957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3463957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3463957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3463957                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.209109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.209109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.209109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209109                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81455.110479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81455.110479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81455.110479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81455.110479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       357638                       # number of writebacks
system.cpu0.dcache.writebacks::total           357638                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       352952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       352952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       352952                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       352952                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       371393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       371393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       371393                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       371393                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29429730500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29429730500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29429730500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29429730500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107216                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107216                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107216                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107216                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79241.478703                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79241.478703                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79241.478703                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79241.478703                       # average overall mshr miss latency
system.cpu0.dcache.replacements                371376                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       538013                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         538013                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    528195500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    528195500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       554419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       554419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.029591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32195.263928                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32195.263928                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          308                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16098                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16098                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    495628000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    495628000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.029036                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029036                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 30788.172444                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30788.172444                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2201599                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2201599                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       707939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       707939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58473406500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58473406500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2909538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2909538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243317                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243317                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82596.673583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82596.673583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       352644                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       352644                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       355295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       355295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  28934102500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28934102500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122114                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122114                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81436.841216                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81436.841216                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3111004                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           371392                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.376605                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28083048                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28083048                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4215765                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4215765                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4215765                       # number of overall hits
system.cpu1.icache.overall_hits::total        4215765                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1142953                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1142953                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1142953                       # number of overall misses
system.cpu1.icache.overall_misses::total      1142953                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  15790574500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15790574500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  15790574500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15790574500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5358718                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5358718                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5358718                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5358718                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213289                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213289                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213289                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213289                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13815.593905                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13815.593905                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13815.593905                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13815.593905                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1142936                       # number of writebacks
system.cpu1.icache.writebacks::total          1142936                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1142953                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1142953                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1142953                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1142953                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  14647622500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14647622500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  14647622500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  14647622500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213289                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213289                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213289                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213289                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12815.594779                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12815.594779                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12815.594779                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12815.594779                       # average overall mshr miss latency
system.cpu1.icache.replacements               1142936                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4215765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4215765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1142953                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1142953                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  15790574500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15790574500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5358718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5358718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213289                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213289                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13815.593905                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13815.593905                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1142953                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1142953                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  14647622500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14647622500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213289                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213289                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12815.594779                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12815.594779                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999575                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5358717                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1142952                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.688488                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44012696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44012696                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3327658                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3327658                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3328590                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3328590                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       461991                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        461991                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463113                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463113                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   9963865000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9963865000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   9963865000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9963865000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789649                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789649                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791703                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791703                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121909                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122139                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21567.227500                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21567.227500                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 21514.975827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21514.975827                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       192282                       # number of writebacks
system.cpu1.dcache.writebacks::total           192282                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76234                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386795                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386795                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7463832500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7463832500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7500094500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7500094500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101792                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101792                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102011                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102011                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19348.534181                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19348.534181                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19390.360527                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19390.360527                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386779                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074958                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074958                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5561982500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5561982500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18690.085352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18690.085352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12921                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12921                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284669                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284669                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4995890500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4995890500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.119985                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.119985                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17549.822777                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17549.822777                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252700                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252700                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164401                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164401                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4401882500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4401882500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26775.278131                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26775.278131                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101088                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101088                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2467942000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2467942000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24413.797879                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24413.797879                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          932                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          932                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1122                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1122                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.546251                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.546251                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     36262000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     36262000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 34934.489403                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 34934.489403                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999602                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3715385                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386795                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.605566                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999602                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30720419                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30720419                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               16993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1133941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              351475                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1508828                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6419                       # number of overall hits
system.l2.overall_hits::.cpu0.data              16993                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1133941                       # number of overall hits
system.l2.overall_hits::.cpu1.data             351475                       # number of overall hits
system.l2.overall_hits::total                 1508828                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            354400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             35320                       # number of demand (read+write) misses
system.l2.demand_misses::total                 401156                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2424                       # number of overall misses
system.l2.overall_misses::.cpu0.data           354400                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9012                       # number of overall misses
system.l2.overall_misses::.cpu1.data            35320                       # number of overall misses
system.l2.overall_misses::total                401156                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    195912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28608452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    796193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3160375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32760933000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    195912500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28608452500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    796193000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3160375000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32760933000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          371393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1142953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386795                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1909984                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         371393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1142953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386795                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1909984                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.274115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.954245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.007885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.091315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.274115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.954245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.007885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.091315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80821.988449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80723.624436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88348.091434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89478.340883                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81666.316844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80821.988449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80723.624436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88348.091434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89478.340883                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81666.316844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              368244                       # number of writebacks
system.l2.writebacks::total                    368244                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       354400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        35320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            401156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       354400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        35320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           401156                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    171672500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  25064462500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    706073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2807175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28749383000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    171672500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  25064462500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    706073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2807175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28749383000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.274115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.954245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.007885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.091315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.274115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.954245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.007885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.091315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210031                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70821.988449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70723.652652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78348.091434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79478.340883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71666.341772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70821.988449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70723.652652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78348.091434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79478.340883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71666.341772                       # average overall mshr miss latency
system.l2.replacements                         400931                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       549920                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           549920                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       549920                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       549920                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1151763                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1151763                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1151763                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1151763                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84934                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89978                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         350251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              366436                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28263742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1395265500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29659008000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       355295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            456414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.985803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.160059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.802859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80695.679670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86207.321594                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80939.121702                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       350251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         366436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  24761242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1233415500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25994658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.985803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.160059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.802859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70695.708221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76207.321594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70939.148992                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1133941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1140360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    195912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    796193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    992105500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1142953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1151796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.274115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.007885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009929                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80821.988449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88348.091434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86752.841903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    171672500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    706073000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    877745500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.274115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.007885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70821.988449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78348.091434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76752.841903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        11949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       266541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            278490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        19135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    344710000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1765109500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2109819500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.257734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.066981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83082.670523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92245.074471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90612.416252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        19135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    303220000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1573759500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1876979500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.257734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.066981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73082.670523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82245.074471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80612.416252                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.902338                       # Cycle average of tags in use
system.l2.tags.total_refs                     3819132                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    401955                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.501392                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.777902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.048067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      126.915036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      323.670328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      566.491005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.123940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.316084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.553214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998928                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30961171                       # Number of tag accesses
system.l2.tags.data_accesses                 30961171                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22681536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        576768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2260480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25673920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       155136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       576768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        731904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23567616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23567616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         354399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          35320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              401155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368244                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368244                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4625096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        676208541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17195284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67392080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             765421001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4625096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17195284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21820380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      702625397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            702625397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      702625397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4625096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       676208541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17195284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67392080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1468046398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    354256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     35240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208212500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1148876                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             345925                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      401156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368244                       # Number of write requests accepted
system.mem_ctrls.readBursts                    401156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368244                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22954                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4682277000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2004660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12199752000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11678.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30428.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   349555                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                401156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               368244                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    602.825385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   352.190769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   439.829960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23382     28.64%     28.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6981      8.55%     37.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3366      4.12%     41.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2153      2.64%     43.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1829      2.24%     46.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1636      2.00%     48.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1672      2.05%     50.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2130      2.61%     52.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38505     47.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81654                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.461934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.045804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.996800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          22717     98.94%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           183      0.80%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.305852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22616     98.50%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.08%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              175      0.76%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              137      0.60%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22960                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25659648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23564416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25673984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23567616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       765.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       702.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    765.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    702.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33542192500                       # Total gap between requests
system.mem_ctrls.avgGap                      43595.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       155136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22672384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       576768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2255360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23564416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4625096.302136586979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 675935691.258126497269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17195283.776755329221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67239436.339642450213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 702529994.995411872864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       354400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        35320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368244                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     72253250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10445994250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    334831250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1346673250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 830873457750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29807.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29475.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37153.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38127.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2256312.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            278724180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            148126440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1420517280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          963502380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2647254480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12271841220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2546030880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20275996860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.491788                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6470830750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1119820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25951569750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            304335360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            161750490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1442137200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          958470300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2647254480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12223321680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2586889440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20324158950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.927653                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6576456750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1119820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25845943750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1453569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       918164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1151763                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          240922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           456414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          456413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1151796                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1114161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3428841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5729884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1130880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     46657920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146296832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37060928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              231146560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          400931                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23567616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2310915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000686                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026188                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2309329     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1586      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2310915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3611634000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580260362                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1714464424                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         561299560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13323382                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33542220500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
