<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-ilk-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-ilk-defs.h</h1><a href="cvmx-ilk-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-ilk-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon ilk.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_ILK_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_ILK_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_BIST_SUM CVMX_ILK_BIST_SUM_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_BIST_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_BIST_SUM not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000038ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-ilk-defs_8h.html#a14002b27f0a5e8e234c51fd40926836b">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_BIST_SUM (CVMX_ADD_IO_SEG(0x0001180014000038ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_CFG CVMX_ILK_GBL_CFG_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_GBL_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_GBL_CFG not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000000ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-ilk-defs_8h.html#a4a8e2c36c90f26a947bae9211fc4ad60">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_CFG (CVMX_ADD_IO_SEG(0x0001180014000000ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_ERR_CFG CVMX_ILK_GBL_ERR_CFG_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_GBL_ERR_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_GBL_ERR_CFG not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000058ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-ilk-defs_8h.html#acd6f5dbb8bee414001fe0125de177466">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_ERR_CFG (CVMX_ADD_IO_SEG(0x0001180014000058ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_INT CVMX_ILK_GBL_INT_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_GBL_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_GBL_INT not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000008ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2f0b9caf01c3b077e77a54a1864ba4b7">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_INT (CVMX_ADD_IO_SEG(0x0001180014000008ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_INT_EN CVMX_ILK_GBL_INT_EN_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_GBL_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_GBL_INT_EN not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000010ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-ilk-defs_8h.html#a351b0a02d53f5e4565844dee74bf7001">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_GBL_INT_EN (CVMX_ADD_IO_SEG(0x0001180014000010ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_INT_SUM CVMX_ILK_INT_SUM_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000030ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-ilk-defs_8h.html#a4a45ef00018fa13e2de66d5dc88fe4a3">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_INT_SUM (CVMX_ADD_IO_SEG(0x0001180014000030ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#afd91b97ece9b0f321fedc4a778e57d14">CVMX_ILK_LNEX_TRN_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00126"></a>00126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00127"></a>00127         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_LNEX_TRN_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00128"></a>00128     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140380F0ull) + ((offset) &amp; 15) * 1024;
<a name="l00129"></a>00129 }
<a name="l00130"></a>00130 <span class="preprocessor">#else</span>
<a name="l00131"></a><a class="code" href="cvmx-ilk-defs_8h.html#afd91b97ece9b0f321fedc4a778e57d14">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_LNEX_TRN_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800140380F0ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a1ca23900847e6a2de825ffb4596194a5">CVMX_ILK_LNEX_TRN_LD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(
<a name="l00137"></a>00137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00138"></a>00138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00139"></a>00139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_LNEX_TRN_LD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00140"></a>00140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140380E0ull) + ((offset) &amp; 15) * 1024;
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 <span class="preprocessor">#else</span>
<a name="l00143"></a><a class="code" href="cvmx-ilk-defs_8h.html#a1ca23900847e6a2de825ffb4596194a5">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_LNEX_TRN_LD(offset) (CVMX_ADD_IO_SEG(0x00011800140380E0ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ae994ee58124ecbc4771de6e91d71a886">CVMX_ILK_LNEX_TRN_LP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00147"></a>00147 {
<a name="l00148"></a>00148     <span class="keywordflow">if</span> (!(
<a name="l00149"></a>00149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00150"></a>00150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00151"></a>00151         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_LNEX_TRN_LP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00152"></a>00152     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140380E8ull) + ((offset) &amp; 15) * 1024;
<a name="l00153"></a>00153 }
<a name="l00154"></a>00154 <span class="preprocessor">#else</span>
<a name="l00155"></a><a class="code" href="cvmx-ilk-defs_8h.html#ae994ee58124ecbc4771de6e91d71a886">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_LNEX_TRN_LP(offset) (CVMX_ADD_IO_SEG(0x00011800140380E8ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_LNE_DBG CVMX_ILK_LNE_DBG_FUNC()</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_LNE_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00160"></a>00160 {
<a name="l00161"></a>00161     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00162"></a>00162         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_LNE_DBG not supported on this chip\n&quot;</span>);
<a name="l00163"></a>00163     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014030008ull);
<a name="l00164"></a>00164 }
<a name="l00165"></a>00165 <span class="preprocessor">#else</span>
<a name="l00166"></a><a class="code" href="cvmx-ilk-defs_8h.html#aafefa7abc9692b4f0c34de4f9fe89279">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_LNE_DBG (CVMX_ADD_IO_SEG(0x0001180014030008ull))</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_LNE_STS_MSG CVMX_ILK_LNE_STS_MSG_FUNC()</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_LNE_STS_MSG_FUNC(<span class="keywordtype">void</span>)
<a name="l00171"></a>00171 {
<a name="l00172"></a>00172     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00173"></a>00173         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_LNE_STS_MSG not supported on this chip\n&quot;</span>);
<a name="l00174"></a>00174     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014030000ull);
<a name="l00175"></a>00175 }
<a name="l00176"></a>00176 <span class="preprocessor">#else</span>
<a name="l00177"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab1d3c835373128d677d5d2c03a08fc62">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_LNE_STS_MSG (CVMX_ADD_IO_SEG(0x0001180014030000ull))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RID_CFG CVMX_ILK_RID_CFG_FUNC()</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_RID_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00182"></a>00182 {
<a name="l00183"></a>00183     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00184"></a>00184         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RID_CFG not supported on this chip\n&quot;</span>);
<a name="l00185"></a>00185     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000050ull);
<a name="l00186"></a>00186 }
<a name="l00187"></a>00187 <span class="preprocessor">#else</span>
<a name="l00188"></a><a class="code" href="cvmx-ilk-defs_8h.html#a0143f52f6ce50b66a05a098a386aa83a">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RID_CFG (CVMX_ADD_IO_SEG(0x0001180014000050ull))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXF_IDX_PMAP CVMX_ILK_RXF_IDX_PMAP_FUNC()</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_RXF_IDX_PMAP_FUNC(<span class="keywordtype">void</span>)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00195"></a>00195         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXF_IDX_PMAP not supported on this chip\n&quot;</span>);
<a name="l00196"></a>00196     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000020ull);
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 <span class="preprocessor">#else</span>
<a name="l00199"></a><a class="code" href="cvmx-ilk-defs_8h.html#aab342c233c03745c722c7a88e52d6720">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXF_IDX_PMAP (CVMX_ADD_IO_SEG(0x0001180014000020ull))</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXF_MEM_PMAP CVMX_ILK_RXF_MEM_PMAP_FUNC()</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_RXF_MEM_PMAP_FUNC(<span class="keywordtype">void</span>)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00206"></a>00206         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXF_MEM_PMAP not supported on this chip\n&quot;</span>);
<a name="l00207"></a>00207     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000028ull);
<a name="l00208"></a>00208 }
<a name="l00209"></a>00209 <span class="preprocessor">#else</span>
<a name="l00210"></a><a class="code" href="cvmx-ilk-defs_8h.html#af543ce3a883fc0d18059dbc638e70c79">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXF_MEM_PMAP (CVMX_ADD_IO_SEG(0x0001180014000028ull))</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a2da79866b11335a1b95173a70b6c0bb6">CVMX_ILK_RXX_BYTE_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00214"></a>00214 {
<a name="l00215"></a>00215     <span class="keywordflow">if</span> (!(
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00218"></a>00218         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_BYTE_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00219"></a>00219     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014023000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 <span class="preprocessor">#else</span>
<a name="l00222"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2da79866b11335a1b95173a70b6c0bb6">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_BYTE_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014023000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a19b0004cf9145e92947b0c09ca314e88">CVMX_ILK_RXX_CAL_ENTRYX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (!(
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 287)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 287)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00230"></a>00230         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_CAL_ENTRYX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00231"></a>00231     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014021000ull) + (((offset) &amp; 511) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l00232"></a>00232 }
<a name="l00233"></a>00233 <span class="preprocessor">#else</span>
<a name="l00234"></a><a class="code" href="cvmx-ilk-defs_8h.html#a19b0004cf9145e92947b0c09ca314e88">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_CAL_ENTRYX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014021000ull) + (((offset) &amp; 511) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a2a590dee28a187d57fc2438166169819">CVMX_ILK_RXX_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239     <span class="keywordflow">if</span> (!(
<a name="l00240"></a>00240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00241"></a>00241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00243"></a>00243         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00244"></a>00244     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020000ull) + ((offset) &amp; 1) * 16384;
<a name="l00245"></a>00245 }
<a name="l00246"></a>00246 <span class="preprocessor">#else</span>
<a name="l00247"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2a590dee28a187d57fc2438166169819">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180014020000ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a73b342b222b9940b439dd27155bcf681">CVMX_ILK_RXX_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00251"></a>00251 {
<a name="l00252"></a>00252     <span class="keywordflow">if</span> (!(
<a name="l00253"></a>00253           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00254"></a>00254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00256"></a>00256         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00257"></a>00257     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020008ull) + ((offset) &amp; 1) * 16384;
<a name="l00258"></a>00258 }
<a name="l00259"></a>00259 <span class="preprocessor">#else</span>
<a name="l00260"></a><a class="code" href="cvmx-ilk-defs_8h.html#a73b342b222b9940b439dd27155bcf681">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180014020008ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a687f18920dc264c6f26b010d23e18b34">CVMX_ILK_RXX_CHAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00264"></a>00264 {
<a name="l00265"></a>00265     <span class="keywordflow">if</span> (!(
<a name="l00266"></a>00266           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00267"></a>00267           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00268"></a>00268         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_CHAX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00269"></a>00269     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014002000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x200ull) * 8;
<a name="l00270"></a>00270 }
<a name="l00271"></a>00271 <span class="preprocessor">#else</span>
<a name="l00272"></a><a class="code" href="cvmx-ilk-defs_8h.html#a687f18920dc264c6f26b010d23e18b34">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_CHAX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014002000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x200ull) * 8)</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#abcf8ba801300d10e90cd96ef8ebb5352">CVMX_ILK_RXX_CHA_XONX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     <span class="keywordflow">if</span> (!(
<a name="l00278"></a>00278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_CHA_XONX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020400ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-ilk-defs_8h.html#abcf8ba801300d10e90cd96ef8ebb5352">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_CHA_XONX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014020400ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a9c8646e31ec5c50e1f7f1ac4209c366c">CVMX_ILK_RXX_ERR_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00291"></a>00291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00292"></a>00292         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_ERR_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00293"></a>00293     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140200E0ull) + ((offset) &amp; 1) * 16384;
<a name="l00294"></a>00294 }
<a name="l00295"></a>00295 <span class="preprocessor">#else</span>
<a name="l00296"></a><a class="code" href="cvmx-ilk-defs_8h.html#a9c8646e31ec5c50e1f7f1ac4209c366c">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_ERR_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800140200E0ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ada9e5faaaad3b2e26df19ca1569a7028">CVMX_ILK_RXX_FLOW_CTL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(
<a name="l00302"></a>00302           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00303"></a>00303         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_FLOW_CTL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00304"></a>00304     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020090ull) + ((offset) &amp; 1) * 16384;
<a name="l00305"></a>00305 }
<a name="l00306"></a>00306 <span class="preprocessor">#else</span>
<a name="l00307"></a><a class="code" href="cvmx-ilk-defs_8h.html#ada9e5faaaad3b2e26df19ca1569a7028">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_FLOW_CTL0(offset) (CVMX_ADD_IO_SEG(0x0001180014020090ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a250636c8c0797ef8ee6b49ee9fcadf05">CVMX_ILK_RXX_FLOW_CTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(
<a name="l00313"></a>00313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00314"></a>00314         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_FLOW_CTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00315"></a>00315     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020098ull) + ((offset) &amp; 1) * 16384;
<a name="l00316"></a>00316 }
<a name="l00317"></a>00317 <span class="preprocessor">#else</span>
<a name="l00318"></a><a class="code" href="cvmx-ilk-defs_8h.html#a250636c8c0797ef8ee6b49ee9fcadf05">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_FLOW_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180014020098ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a6ff875887ada41aeceb4b50fbdf01a38">CVMX_ILK_RXX_IDX_CAL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(
<a name="l00324"></a>00324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00325"></a>00325         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_IDX_CAL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00326"></a>00326     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140200A0ull) + ((offset) &amp; 1) * 16384;
<a name="l00327"></a>00327 }
<a name="l00328"></a>00328 <span class="preprocessor">#else</span>
<a name="l00329"></a><a class="code" href="cvmx-ilk-defs_8h.html#a6ff875887ada41aeceb4b50fbdf01a38">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_IDX_CAL(offset) (CVMX_ADD_IO_SEG(0x00011800140200A0ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#abd53121f02d5e0b88ee26e7c3009560a">CVMX_ILK_RXX_IDX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <span class="keywordflow">if</span> (!(
<a name="l00335"></a>00335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00336"></a>00336         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_IDX_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00337"></a>00337     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020070ull) + ((offset) &amp; 1) * 16384;
<a name="l00338"></a>00338 }
<a name="l00339"></a>00339 <span class="preprocessor">#else</span>
<a name="l00340"></a><a class="code" href="cvmx-ilk-defs_8h.html#abd53121f02d5e0b88ee26e7c3009560a">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_IDX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014020070ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a8f5e8e22fb19fbbda2f6b135773efdba">CVMX_ILK_RXX_IDX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="keywordflow">if</span> (!(
<a name="l00346"></a>00346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00347"></a>00347         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_IDX_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00348"></a>00348     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020078ull) + ((offset) &amp; 1) * 16384;
<a name="l00349"></a>00349 }
<a name="l00350"></a>00350 <span class="preprocessor">#else</span>
<a name="l00351"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8f5e8e22fb19fbbda2f6b135773efdba">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_IDX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014020078ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a7031b2acf46e4d1f1d184a467308eeda">CVMX_ILK_RXX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00355"></a>00355 {
<a name="l00356"></a>00356     <span class="keywordflow">if</span> (!(
<a name="l00357"></a>00357           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00358"></a>00358           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00359"></a>00359           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00360"></a>00360         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00361"></a>00361     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020010ull) + ((offset) &amp; 1) * 16384;
<a name="l00362"></a>00362 }
<a name="l00363"></a>00363 <span class="preprocessor">#else</span>
<a name="l00364"></a><a class="code" href="cvmx-ilk-defs_8h.html#a7031b2acf46e4d1f1d184a467308eeda">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180014020010ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a98871c51eb8491d1426e15cad81835ad">CVMX_ILK_RXX_INT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00368"></a>00368 {
<a name="l00369"></a>00369     <span class="keywordflow">if</span> (!(
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00371"></a>00371         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_INT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00372"></a>00372     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020018ull) + ((offset) &amp; 1) * 16384;
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 <span class="preprocessor">#else</span>
<a name="l00375"></a><a class="code" href="cvmx-ilk-defs_8h.html#a98871c51eb8491d1426e15cad81835ad">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x0001180014020018ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a3b50876afed6e4d5392da80cd32ade6a">CVMX_ILK_RXX_JABBER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00379"></a>00379 {
<a name="l00380"></a>00380     <span class="keywordflow">if</span> (!(
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00384"></a>00384         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_JABBER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00385"></a>00385     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140200B8ull) + ((offset) &amp; 1) * 16384;
<a name="l00386"></a>00386 }
<a name="l00387"></a>00387 <span class="preprocessor">#else</span>
<a name="l00388"></a><a class="code" href="cvmx-ilk-defs_8h.html#a3b50876afed6e4d5392da80cd32ade6a">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_JABBER(offset) (CVMX_ADD_IO_SEG(0x00011800140200B8ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#af5177ee8361e18c62b3634f45815e73a">CVMX_ILK_RXX_MEM_CAL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00392"></a>00392 {
<a name="l00393"></a>00393     <span class="keywordflow">if</span> (!(
<a name="l00394"></a>00394           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00395"></a>00395         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_MEM_CAL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00396"></a>00396     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140200A8ull) + ((offset) &amp; 1) * 16384;
<a name="l00397"></a>00397 }
<a name="l00398"></a>00398 <span class="preprocessor">#else</span>
<a name="l00399"></a><a class="code" href="cvmx-ilk-defs_8h.html#af5177ee8361e18c62b3634f45815e73a">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_MEM_CAL0(offset) (CVMX_ADD_IO_SEG(0x00011800140200A8ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a0289fc5eb3a26801e628747a122ef3d5">CVMX_ILK_RXX_MEM_CAL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00403"></a>00403 {
<a name="l00404"></a>00404     <span class="keywordflow">if</span> (!(
<a name="l00405"></a>00405           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00406"></a>00406         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_MEM_CAL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00407"></a>00407     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140200B0ull) + ((offset) &amp; 1) * 16384;
<a name="l00408"></a>00408 }
<a name="l00409"></a>00409 <span class="preprocessor">#else</span>
<a name="l00410"></a><a class="code" href="cvmx-ilk-defs_8h.html#a0289fc5eb3a26801e628747a122ef3d5">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_MEM_CAL1(offset) (CVMX_ADD_IO_SEG(0x00011800140200B0ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ad3caff162dcfb743055a37ae6c18543e">CVMX_ILK_RXX_MEM_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00414"></a>00414 {
<a name="l00415"></a>00415     <span class="keywordflow">if</span> (!(
<a name="l00416"></a>00416           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00417"></a>00417         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_MEM_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00418"></a>00418     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020080ull) + ((offset) &amp; 1) * 16384;
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 <span class="preprocessor">#else</span>
<a name="l00421"></a><a class="code" href="cvmx-ilk-defs_8h.html#ad3caff162dcfb743055a37ae6c18543e">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_MEM_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014020080ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a8485d119bb068eb2ef4c8f8ec3ddfc04">CVMX_ILK_RXX_MEM_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00425"></a>00425 {
<a name="l00426"></a>00426     <span class="keywordflow">if</span> (!(
<a name="l00427"></a>00427           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00428"></a>00428         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_MEM_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00429"></a>00429     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020088ull) + ((offset) &amp; 1) * 16384;
<a name="l00430"></a>00430 }
<a name="l00431"></a>00431 <span class="preprocessor">#else</span>
<a name="l00432"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8485d119bb068eb2ef4c8f8ec3ddfc04">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_MEM_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014020088ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ab40f3e119b65f6ee20ad234111e27b4e">CVMX_ILK_RXX_PKT_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00436"></a>00436 {
<a name="l00437"></a>00437     <span class="keywordflow">if</span> (!(
<a name="l00438"></a>00438           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00439"></a>00439           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00440"></a>00440         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_PKT_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00441"></a>00441     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014022000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l00442"></a>00442 }
<a name="l00443"></a>00443 <span class="preprocessor">#else</span>
<a name="l00444"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab40f3e119b65f6ee20ad234111e27b4e">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_PKT_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014022000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a192879b2ecae96db91aa0c5d64a147a2">CVMX_ILK_RXX_RID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00448"></a>00448 {
<a name="l00449"></a>00449     <span class="keywordflow">if</span> (!(
<a name="l00450"></a>00450           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00452"></a>00452           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00453"></a>00453         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_RID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00454"></a>00454     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140200C0ull) + ((offset) &amp; 1) * 16384;
<a name="l00455"></a>00455 }
<a name="l00456"></a>00456 <span class="preprocessor">#else</span>
<a name="l00457"></a><a class="code" href="cvmx-ilk-defs_8h.html#a192879b2ecae96db91aa0c5d64a147a2">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_RID(offset) (CVMX_ADD_IO_SEG(0x00011800140200C0ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#aab956453744e4fd0fda00a08b743c5be">CVMX_ILK_RXX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00461"></a>00461 {
<a name="l00462"></a>00462     <span class="keywordflow">if</span> (!(
<a name="l00463"></a>00463           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00464"></a>00464           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00465"></a>00465           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00466"></a>00466         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00467"></a>00467     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020020ull) + ((offset) &amp; 1) * 16384;
<a name="l00468"></a>00468 }
<a name="l00469"></a>00469 <span class="preprocessor">#else</span>
<a name="l00470"></a><a class="code" href="cvmx-ilk-defs_8h.html#aab956453744e4fd0fda00a08b743c5be">00470</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014020020ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a1fd47168a61345de0d7c13e2eb5e7cf3">CVMX_ILK_RXX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00474"></a>00474 {
<a name="l00475"></a>00475     <span class="keywordflow">if</span> (!(
<a name="l00476"></a>00476           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00478"></a>00478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00479"></a>00479         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00480"></a>00480     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020028ull) + ((offset) &amp; 1) * 16384;
<a name="l00481"></a>00481 }
<a name="l00482"></a>00482 <span class="preprocessor">#else</span>
<a name="l00483"></a><a class="code" href="cvmx-ilk-defs_8h.html#a1fd47168a61345de0d7c13e2eb5e7cf3">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014020028ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#acc298552d9911b276f65ccd7b7800cf5">CVMX_ILK_RXX_STAT2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00487"></a>00487 {
<a name="l00488"></a>00488     <span class="keywordflow">if</span> (!(
<a name="l00489"></a>00489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00490"></a>00490           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00491"></a>00491           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00492"></a>00492         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00493"></a>00493     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020030ull) + ((offset) &amp; 1) * 16384;
<a name="l00494"></a>00494 }
<a name="l00495"></a>00495 <span class="preprocessor">#else</span>
<a name="l00496"></a><a class="code" href="cvmx-ilk-defs_8h.html#acc298552d9911b276f65ccd7b7800cf5">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT2(offset) (CVMX_ADD_IO_SEG(0x0001180014020030ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#af6c415087032abec1810c0f995c85b54">CVMX_ILK_RXX_STAT3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00500"></a>00500 {
<a name="l00501"></a>00501     <span class="keywordflow">if</span> (!(
<a name="l00502"></a>00502           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00503"></a>00503           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00504"></a>00504           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00505"></a>00505         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00506"></a>00506     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020038ull) + ((offset) &amp; 1) * 16384;
<a name="l00507"></a>00507 }
<a name="l00508"></a>00508 <span class="preprocessor">#else</span>
<a name="l00509"></a><a class="code" href="cvmx-ilk-defs_8h.html#af6c415087032abec1810c0f995c85b54">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT3(offset) (CVMX_ADD_IO_SEG(0x0001180014020038ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a36def9d6541a483b27303049edeb182a">CVMX_ILK_RXX_STAT4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00513"></a>00513 {
<a name="l00514"></a>00514     <span class="keywordflow">if</span> (!(
<a name="l00515"></a>00515           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00516"></a>00516           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00517"></a>00517           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00518"></a>00518         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00519"></a>00519     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020040ull) + ((offset) &amp; 1) * 16384;
<a name="l00520"></a>00520 }
<a name="l00521"></a>00521 <span class="preprocessor">#else</span>
<a name="l00522"></a><a class="code" href="cvmx-ilk-defs_8h.html#a36def9d6541a483b27303049edeb182a">00522</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT4(offset) (CVMX_ADD_IO_SEG(0x0001180014020040ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a7eafd1ea32813fe43b8ac4839451dcce">CVMX_ILK_RXX_STAT5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00526"></a>00526 {
<a name="l00527"></a>00527     <span class="keywordflow">if</span> (!(
<a name="l00528"></a>00528           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00529"></a>00529           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00530"></a>00530           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00531"></a>00531         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00532"></a>00532     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020048ull) + ((offset) &amp; 1) * 16384;
<a name="l00533"></a>00533 }
<a name="l00534"></a>00534 <span class="preprocessor">#else</span>
<a name="l00535"></a><a class="code" href="cvmx-ilk-defs_8h.html#a7eafd1ea32813fe43b8ac4839451dcce">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT5(offset) (CVMX_ADD_IO_SEG(0x0001180014020048ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a135d40e8c6a6eb374b53200d993d5fdc">CVMX_ILK_RXX_STAT6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00539"></a>00539 {
<a name="l00540"></a>00540     <span class="keywordflow">if</span> (!(
<a name="l00541"></a>00541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00542"></a>00542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020050ull) + ((offset) &amp; 1) * 16384;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-ilk-defs_8h.html#a135d40e8c6a6eb374b53200d993d5fdc">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT6(offset) (CVMX_ADD_IO_SEG(0x0001180014020050ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#adb2dfe538dd66349e92bdc97431d059d">CVMX_ILK_RXX_STAT7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00555"></a>00555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00556"></a>00556           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00557"></a>00557         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00558"></a>00558     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020058ull) + ((offset) &amp; 1) * 16384;
<a name="l00559"></a>00559 }
<a name="l00560"></a>00560 <span class="preprocessor">#else</span>
<a name="l00561"></a><a class="code" href="cvmx-ilk-defs_8h.html#adb2dfe538dd66349e92bdc97431d059d">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT7(offset) (CVMX_ADD_IO_SEG(0x0001180014020058ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a4b0304367712ac176cddbabeaa4dafbe">CVMX_ILK_RXX_STAT8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00565"></a>00565 {
<a name="l00566"></a>00566     <span class="keywordflow">if</span> (!(
<a name="l00567"></a>00567           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00568"></a>00568           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00569"></a>00569           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00570"></a>00570         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT8(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00571"></a>00571     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020060ull) + ((offset) &amp; 1) * 16384;
<a name="l00572"></a>00572 }
<a name="l00573"></a>00573 <span class="preprocessor">#else</span>
<a name="l00574"></a><a class="code" href="cvmx-ilk-defs_8h.html#a4b0304367712ac176cddbabeaa4dafbe">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT8(offset) (CVMX_ADD_IO_SEG(0x0001180014020060ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#af266fbecb27c675fe0b116f34a75bad4">CVMX_ILK_RXX_STAT9</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00578"></a>00578 {
<a name="l00579"></a>00579     <span class="keywordflow">if</span> (!(
<a name="l00580"></a>00580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00583"></a>00583         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RXX_STAT9(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00584"></a>00584     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014020068ull) + ((offset) &amp; 1) * 16384;
<a name="l00585"></a>00585 }
<a name="l00586"></a>00586 <span class="preprocessor">#else</span>
<a name="l00587"></a><a class="code" href="cvmx-ilk-defs_8h.html#af266fbecb27c675fe0b116f34a75bad4">00587</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RXX_STAT9(offset) (CVMX_ADD_IO_SEG(0x0001180014020068ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ae6573614c9acf236719a3179f589e3ee">CVMX_ILK_RX_LNEX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00591"></a>00591 {
<a name="l00592"></a>00592     <span class="keywordflow">if</span> (!(
<a name="l00593"></a>00593           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00594"></a>00594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00595"></a>00595           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00596"></a>00596         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00597"></a>00597     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038000ull) + ((offset) &amp; 15) * 1024;
<a name="l00598"></a>00598 }
<a name="l00599"></a>00599 <span class="preprocessor">#else</span>
<a name="l00600"></a><a class="code" href="cvmx-ilk-defs_8h.html#ae6573614c9acf236719a3179f589e3ee">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180014038000ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ab1a8fd1dfeeeb517ab820b9d961f0be8">CVMX_ILK_RX_LNEX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00604"></a>00604 {
<a name="l00605"></a>00605     <span class="keywordflow">if</span> (!(
<a name="l00606"></a>00606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00607"></a>00607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00608"></a>00608           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00609"></a>00609         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00610"></a>00610     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038008ull) + ((offset) &amp; 15) * 1024;
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab1a8fd1dfeeeb517ab820b9d961f0be8">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a47ae270b4b613a1e7a932db2f0e6f656">CVMX_ILK_RX_LNEX_INT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00617"></a>00617 {
<a name="l00618"></a>00618     <span class="keywordflow">if</span> (!(
<a name="l00619"></a>00619           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00620"></a>00620         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_INT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00621"></a>00621     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038010ull) + ((offset) &amp; 7) * 1024;
<a name="l00622"></a>00622 }
<a name="l00623"></a>00623 <span class="preprocessor">#else</span>
<a name="l00624"></a><a class="code" href="cvmx-ilk-defs_8h.html#a47ae270b4b613a1e7a932db2f0e6f656">00624</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ab5c7fd87f8ec5f6013c90d2db86b6b53">CVMX_ILK_RX_LNEX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00628"></a>00628 {
<a name="l00629"></a>00629     <span class="keywordflow">if</span> (!(
<a name="l00630"></a>00630           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00632"></a>00632           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00633"></a>00633         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00634"></a>00634     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038018ull) + ((offset) &amp; 15) * 1024;
<a name="l00635"></a>00635 }
<a name="l00636"></a>00636 <span class="preprocessor">#else</span>
<a name="l00637"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab5c7fd87f8ec5f6013c90d2db86b6b53">00637</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014038018ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a36983732e5f2243a0fd85a5700274832">CVMX_ILK_RX_LNEX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00641"></a>00641 {
<a name="l00642"></a>00642     <span class="keywordflow">if</span> (!(
<a name="l00643"></a>00643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00644"></a>00644           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00645"></a>00645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00646"></a>00646         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00647"></a>00647     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038020ull) + ((offset) &amp; 15) * 1024;
<a name="l00648"></a>00648 }
<a name="l00649"></a>00649 <span class="preprocessor">#else</span>
<a name="l00650"></a><a class="code" href="cvmx-ilk-defs_8h.html#a36983732e5f2243a0fd85a5700274832">00650</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014038020ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a61cdf86d28c19520e1ce86a00f642e31">CVMX_ILK_RX_LNEX_STAT10</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00654"></a>00654 {
<a name="l00655"></a>00655     <span class="keywordflow">if</span> (!(
<a name="l00656"></a>00656           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00657"></a>00657           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00658"></a>00658         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT10(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00659"></a>00659     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038068ull) + ((offset) &amp; 15) * 1024;
<a name="l00660"></a>00660 }
<a name="l00661"></a>00661 <span class="preprocessor">#else</span>
<a name="l00662"></a><a class="code" href="cvmx-ilk-defs_8h.html#a61cdf86d28c19520e1ce86a00f642e31">00662</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT10(offset) (CVMX_ADD_IO_SEG(0x0001180014038068ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#abc169c903c2c5354357779b3aab7effb">CVMX_ILK_RX_LNEX_STAT2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00666"></a>00666 {
<a name="l00667"></a>00667     <span class="keywordflow">if</span> (!(
<a name="l00668"></a>00668           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00669"></a>00669           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00670"></a>00670           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00671"></a>00671         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00672"></a>00672     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038028ull) + ((offset) &amp; 15) * 1024;
<a name="l00673"></a>00673 }
<a name="l00674"></a>00674 <span class="preprocessor">#else</span>
<a name="l00675"></a><a class="code" href="cvmx-ilk-defs_8h.html#abc169c903c2c5354357779b3aab7effb">00675</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT2(offset) (CVMX_ADD_IO_SEG(0x0001180014038028ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ac1446c0e2123dbcbc94c8f31e32b1c4d">CVMX_ILK_RX_LNEX_STAT3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00679"></a>00679 {
<a name="l00680"></a>00680     <span class="keywordflow">if</span> (!(
<a name="l00681"></a>00681           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00682"></a>00682           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00683"></a>00683           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00684"></a>00684         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00685"></a>00685     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038030ull) + ((offset) &amp; 15) * 1024;
<a name="l00686"></a>00686 }
<a name="l00687"></a>00687 <span class="preprocessor">#else</span>
<a name="l00688"></a><a class="code" href="cvmx-ilk-defs_8h.html#ac1446c0e2123dbcbc94c8f31e32b1c4d">00688</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT3(offset) (CVMX_ADD_IO_SEG(0x0001180014038030ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a0de94f6fa8a58d6c40c87d9f63406cf3">CVMX_ILK_RX_LNEX_STAT4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00692"></a>00692 {
<a name="l00693"></a>00693     <span class="keywordflow">if</span> (!(
<a name="l00694"></a>00694           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00695"></a>00695           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00696"></a>00696           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00697"></a>00697         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00698"></a>00698     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038038ull) + ((offset) &amp; 15) * 1024;
<a name="l00699"></a>00699 }
<a name="l00700"></a>00700 <span class="preprocessor">#else</span>
<a name="l00701"></a><a class="code" href="cvmx-ilk-defs_8h.html#a0de94f6fa8a58d6c40c87d9f63406cf3">00701</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT4(offset) (CVMX_ADD_IO_SEG(0x0001180014038038ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a10d49528d0dd38c7ac1f3bf2d3e411b9">CVMX_ILK_RX_LNEX_STAT5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00705"></a>00705 {
<a name="l00706"></a>00706     <span class="keywordflow">if</span> (!(
<a name="l00707"></a>00707           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00709"></a>00709           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00710"></a>00710         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00711"></a>00711     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038040ull) + ((offset) &amp; 15) * 1024;
<a name="l00712"></a>00712 }
<a name="l00713"></a>00713 <span class="preprocessor">#else</span>
<a name="l00714"></a><a class="code" href="cvmx-ilk-defs_8h.html#a10d49528d0dd38c7ac1f3bf2d3e411b9">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT5(offset) (CVMX_ADD_IO_SEG(0x0001180014038040ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a878db32c38f5cf3a4be0c9f14b9b8d9f">CVMX_ILK_RX_LNEX_STAT6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00718"></a>00718 {
<a name="l00719"></a>00719     <span class="keywordflow">if</span> (!(
<a name="l00720"></a>00720           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00721"></a>00721           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00722"></a>00722           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00723"></a>00723         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00724"></a>00724     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038048ull) + ((offset) &amp; 15) * 1024;
<a name="l00725"></a>00725 }
<a name="l00726"></a>00726 <span class="preprocessor">#else</span>
<a name="l00727"></a><a class="code" href="cvmx-ilk-defs_8h.html#a878db32c38f5cf3a4be0c9f14b9b8d9f">00727</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT6(offset) (CVMX_ADD_IO_SEG(0x0001180014038048ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#afb25d1f2ed7e8e074e2e4524a4edefb6">CVMX_ILK_RX_LNEX_STAT7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00731"></a>00731 {
<a name="l00732"></a>00732     <span class="keywordflow">if</span> (!(
<a name="l00733"></a>00733           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00734"></a>00734           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00735"></a>00735           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00736"></a>00736         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00737"></a>00737     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038050ull) + ((offset) &amp; 15) * 1024;
<a name="l00738"></a>00738 }
<a name="l00739"></a>00739 <span class="preprocessor">#else</span>
<a name="l00740"></a><a class="code" href="cvmx-ilk-defs_8h.html#afb25d1f2ed7e8e074e2e4524a4edefb6">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT7(offset) (CVMX_ADD_IO_SEG(0x0001180014038050ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a5bce49d0f5233ee87a7c67fa81bd0019">CVMX_ILK_RX_LNEX_STAT8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00744"></a>00744 {
<a name="l00745"></a>00745     <span class="keywordflow">if</span> (!(
<a name="l00746"></a>00746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00747"></a>00747           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00748"></a>00748           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00749"></a>00749         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT8(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00750"></a>00750     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038058ull) + ((offset) &amp; 15) * 1024;
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 <span class="preprocessor">#else</span>
<a name="l00753"></a><a class="code" href="cvmx-ilk-defs_8h.html#a5bce49d0f5233ee87a7c67fa81bd0019">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT8(offset) (CVMX_ADD_IO_SEG(0x0001180014038058ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a34d8495ec434cb7ee889cfda4889b7e1">CVMX_ILK_RX_LNEX_STAT9</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00757"></a>00757 {
<a name="l00758"></a>00758     <span class="keywordflow">if</span> (!(
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00760"></a>00760           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00761"></a>00761           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00762"></a>00762         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_RX_LNEX_STAT9(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00763"></a>00763     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014038060ull) + ((offset) &amp; 15) * 1024;
<a name="l00764"></a>00764 }
<a name="l00765"></a>00765 <span class="preprocessor">#else</span>
<a name="l00766"></a><a class="code" href="cvmx-ilk-defs_8h.html#a34d8495ec434cb7ee889cfda4889b7e1">00766</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_RX_LNEX_STAT9(offset) (CVMX_ADD_IO_SEG(0x0001180014038060ull) + ((offset) &amp; 15) * 1024)</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_SER_CFG CVMX_ILK_SER_CFG_FUNC()</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILK_SER_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00771"></a>00771 {
<a name="l00772"></a>00772     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00773"></a>00773         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_SER_CFG not supported on this chip\n&quot;</span>);
<a name="l00774"></a>00774     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014000018ull);
<a name="l00775"></a>00775 }
<a name="l00776"></a>00776 <span class="preprocessor">#else</span>
<a name="l00777"></a><a class="code" href="cvmx-ilk-defs_8h.html#aa6a58bedd3584f409a1e2856072a1220">00777</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_SER_CFG (CVMX_ADD_IO_SEG(0x0001180014000018ull))</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a87582f71630fb2d24bfc9a379e5a1f93">CVMX_ILK_TXX_BYTE_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00781"></a>00781 {
<a name="l00782"></a>00782     <span class="keywordflow">if</span> (!(
<a name="l00783"></a>00783           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00784"></a>00784           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00785"></a>00785         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_BYTE_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00786"></a>00786     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014013000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l00787"></a>00787 }
<a name="l00788"></a>00788 <span class="preprocessor">#else</span>
<a name="l00789"></a><a class="code" href="cvmx-ilk-defs_8h.html#a87582f71630fb2d24bfc9a379e5a1f93">00789</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_BYTE_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014013000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#abc60a98c71f0a19b04c8fbe5b9085f5e">CVMX_ILK_TXX_CAL_ENTRYX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00793"></a>00793 {
<a name="l00794"></a>00794     <span class="keywordflow">if</span> (!(
<a name="l00795"></a>00795           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 287)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00796"></a>00796           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 287)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00797"></a>00797         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_CAL_ENTRYX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014011000ull) + (((offset) &amp; 511) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="cvmx-ilk-defs_8h.html#abc60a98c71f0a19b04c8fbe5b9085f5e">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_CAL_ENTRYX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014011000ull) + (((offset) &amp; 511) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a7844c5676466e1e4570e21f3848a15ba">CVMX_ILK_TXX_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00805"></a>00805 {
<a name="l00806"></a>00806     <span class="keywordflow">if</span> (!(
<a name="l00807"></a>00807           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00808"></a>00808           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00809"></a>00809           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00810"></a>00810         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00811"></a>00811     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010000ull) + ((offset) &amp; 1) * 16384;
<a name="l00812"></a>00812 }
<a name="l00813"></a>00813 <span class="preprocessor">#else</span>
<a name="l00814"></a><a class="code" href="cvmx-ilk-defs_8h.html#a7844c5676466e1e4570e21f3848a15ba">00814</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180014010000ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a16f26ab0c3aaf76d6689b80a2a869602">CVMX_ILK_TXX_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00818"></a>00818 {
<a name="l00819"></a>00819     <span class="keywordflow">if</span> (!(
<a name="l00820"></a>00820           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00821"></a>00821           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00822"></a>00822           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00823"></a>00823         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00824"></a>00824     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010008ull) + ((offset) &amp; 1) * 16384;
<a name="l00825"></a>00825 }
<a name="l00826"></a>00826 <span class="preprocessor">#else</span>
<a name="l00827"></a><a class="code" href="cvmx-ilk-defs_8h.html#a16f26ab0c3aaf76d6689b80a2a869602">00827</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180014010008ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#aa81b755aba4850ee6d803bdc8f978d83">CVMX_ILK_TXX_CHA_XONX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00831"></a>00831 {
<a name="l00832"></a>00832     <span class="keywordflow">if</span> (!(
<a name="l00833"></a>00833           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00834"></a>00834           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00835"></a>00835         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_CHA_XONX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00836"></a>00836     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010400ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l00837"></a>00837 }
<a name="l00838"></a>00838 <span class="preprocessor">#else</span>
<a name="l00839"></a><a class="code" href="cvmx-ilk-defs_8h.html#aa81b755aba4850ee6d803bdc8f978d83">00839</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_CHA_XONX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014010400ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#aa527786fde0ac71245e13044eea767a0">CVMX_ILK_TXX_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00843"></a>00843 {
<a name="l00844"></a>00844     <span class="keywordflow">if</span> (!(
<a name="l00845"></a>00845           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00846"></a>00846           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00847"></a>00847           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00848"></a>00848         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00849"></a>00849     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010070ull) + ((offset) &amp; 1) * 16384;
<a name="l00850"></a>00850 }
<a name="l00851"></a>00851 <span class="preprocessor">#else</span>
<a name="l00852"></a><a class="code" href="cvmx-ilk-defs_8h.html#aa527786fde0ac71245e13044eea767a0">00852</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_DBG(offset) (CVMX_ADD_IO_SEG(0x0001180014010070ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#acc8ecb9b951a17abfd28ad297941cf8b">CVMX_ILK_TXX_ERR_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00856"></a>00856 {
<a name="l00857"></a>00857     <span class="keywordflow">if</span> (!(
<a name="l00858"></a>00858           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00859"></a>00859           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00860"></a>00860         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_ERR_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00861"></a>00861     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800140100B0ull) + ((offset) &amp; 1) * 16384;
<a name="l00862"></a>00862 }
<a name="l00863"></a>00863 <span class="preprocessor">#else</span>
<a name="l00864"></a><a class="code" href="cvmx-ilk-defs_8h.html#acc8ecb9b951a17abfd28ad297941cf8b">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_ERR_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800140100B0ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a7b3d1fd44cb2a1a5b0c128f748df8812">CVMX_ILK_TXX_FLOW_CTL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00868"></a>00868 {
<a name="l00869"></a>00869     <span class="keywordflow">if</span> (!(
<a name="l00870"></a>00870           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00871"></a>00871         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_FLOW_CTL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00872"></a>00872     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010048ull) + ((offset) &amp; 1) * 16384;
<a name="l00873"></a>00873 }
<a name="l00874"></a>00874 <span class="preprocessor">#else</span>
<a name="l00875"></a><a class="code" href="cvmx-ilk-defs_8h.html#a7b3d1fd44cb2a1a5b0c128f748df8812">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_FLOW_CTL0(offset) (CVMX_ADD_IO_SEG(0x0001180014010048ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ae5ec3623137e7d82aae4eb8d8608bfa0">CVMX_ILK_TXX_FLOW_CTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00879"></a>00879 {
<a name="l00880"></a>00880     <span class="keywordflow">if</span> (!(
<a name="l00881"></a>00881           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00882"></a>00882         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_FLOW_CTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00883"></a>00883     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010050ull) + ((offset) &amp; 1) * 16384;
<a name="l00884"></a>00884 }
<a name="l00885"></a>00885 <span class="preprocessor">#else</span>
<a name="l00886"></a><a class="code" href="cvmx-ilk-defs_8h.html#ae5ec3623137e7d82aae4eb8d8608bfa0">00886</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_FLOW_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180014010050ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#aedf76cf661a7da2b01177ec508113b26">CVMX_ILK_TXX_IDX_CAL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00890"></a>00890 {
<a name="l00891"></a>00891     <span class="keywordflow">if</span> (!(
<a name="l00892"></a>00892           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00893"></a>00893         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_IDX_CAL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00894"></a>00894     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010058ull) + ((offset) &amp; 1) * 16384;
<a name="l00895"></a>00895 }
<a name="l00896"></a>00896 <span class="preprocessor">#else</span>
<a name="l00897"></a><a class="code" href="cvmx-ilk-defs_8h.html#aedf76cf661a7da2b01177ec508113b26">00897</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_IDX_CAL(offset) (CVMX_ADD_IO_SEG(0x0001180014010058ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#afda7fa996e9fb379e29eeb8554580e4a">CVMX_ILK_TXX_IDX_PMAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00901"></a>00901 {
<a name="l00902"></a>00902     <span class="keywordflow">if</span> (!(
<a name="l00903"></a>00903           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00904"></a>00904         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_IDX_PMAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00905"></a>00905     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010010ull) + ((offset) &amp; 1) * 16384;
<a name="l00906"></a>00906 }
<a name="l00907"></a>00907 <span class="preprocessor">#else</span>
<a name="l00908"></a><a class="code" href="cvmx-ilk-defs_8h.html#afda7fa996e9fb379e29eeb8554580e4a">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_IDX_PMAP(offset) (CVMX_ADD_IO_SEG(0x0001180014010010ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a4c4161c148e358fddb1e55c2ceebcb3f">CVMX_ILK_TXX_IDX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00912"></a>00912 {
<a name="l00913"></a>00913     <span class="keywordflow">if</span> (!(
<a name="l00914"></a>00914           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00915"></a>00915         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_IDX_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00916"></a>00916     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010020ull) + ((offset) &amp; 1) * 16384;
<a name="l00917"></a>00917 }
<a name="l00918"></a>00918 <span class="preprocessor">#else</span>
<a name="l00919"></a><a class="code" href="cvmx-ilk-defs_8h.html#a4c4161c148e358fddb1e55c2ceebcb3f">00919</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_IDX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014010020ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a60900416ac38c83d572ea86e425100eb">CVMX_ILK_TXX_IDX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00923"></a>00923 {
<a name="l00924"></a>00924     <span class="keywordflow">if</span> (!(
<a name="l00925"></a>00925           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00926"></a>00926         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_IDX_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00927"></a>00927     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010028ull) + ((offset) &amp; 1) * 16384;
<a name="l00928"></a>00928 }
<a name="l00929"></a>00929 <span class="preprocessor">#else</span>
<a name="l00930"></a><a class="code" href="cvmx-ilk-defs_8h.html#a60900416ac38c83d572ea86e425100eb">00930</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_IDX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014010028ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ad9568feb35274ba5b78db636cf259219">CVMX_ILK_TXX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00934"></a>00934 {
<a name="l00935"></a>00935     <span class="keywordflow">if</span> (!(
<a name="l00936"></a>00936           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00937"></a>00937           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00938"></a>00938           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00939"></a>00939         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00940"></a>00940     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010078ull) + ((offset) &amp; 1) * 16384;
<a name="l00941"></a>00941 }
<a name="l00942"></a>00942 <span class="preprocessor">#else</span>
<a name="l00943"></a><a class="code" href="cvmx-ilk-defs_8h.html#ad9568feb35274ba5b78db636cf259219">00943</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180014010078ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a479bd0f60fd033ba665386b4d98ba622">CVMX_ILK_TXX_INT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00947"></a>00947 {
<a name="l00948"></a>00948     <span class="keywordflow">if</span> (!(
<a name="l00949"></a>00949           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00950"></a>00950         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_INT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00951"></a>00951     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010080ull) + ((offset) &amp; 1) * 16384;
<a name="l00952"></a>00952 }
<a name="l00953"></a>00953 <span class="preprocessor">#else</span>
<a name="l00954"></a><a class="code" href="cvmx-ilk-defs_8h.html#a479bd0f60fd033ba665386b4d98ba622">00954</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x0001180014010080ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a804e1c8727fbee5d50e21b8cf8512063">CVMX_ILK_TXX_MEM_CAL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00958"></a>00958 {
<a name="l00959"></a>00959     <span class="keywordflow">if</span> (!(
<a name="l00960"></a>00960           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00961"></a>00961         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_MEM_CAL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00962"></a>00962     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010060ull) + ((offset) &amp; 1) * 16384;
<a name="l00963"></a>00963 }
<a name="l00964"></a>00964 <span class="preprocessor">#else</span>
<a name="l00965"></a><a class="code" href="cvmx-ilk-defs_8h.html#a804e1c8727fbee5d50e21b8cf8512063">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_MEM_CAL0(offset) (CVMX_ADD_IO_SEG(0x0001180014010060ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a59129fb657ed427a49e0d2506c6c5180">CVMX_ILK_TXX_MEM_CAL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00969"></a>00969 {
<a name="l00970"></a>00970     <span class="keywordflow">if</span> (!(
<a name="l00971"></a>00971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00972"></a>00972         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_MEM_CAL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00973"></a>00973     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010068ull) + ((offset) &amp; 1) * 16384;
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 <span class="preprocessor">#else</span>
<a name="l00976"></a><a class="code" href="cvmx-ilk-defs_8h.html#a59129fb657ed427a49e0d2506c6c5180">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_MEM_CAL1(offset) (CVMX_ADD_IO_SEG(0x0001180014010068ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a2505062785c6b10280f1bd77ed09a244">CVMX_ILK_TXX_MEM_PMAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00980"></a>00980 {
<a name="l00981"></a>00981     <span class="keywordflow">if</span> (!(
<a name="l00982"></a>00982           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00983"></a>00983         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_MEM_PMAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00984"></a>00984     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010018ull) + ((offset) &amp; 1) * 16384;
<a name="l00985"></a>00985 }
<a name="l00986"></a>00986 <span class="preprocessor">#else</span>
<a name="l00987"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2505062785c6b10280f1bd77ed09a244">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_MEM_PMAP(offset) (CVMX_ADD_IO_SEG(0x0001180014010018ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#aa171f84c2d50f9e446787f9d6aa4557c">CVMX_ILK_TXX_MEM_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00991"></a>00991 {
<a name="l00992"></a>00992     <span class="keywordflow">if</span> (!(
<a name="l00993"></a>00993           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00994"></a>00994         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_MEM_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00995"></a>00995     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010030ull) + ((offset) &amp; 1) * 16384;
<a name="l00996"></a>00996 }
<a name="l00997"></a>00997 <span class="preprocessor">#else</span>
<a name="l00998"></a><a class="code" href="cvmx-ilk-defs_8h.html#aa171f84c2d50f9e446787f9d6aa4557c">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_MEM_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014010030ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a63642ca309f34da866352c88e0ea5881">CVMX_ILK_TXX_MEM_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01002"></a>01002 {
<a name="l01003"></a>01003     <span class="keywordflow">if</span> (!(
<a name="l01004"></a>01004           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01005"></a>01005         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_MEM_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01006"></a>01006     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010038ull) + ((offset) &amp; 1) * 16384;
<a name="l01007"></a>01007 }
<a name="l01008"></a>01008 <span class="preprocessor">#else</span>
<a name="l01009"></a><a class="code" href="cvmx-ilk-defs_8h.html#a63642ca309f34da866352c88e0ea5881">01009</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_MEM_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014010038ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#a1b36ef678f4133ebdebadde9b69360d4">CVMX_ILK_TXX_PIPE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01013"></a>01013 {
<a name="l01014"></a>01014     <span class="keywordflow">if</span> (!(
<a name="l01015"></a>01015           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01016"></a>01016         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_PIPE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01017"></a>01017     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010088ull) + ((offset) &amp; 1) * 16384;
<a name="l01018"></a>01018 }
<a name="l01019"></a>01019 <span class="preprocessor">#else</span>
<a name="l01020"></a><a class="code" href="cvmx-ilk-defs_8h.html#a1b36ef678f4133ebdebadde9b69360d4">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_PIPE(offset) (CVMX_ADD_IO_SEG(0x0001180014010088ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#aebeba5bf3bd84b32fef4958ac096ec57">CVMX_ILK_TXX_PKT_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01024"></a>01024 {
<a name="l01025"></a>01025     <span class="keywordflow">if</span> (!(
<a name="l01026"></a>01026           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01027"></a>01027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l01028"></a>01028         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_PKT_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014012000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8;
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#else</span>
<a name="l01032"></a><a class="code" href="cvmx-ilk-defs_8h.html#aebeba5bf3bd84b32fef4958ac096ec57">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_PKT_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180014012000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x800ull) * 8)</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ilk-defs_8h.html#ae47d3fbc019bc76aec78a9b44c324798">CVMX_ILK_TXX_RMATCH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037     <span class="keywordflow">if</span> (!(
<a name="l01038"></a>01038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01039"></a>01039           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01040"></a>01040           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01041"></a>01041         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILK_TXX_RMATCH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01042"></a>01042     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180014010040ull) + ((offset) &amp; 1) * 16384;
<a name="l01043"></a>01043 }
<a name="l01044"></a>01044 <span class="preprocessor">#else</span>
<a name="l01045"></a><a class="code" href="cvmx-ilk-defs_8h.html#ae47d3fbc019bc76aec78a9b44c324798">01045</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILK_TXX_RMATCH(offset) (CVMX_ADD_IO_SEG(0x0001180014010040ull) + ((offset) &amp; 1) * 16384)</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01048"></a>01048 <span class="comment">/**</span>
<a name="l01049"></a>01049 <span class="comment"> * cvmx_ilk_bist_sum</span>
<a name="l01050"></a>01050 <span class="comment"> */</span>
<a name="l01051"></a><a class="code" href="unioncvmx__ilk__bist__sum.html">01051</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__bist__sum.html" title="cvmx_ilk_bist_sum">cvmx_ilk_bist_sum</a> {
<a name="l01052"></a><a class="code" href="unioncvmx__ilk__bist__sum.html#a60ba921d1a39a754b49d03081be2dd4c">01052</a>     uint64_t <a class="code" href="unioncvmx__ilk__bist__sum.html#a60ba921d1a39a754b49d03081be2dd4c">u64</a>;
<a name="l01053"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html">01053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html">cvmx_ilk_bist_sum_s</a> {
<a name="l01054"></a>01054 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a1f2f612cb9483684460865de18fe56e9">rxf_x2p</a>                      : 1;  <span class="comment">/**&lt; BIST result of the X2P memory 0 (rxf.x2p_fif_mem). */</span>
<a name="l01056"></a>01056     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a71db84e6902804908351eac22547b2fe">rxf_mem19</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 4 (rxf.rx_fif_bnk3_mem4). */</span>
<a name="l01057"></a>01057     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aba5eff20e772b6da31adace4186931f5">rxf_mem18</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 3 (rxf.rx_fif_bnk3_mem3. */</span>
<a name="l01058"></a>01058     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ad9e348c3da397c37e0bc0e8d6f2e3979">rxf_mem17</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 2 (rxf.rx_fif_bnk3_mem2). */</span>
<a name="l01059"></a>01059     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a8794a43ca5984a51bd1f1694626464d3">rxf_mem16</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 1 (rxf.rx_fif_bnk3_mem1). */</span>
<a name="l01060"></a>01060     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a421dede15cb064ab149112b1e33282ac">rxf_mem15</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 0 (rxf.rx_fif_bnk3_mem0). */</span>
<a name="l01061"></a>01061     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a21bdf63fc3ef9095b1b7b72b5ab6b209">reserved_52_57</a>               : 6;
<a name="l01062"></a>01062     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4f49ffbaf0ef25362bde4cedf940a2c7">rxf_mem8</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 3 (rxf.rx_fif_bnk1_mem3). */</span>
<a name="l01063"></a>01063     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aba8fb1fa51298daceb12ed0d2a7f1655">rxf_mem7</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 2 (rxf.rx_fif_bnk1_mem2). */</span>
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae08662145327dba44275de12b1fdf674">rxf_mem6</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 1 (rxf.rx_fif_bnk1_mem1). */</span>
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aab6f81f268c5db8fdbfe599d35a9be1a">rxf_mem5</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 0 (rxf.rx_fif_bnk1_mem0). */</span>
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4d79d266e7649a25196ebd716c855f9a">rxf_mem4</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank0 memory 4 (rxf.rx_fif_bnk0_mem4). */</span>
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae84e53dae8a857818cd94152457b2580">rxf_mem3</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank0 memory 3 (rxf.rx_fif_bnk0_mem3. */</span>
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a659f7658f8fccc2cfd3203c7e67c0b6d">reserved_36_45</a>               : 10;
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae87d8ed038a9f8995dc2a6ed3aa34df2">rle7_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01070"></a>01070     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab9fb2feb041683e3f9bacd2b3a55fbbe">rle7_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01071"></a>01071     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a767c277b41ddcbdc2f268e91d223bfbd">rle6_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01072"></a>01072     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#acdadd71abc76865545fa9df7e0cba99c">rle6_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01073"></a>01073     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a5abc08696e07f600fa3ffb37bb253679">rle5_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01074"></a>01074     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#af037d67c1b38eda1fbbcffdec15af18d">rle5_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01075"></a>01075     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a17f1cb8cc7197eb8eee20259240eabb4">rle4_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01076"></a>01076     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a997e51f8d0483f381cc251fcbdb3ea7b">rle4_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a2bfcec11b2cb4b4c87a4c56b20f98c7c">rle3_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01078"></a>01078     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4e7b29c7a2a9b73dab8ccf249c8ff867">rle3_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01079"></a>01079     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a17c600a2a88c88e8a1dfe1bace40622f">rle2_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01080"></a>01080     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ac5c2c2e6da3a57308c2a9466559fc51a">rle2_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01081"></a>01081     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a84a5d8ca8c4c666ac1019f644f0a1859">rle1_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01082"></a>01082     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a081f1a7b1bc8b3c042ce3b7dce4a834a">rle1_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01083"></a>01083     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aa9448270425b849b394ceb7d55517229">rle0_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01084"></a>01084     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a213aca423158fd47713c05dabe230f59">rle0_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01085"></a>01085     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4f736dc796614cebeb9fca309bb485a4">rlk1_pmap</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX link1 port-kind map (rlk1.pmap.pmap_mem_fif). */</span>
<a name="l01086"></a>01086     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a136f27d99442fe73f41ffcb970a1b52f">reserved_18_18</a>               : 1;
<a name="l01087"></a>01087     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a9d32c77b8889b269946a339658076741">rlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX link1 calendar table memory (rlk1.fwc.cal_mem). */</span>
<a name="l01088"></a>01088     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ada7233ebd7be9e0475c7c15f769efcd5">reserved_16_16</a>               : 1;
<a name="l01089"></a>01089     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a74019ec48d7c614044ec1849223ce258">rlk0_pmap</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX link0 port-kind map (rlk0.pmap.pmap_mem_fif). */</span>
<a name="l01090"></a>01090     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aace448bf4afa72f4a490b98bc4d17ea7">rlk0_stat1</a>                   : 1;  <span class="comment">/**&lt; BIST result of the RX link0 byte count memory (rlk0.csr.byte_cnt_mem). */</span>
<a name="l01091"></a>01091     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#afda9996e1e216dad84171a2e777b4d0e">rlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX link0 calendar table memory (rlk0.fwc.cal_mem). */</span>
<a name="l01092"></a>01092     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ad4283edf8d2e2e737b3d5602621fb6e8">rlk0_stat</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX link0 packet count memory (rlk0.csr.pkt_cnt_mem). */</span>
<a name="l01093"></a>01093     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a8045c027ec72c63b716d7c1e90e6fa55">tlk1_stat1</a>                   : 1;  <span class="comment">/**&lt; BIST result of the TX link1 byte count memory (tlk1.csr.byte_cnt_mem). */</span>
<a name="l01094"></a>01094     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab4dc7a9b5a4b308c77823659148069af">tlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the TX link1 calendar table memory (tlk1.fwc.cal_mem). */</span>
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a7831449b39175618681c3cc1a3c8fae1">reserved_9_9</a>                 : 1;
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a46067f195063ea94479e5058b29ae6c2">tlk1_txf2</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01097"></a>01097     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a6b1cec8a501b5474b76fe96a0001f453">tlk1_txf1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab12efc0423fa82f6bbd5b28476bb37a4">tlk1_txf0</a>                    : 1;  <span class="comment">/**&lt; BIST result of the TX link1 FIFO memory (tlk1.txf.txf_mem_fif). */</span>
<a name="l01099"></a>01099     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a140885da03c4496ce9f915864b5a85cc">tlk0_stat1</a>                   : 1;  <span class="comment">/**&lt; BIST result of the TX link0 byte count memory (tlk0.csr.byte_cnt_mem). */</span>
<a name="l01100"></a>01100     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aae5f2e81adb0bcfdaf074a0745c69a2e">tlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the TX link0 calendar table memory (tlk0.fwc.cal_mem). */</span>
<a name="l01101"></a>01101     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a330c0d6f175e07b19b86dd53bc3fc81f">reserved_3_3</a>                 : 1;
<a name="l01102"></a>01102     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a0082e3dae1faa9a184b9112222987b31">tlk0_txf2</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01103"></a>01103     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a09c883c6ba2eda9e7c50d3a850cf4147">tlk0_txf1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01104"></a>01104     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aa7bcb64ad6c934db5cc240dd2951165b">tlk0_txf0</a>                    : 1;  <span class="comment">/**&lt; BIST result of the TX link0 FIFO memory (tlk0.txf.txf_mem_fif). */</span>
<a name="l01105"></a>01105 <span class="preprocessor">#else</span>
<a name="l01106"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aa7bcb64ad6c934db5cc240dd2951165b">01106</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aa7bcb64ad6c934db5cc240dd2951165b">tlk0_txf0</a>                    : 1;
<a name="l01107"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a09c883c6ba2eda9e7c50d3a850cf4147">01107</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a09c883c6ba2eda9e7c50d3a850cf4147">tlk0_txf1</a>                    : 1;
<a name="l01108"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a0082e3dae1faa9a184b9112222987b31">01108</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a0082e3dae1faa9a184b9112222987b31">tlk0_txf2</a>                    : 1;
<a name="l01109"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a330c0d6f175e07b19b86dd53bc3fc81f">01109</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a330c0d6f175e07b19b86dd53bc3fc81f">reserved_3_3</a>                 : 1;
<a name="l01110"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aae5f2e81adb0bcfdaf074a0745c69a2e">01110</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aae5f2e81adb0bcfdaf074a0745c69a2e">tlk0_fwc</a>                     : 1;
<a name="l01111"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a140885da03c4496ce9f915864b5a85cc">01111</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a140885da03c4496ce9f915864b5a85cc">tlk0_stat1</a>                   : 1;
<a name="l01112"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab12efc0423fa82f6bbd5b28476bb37a4">01112</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab12efc0423fa82f6bbd5b28476bb37a4">tlk1_txf0</a>                    : 1;
<a name="l01113"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a6b1cec8a501b5474b76fe96a0001f453">01113</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a6b1cec8a501b5474b76fe96a0001f453">tlk1_txf1</a>                    : 1;
<a name="l01114"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a46067f195063ea94479e5058b29ae6c2">01114</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a46067f195063ea94479e5058b29ae6c2">tlk1_txf2</a>                    : 1;
<a name="l01115"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a7831449b39175618681c3cc1a3c8fae1">01115</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a7831449b39175618681c3cc1a3c8fae1">reserved_9_9</a>                 : 1;
<a name="l01116"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab4dc7a9b5a4b308c77823659148069af">01116</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab4dc7a9b5a4b308c77823659148069af">tlk1_fwc</a>                     : 1;
<a name="l01117"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a8045c027ec72c63b716d7c1e90e6fa55">01117</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a8045c027ec72c63b716d7c1e90e6fa55">tlk1_stat1</a>                   : 1;
<a name="l01118"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ad4283edf8d2e2e737b3d5602621fb6e8">01118</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ad4283edf8d2e2e737b3d5602621fb6e8">rlk0_stat</a>                    : 1;
<a name="l01119"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#afda9996e1e216dad84171a2e777b4d0e">01119</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#afda9996e1e216dad84171a2e777b4d0e">rlk0_fwc</a>                     : 1;
<a name="l01120"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aace448bf4afa72f4a490b98bc4d17ea7">01120</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aace448bf4afa72f4a490b98bc4d17ea7">rlk0_stat1</a>                   : 1;
<a name="l01121"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a74019ec48d7c614044ec1849223ce258">01121</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a74019ec48d7c614044ec1849223ce258">rlk0_pmap</a>                    : 1;
<a name="l01122"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ada7233ebd7be9e0475c7c15f769efcd5">01122</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ada7233ebd7be9e0475c7c15f769efcd5">reserved_16_16</a>               : 1;
<a name="l01123"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a9d32c77b8889b269946a339658076741">01123</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a9d32c77b8889b269946a339658076741">rlk1_fwc</a>                     : 1;
<a name="l01124"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a136f27d99442fe73f41ffcb970a1b52f">01124</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a136f27d99442fe73f41ffcb970a1b52f">reserved_18_18</a>               : 1;
<a name="l01125"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4f736dc796614cebeb9fca309bb485a4">01125</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4f736dc796614cebeb9fca309bb485a4">rlk1_pmap</a>                    : 1;
<a name="l01126"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a213aca423158fd47713c05dabe230f59">01126</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a213aca423158fd47713c05dabe230f59">rle0_dsk0</a>                    : 1;
<a name="l01127"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aa9448270425b849b394ceb7d55517229">01127</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aa9448270425b849b394ceb7d55517229">rle0_dsk1</a>                    : 1;
<a name="l01128"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a081f1a7b1bc8b3c042ce3b7dce4a834a">01128</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a081f1a7b1bc8b3c042ce3b7dce4a834a">rle1_dsk0</a>                    : 1;
<a name="l01129"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a84a5d8ca8c4c666ac1019f644f0a1859">01129</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a84a5d8ca8c4c666ac1019f644f0a1859">rle1_dsk1</a>                    : 1;
<a name="l01130"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ac5c2c2e6da3a57308c2a9466559fc51a">01130</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ac5c2c2e6da3a57308c2a9466559fc51a">rle2_dsk0</a>                    : 1;
<a name="l01131"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a17c600a2a88c88e8a1dfe1bace40622f">01131</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a17c600a2a88c88e8a1dfe1bace40622f">rle2_dsk1</a>                    : 1;
<a name="l01132"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4e7b29c7a2a9b73dab8ccf249c8ff867">01132</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4e7b29c7a2a9b73dab8ccf249c8ff867">rle3_dsk0</a>                    : 1;
<a name="l01133"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a2bfcec11b2cb4b4c87a4c56b20f98c7c">01133</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a2bfcec11b2cb4b4c87a4c56b20f98c7c">rle3_dsk1</a>                    : 1;
<a name="l01134"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a997e51f8d0483f381cc251fcbdb3ea7b">01134</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a997e51f8d0483f381cc251fcbdb3ea7b">rle4_dsk0</a>                    : 1;
<a name="l01135"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a17f1cb8cc7197eb8eee20259240eabb4">01135</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a17f1cb8cc7197eb8eee20259240eabb4">rle4_dsk1</a>                    : 1;
<a name="l01136"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#af037d67c1b38eda1fbbcffdec15af18d">01136</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#af037d67c1b38eda1fbbcffdec15af18d">rle5_dsk0</a>                    : 1;
<a name="l01137"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a5abc08696e07f600fa3ffb37bb253679">01137</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a5abc08696e07f600fa3ffb37bb253679">rle5_dsk1</a>                    : 1;
<a name="l01138"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#acdadd71abc76865545fa9df7e0cba99c">01138</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#acdadd71abc76865545fa9df7e0cba99c">rle6_dsk0</a>                    : 1;
<a name="l01139"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a767c277b41ddcbdc2f268e91d223bfbd">01139</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a767c277b41ddcbdc2f268e91d223bfbd">rle6_dsk1</a>                    : 1;
<a name="l01140"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab9fb2feb041683e3f9bacd2b3a55fbbe">01140</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ab9fb2feb041683e3f9bacd2b3a55fbbe">rle7_dsk0</a>                    : 1;
<a name="l01141"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae87d8ed038a9f8995dc2a6ed3aa34df2">01141</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae87d8ed038a9f8995dc2a6ed3aa34df2">rle7_dsk1</a>                    : 1;
<a name="l01142"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a659f7658f8fccc2cfd3203c7e67c0b6d">01142</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a659f7658f8fccc2cfd3203c7e67c0b6d">reserved_36_45</a>               : 10;
<a name="l01143"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae84e53dae8a857818cd94152457b2580">01143</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae84e53dae8a857818cd94152457b2580">rxf_mem3</a>                     : 1;
<a name="l01144"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4d79d266e7649a25196ebd716c855f9a">01144</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4d79d266e7649a25196ebd716c855f9a">rxf_mem4</a>                     : 1;
<a name="l01145"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aab6f81f268c5db8fdbfe599d35a9be1a">01145</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aab6f81f268c5db8fdbfe599d35a9be1a">rxf_mem5</a>                     : 1;
<a name="l01146"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae08662145327dba44275de12b1fdf674">01146</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ae08662145327dba44275de12b1fdf674">rxf_mem6</a>                     : 1;
<a name="l01147"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aba8fb1fa51298daceb12ed0d2a7f1655">01147</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aba8fb1fa51298daceb12ed0d2a7f1655">rxf_mem7</a>                     : 1;
<a name="l01148"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4f49ffbaf0ef25362bde4cedf940a2c7">01148</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a4f49ffbaf0ef25362bde4cedf940a2c7">rxf_mem8</a>                     : 1;
<a name="l01149"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a21bdf63fc3ef9095b1b7b72b5ab6b209">01149</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a21bdf63fc3ef9095b1b7b72b5ab6b209">reserved_52_57</a>               : 6;
<a name="l01150"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a421dede15cb064ab149112b1e33282ac">01150</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a421dede15cb064ab149112b1e33282ac">rxf_mem15</a>                    : 1;
<a name="l01151"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a8794a43ca5984a51bd1f1694626464d3">01151</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a8794a43ca5984a51bd1f1694626464d3">rxf_mem16</a>                    : 1;
<a name="l01152"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ad9e348c3da397c37e0bc0e8d6f2e3979">01152</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#ad9e348c3da397c37e0bc0e8d6f2e3979">rxf_mem17</a>                    : 1;
<a name="l01153"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aba5eff20e772b6da31adace4186931f5">01153</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#aba5eff20e772b6da31adace4186931f5">rxf_mem18</a>                    : 1;
<a name="l01154"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a71db84e6902804908351eac22547b2fe">01154</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a71db84e6902804908351eac22547b2fe">rxf_mem19</a>                    : 1;
<a name="l01155"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a1f2f612cb9483684460865de18fe56e9">01155</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__s.html#a1f2f612cb9483684460865de18fe56e9">rxf_x2p</a>                      : 1;
<a name="l01156"></a>01156 <span class="preprocessor">#endif</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__bist__sum.html#a92b9678661eb991d7942bbd5d977ac65">s</a>;
<a name="l01158"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html">01158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html">cvmx_ilk_bist_sum_cn68xx</a> {
<a name="l01159"></a>01159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a88e4cf2583688836deb39170e9e8ff0d">reserved_58_63</a>               : 6;
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a49cb888291888ce81d2033ebba402c15">rxf_x2p1</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.x2p_fif_mem1 */</span>
<a name="l01162"></a>01162     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aefda1cd11c8bd41607fe8ef53b61b57c">rxf_x2p0</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.x2p_fif_mem0 */</span>
<a name="l01163"></a>01163     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ab3bf1f72e4d975bec5196c4e5693778a">rxf_pmap</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_map_mem */</span>
<a name="l01164"></a>01164     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a2ff7eb25599f551b861d58d39d7f0578">rxf_mem2</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_fif_mem2 */</span>
<a name="l01165"></a>01165     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a32f175746196a1e3fdee2d6e42a0f578">rxf_mem1</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_fif_mem1 */</span>
<a name="l01166"></a>01166     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a7f16f0a16693634553e89abf6a571c2d">rxf_mem0</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_fif_mem0 */</span>
<a name="l01167"></a>01167     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ae2684721473dcc4473c1302a500b2d80">reserved_36_51</a>               : 16;
<a name="l01168"></a>01168     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a36a5010379f893660e3e4c9b17660af0">rle7_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle7.dsk.dsk_fif_mem1 */</span>
<a name="l01169"></a>01169     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a67137a91a4abd31e22c339b7d8b9e685">rle7_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle7.dsk.dsk_fif_mem0 */</span>
<a name="l01170"></a>01170     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ad7d5e28c05ef8aa50a3e408a38a569f1">rle6_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle6.dsk.dsk_fif_mem1 */</span>
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a88056bf8734f7e96efb2ff4febea32bd">rle6_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle6.dsk.dsk_fif_mem0 */</span>
<a name="l01172"></a>01172     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aae37406da0e668edf488c803bc76c670">rle5_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle5.dsk.dsk_fif_mem1 */</span>
<a name="l01173"></a>01173     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a12725f7dc2219a1c0ea37071a71ed7d5">rle5_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle5.dsk.dsk_fif_mem0 */</span>
<a name="l01174"></a>01174     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a15f588feaeefe4cefc7fffdb8e6a4335">rle4_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle4.dsk.dsk_fif_mem1 */</span>
<a name="l01175"></a>01175     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ab34a6f500b8aebeb4200e9b8874473c5">rle4_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle4.dsk.dsk_fif_mem0 */</span>
<a name="l01176"></a>01176     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3a6ecf3657f8ee524998063e49e65d79">rle3_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle3.dsk.dsk_fif_mem1 */</span>
<a name="l01177"></a>01177     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ae577c1a6e0bdf1a0f2e4edfeb778468f">rle3_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle3.dsk.dsk_fif_mem0 */</span>
<a name="l01178"></a>01178     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a718b6fdcf56247b28cc9b26e40b3cb57">rle2_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle2.dsk.dsk_fif_mem1 */</span>
<a name="l01179"></a>01179     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5deb54e2b4ea1c0d907752223c956ef1">rle2_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle2.dsk.dsk_fif_mem0 */</span>
<a name="l01180"></a>01180     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a6ba98a6d8d0d23bf47d0870c33f7e28e">rle1_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle1.dsk.dsk_fif_mem1 */</span>
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#adbd6e78ff4232a6dc34d63210961a8e8">rle1_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle1.dsk.dsk_fif_mem0 */</span>
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a771ccd8a19cda5ad89e16aa12608e0e4">rle0_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle0.dsk.dsk_fif_mem1 */</span>
<a name="l01183"></a>01183     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a73f5b5335be490bfbb6c84f7f0f55357">rle0_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle0.dsk.dsk_fif_mem0 */</span>
<a name="l01184"></a>01184     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#af18610e1652ccdd6feff271cb49a80dc">reserved_19_19</a>               : 1;
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a8ca71d0592de1bb5592cbdc91a30761f">rlk1_stat1</a>                   : 1;  <span class="comment">/**&lt; Bist status of rlk1.csr.stat_mem1    ***NOTE: Added in pass 2.0 */</span>
<a name="l01186"></a>01186     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5cd1308f4da4cf182f76b4d466450023">rlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of rlk1.fwc.cal_chan_ram */</span>
<a name="l01187"></a>01187     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a64a9cf012f1278664c375befa47b1efc">rlk1_stat</a>                    : 1;  <span class="comment">/**&lt; Bist status of rlk1.csr.stat_mem0 */</span>
<a name="l01188"></a>01188     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a69df4a083d133b74f57a95c33f14dc81">reserved_15_15</a>               : 1;
<a name="l01189"></a>01189     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a661b38c7151244d61b043741079a5da1">rlk0_stat1</a>                   : 1;  <span class="comment">/**&lt; Bist status of rlk0.csr.stat_mem1    ***NOTE: Added in pass 2.0 */</span>
<a name="l01190"></a>01190     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#affd38b5ff4588a0134bc7a0fbe3b453e">rlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of rlk0.fwc.cal_chan_ram */</span>
<a name="l01191"></a>01191     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5ab41db584ff17ad4dc0a6ff65c43338">rlk0_stat</a>                    : 1;  <span class="comment">/**&lt; Bist status of rlk0.csr.stat_mem0 */</span>
<a name="l01192"></a>01192     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aa28db45736f0c7f8e23c475245bd6ae4">tlk1_stat1</a>                   : 1;  <span class="comment">/**&lt; Bist status of tlk1.csr.stat_mem1 */</span>
<a name="l01193"></a>01193     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a1355909c32931a2d4b314620810357f3">tlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of tlk1.fwc.cal_chan_ram */</span>
<a name="l01194"></a>01194     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a594f1e2cb23f6e4e5c34b510e8999a3e">tlk1_stat0</a>                   : 1;  <span class="comment">/**&lt; Bist status of tlk1.csr.stat_mem0 */</span>
<a name="l01195"></a>01195     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3b6891ff9d59c0c1dfab3ac710a682f9">tlk1_txf2</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk1.txf.tx_map_mem */</span>
<a name="l01196"></a>01196     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a557212d5186d64f4db696c1350c6e299">tlk1_txf1</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk1.txf.tx_fif_mem1 */</span>
<a name="l01197"></a>01197     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a9784942afc6ee451fa4c81a0ed6729e0">tlk1_txf0</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk1.txf.tx_fif_mem0 */</span>
<a name="l01198"></a>01198     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aa451d9345258eb717652f2d2535438ca">tlk0_stat1</a>                   : 1;  <span class="comment">/**&lt; Bist status of tlk0.csr.stat_mem1 */</span>
<a name="l01199"></a>01199     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a20a38ac68359351423225c46611eb6eb">tlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of tlk0.fwc.cal_chan_ram */</span>
<a name="l01200"></a>01200     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aeadf5f7b36b8222e8541cd292abbc129">tlk0_stat0</a>                   : 1;  <span class="comment">/**&lt; Bist status of tlk0.csr.stat_mem0 */</span>
<a name="l01201"></a>01201     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3550fca6136f835371c02a03e84cb181">tlk0_txf2</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk0.txf.tx_map_mem */</span>
<a name="l01202"></a>01202     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a157501d033a82fa76b476eef570f8afe">tlk0_txf1</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk0.txf.tx_fif_mem1 */</span>
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a1d2c6957afc79ebcb4a5e3231261a72f">tlk0_txf0</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk0.txf.tx_fif_mem0 */</span>
<a name="l01204"></a>01204 <span class="preprocessor">#else</span>
<a name="l01205"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a1d2c6957afc79ebcb4a5e3231261a72f">01205</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a1d2c6957afc79ebcb4a5e3231261a72f">tlk0_txf0</a>                    : 1;
<a name="l01206"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a157501d033a82fa76b476eef570f8afe">01206</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a157501d033a82fa76b476eef570f8afe">tlk0_txf1</a>                    : 1;
<a name="l01207"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3550fca6136f835371c02a03e84cb181">01207</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3550fca6136f835371c02a03e84cb181">tlk0_txf2</a>                    : 1;
<a name="l01208"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aeadf5f7b36b8222e8541cd292abbc129">01208</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aeadf5f7b36b8222e8541cd292abbc129">tlk0_stat0</a>                   : 1;
<a name="l01209"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a20a38ac68359351423225c46611eb6eb">01209</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a20a38ac68359351423225c46611eb6eb">tlk0_fwc</a>                     : 1;
<a name="l01210"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aa451d9345258eb717652f2d2535438ca">01210</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aa451d9345258eb717652f2d2535438ca">tlk0_stat1</a>                   : 1;
<a name="l01211"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a9784942afc6ee451fa4c81a0ed6729e0">01211</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a9784942afc6ee451fa4c81a0ed6729e0">tlk1_txf0</a>                    : 1;
<a name="l01212"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a557212d5186d64f4db696c1350c6e299">01212</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a557212d5186d64f4db696c1350c6e299">tlk1_txf1</a>                    : 1;
<a name="l01213"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3b6891ff9d59c0c1dfab3ac710a682f9">01213</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3b6891ff9d59c0c1dfab3ac710a682f9">tlk1_txf2</a>                    : 1;
<a name="l01214"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a594f1e2cb23f6e4e5c34b510e8999a3e">01214</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a594f1e2cb23f6e4e5c34b510e8999a3e">tlk1_stat0</a>                   : 1;
<a name="l01215"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a1355909c32931a2d4b314620810357f3">01215</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a1355909c32931a2d4b314620810357f3">tlk1_fwc</a>                     : 1;
<a name="l01216"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aa28db45736f0c7f8e23c475245bd6ae4">01216</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aa28db45736f0c7f8e23c475245bd6ae4">tlk1_stat1</a>                   : 1;
<a name="l01217"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5ab41db584ff17ad4dc0a6ff65c43338">01217</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5ab41db584ff17ad4dc0a6ff65c43338">rlk0_stat</a>                    : 1;
<a name="l01218"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#affd38b5ff4588a0134bc7a0fbe3b453e">01218</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#affd38b5ff4588a0134bc7a0fbe3b453e">rlk0_fwc</a>                     : 1;
<a name="l01219"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a661b38c7151244d61b043741079a5da1">01219</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a661b38c7151244d61b043741079a5da1">rlk0_stat1</a>                   : 1;
<a name="l01220"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a69df4a083d133b74f57a95c33f14dc81">01220</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a69df4a083d133b74f57a95c33f14dc81">reserved_15_15</a>               : 1;
<a name="l01221"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a64a9cf012f1278664c375befa47b1efc">01221</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a64a9cf012f1278664c375befa47b1efc">rlk1_stat</a>                    : 1;
<a name="l01222"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5cd1308f4da4cf182f76b4d466450023">01222</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5cd1308f4da4cf182f76b4d466450023">rlk1_fwc</a>                     : 1;
<a name="l01223"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a8ca71d0592de1bb5592cbdc91a30761f">01223</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a8ca71d0592de1bb5592cbdc91a30761f">rlk1_stat1</a>                   : 1;
<a name="l01224"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#af18610e1652ccdd6feff271cb49a80dc">01224</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#af18610e1652ccdd6feff271cb49a80dc">reserved_19_19</a>               : 1;
<a name="l01225"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a73f5b5335be490bfbb6c84f7f0f55357">01225</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a73f5b5335be490bfbb6c84f7f0f55357">rle0_dsk0</a>                    : 1;
<a name="l01226"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a771ccd8a19cda5ad89e16aa12608e0e4">01226</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a771ccd8a19cda5ad89e16aa12608e0e4">rle0_dsk1</a>                    : 1;
<a name="l01227"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#adbd6e78ff4232a6dc34d63210961a8e8">01227</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#adbd6e78ff4232a6dc34d63210961a8e8">rle1_dsk0</a>                    : 1;
<a name="l01228"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a6ba98a6d8d0d23bf47d0870c33f7e28e">01228</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a6ba98a6d8d0d23bf47d0870c33f7e28e">rle1_dsk1</a>                    : 1;
<a name="l01229"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5deb54e2b4ea1c0d907752223c956ef1">01229</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a5deb54e2b4ea1c0d907752223c956ef1">rle2_dsk0</a>                    : 1;
<a name="l01230"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a718b6fdcf56247b28cc9b26e40b3cb57">01230</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a718b6fdcf56247b28cc9b26e40b3cb57">rle2_dsk1</a>                    : 1;
<a name="l01231"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ae577c1a6e0bdf1a0f2e4edfeb778468f">01231</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ae577c1a6e0bdf1a0f2e4edfeb778468f">rle3_dsk0</a>                    : 1;
<a name="l01232"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3a6ecf3657f8ee524998063e49e65d79">01232</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a3a6ecf3657f8ee524998063e49e65d79">rle3_dsk1</a>                    : 1;
<a name="l01233"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ab34a6f500b8aebeb4200e9b8874473c5">01233</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ab34a6f500b8aebeb4200e9b8874473c5">rle4_dsk0</a>                    : 1;
<a name="l01234"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a15f588feaeefe4cefc7fffdb8e6a4335">01234</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a15f588feaeefe4cefc7fffdb8e6a4335">rle4_dsk1</a>                    : 1;
<a name="l01235"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a12725f7dc2219a1c0ea37071a71ed7d5">01235</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a12725f7dc2219a1c0ea37071a71ed7d5">rle5_dsk0</a>                    : 1;
<a name="l01236"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aae37406da0e668edf488c803bc76c670">01236</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aae37406da0e668edf488c803bc76c670">rle5_dsk1</a>                    : 1;
<a name="l01237"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a88056bf8734f7e96efb2ff4febea32bd">01237</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a88056bf8734f7e96efb2ff4febea32bd">rle6_dsk0</a>                    : 1;
<a name="l01238"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ad7d5e28c05ef8aa50a3e408a38a569f1">01238</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ad7d5e28c05ef8aa50a3e408a38a569f1">rle6_dsk1</a>                    : 1;
<a name="l01239"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a67137a91a4abd31e22c339b7d8b9e685">01239</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a67137a91a4abd31e22c339b7d8b9e685">rle7_dsk0</a>                    : 1;
<a name="l01240"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a36a5010379f893660e3e4c9b17660af0">01240</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a36a5010379f893660e3e4c9b17660af0">rle7_dsk1</a>                    : 1;
<a name="l01241"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ae2684721473dcc4473c1302a500b2d80">01241</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ae2684721473dcc4473c1302a500b2d80">reserved_36_51</a>               : 16;
<a name="l01242"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a7f16f0a16693634553e89abf6a571c2d">01242</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a7f16f0a16693634553e89abf6a571c2d">rxf_mem0</a>                     : 1;
<a name="l01243"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a32f175746196a1e3fdee2d6e42a0f578">01243</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a32f175746196a1e3fdee2d6e42a0f578">rxf_mem1</a>                     : 1;
<a name="l01244"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a2ff7eb25599f551b861d58d39d7f0578">01244</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a2ff7eb25599f551b861d58d39d7f0578">rxf_mem2</a>                     : 1;
<a name="l01245"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ab3bf1f72e4d975bec5196c4e5693778a">01245</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#ab3bf1f72e4d975bec5196c4e5693778a">rxf_pmap</a>                     : 1;
<a name="l01246"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aefda1cd11c8bd41607fe8ef53b61b57c">01246</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#aefda1cd11c8bd41607fe8ef53b61b57c">rxf_x2p0</a>                     : 1;
<a name="l01247"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a49cb888291888ce81d2033ebba402c15">01247</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a49cb888291888ce81d2033ebba402c15">rxf_x2p1</a>                     : 1;
<a name="l01248"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a88e4cf2583688836deb39170e9e8ff0d">01248</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xx.html#a88e4cf2583688836deb39170e9e8ff0d">reserved_58_63</a>               : 6;
<a name="l01249"></a>01249 <span class="preprocessor">#endif</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__bist__sum.html#a960257b942378c669874dbeb92c0e029">cn68xx</a>;
<a name="l01251"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html">01251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html">cvmx_ilk_bist_sum_cn68xxp1</a> {
<a name="l01252"></a>01252 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aae8860cc70441a9c29994588b8846cc2">reserved_58_63</a>               : 6;
<a name="l01254"></a>01254     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a75cbb9e8654167659566ccac5c0c17fb">rxf_x2p1</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.x2p_fif_mem1 */</span>
<a name="l01255"></a>01255     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad17a0f2e736bb2853eb848fac4d93a77">rxf_x2p0</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.x2p_fif_mem0 */</span>
<a name="l01256"></a>01256     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a08c17cc17c52749e985e98d40a4c170e">rxf_pmap</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_map_mem */</span>
<a name="l01257"></a>01257     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a43982c1d630b0182c6eaeee4d4f2d299">rxf_mem2</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_fif_mem2 */</span>
<a name="l01258"></a>01258     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4a9e42c66a92e50de5215821f81bb2a1">rxf_mem1</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_fif_mem1 */</span>
<a name="l01259"></a>01259     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4020374592e21cc86e0a5576bc1ecd70">rxf_mem0</a>                     : 1;  <span class="comment">/**&lt; Bist status of rxf.rx_fif_mem0 */</span>
<a name="l01260"></a>01260     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aafdd0bab90eb87b91b77018547302ba0">reserved_36_51</a>               : 16;
<a name="l01261"></a>01261     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a9209de78d2992b96399e71f65af431a5">rle7_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle7.dsk.dsk_fif_mem1 */</span>
<a name="l01262"></a>01262     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a87369c0b816e520f78c00dc06cf3faa6">rle7_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle7.dsk.dsk_fif_mem0 */</span>
<a name="l01263"></a>01263     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#af0932e9f7c5495e4fbcc433d0b22be8a">rle6_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle6.dsk.dsk_fif_mem1 */</span>
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a75e34ba61917e6bd4e28e55bdf64f3ac">rle6_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle6.dsk.dsk_fif_mem0 */</span>
<a name="l01265"></a>01265     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ab9470ccb31cd4a7b832bf1cb358141e4">rle5_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle5.dsk.dsk_fif_mem1 */</span>
<a name="l01266"></a>01266     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6f5c2d347d1cbe5212bd4088a84d304e">rle5_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle5.dsk.dsk_fif_mem0 */</span>
<a name="l01267"></a>01267     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a8f4befea875e80d740c21e282ba0e41c">rle4_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle4.dsk.dsk_fif_mem1 */</span>
<a name="l01268"></a>01268     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6af0f2ce24bbe38cabc7edcc905cc82d">rle4_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle4.dsk.dsk_fif_mem0 */</span>
<a name="l01269"></a>01269     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a39d47ce9112f1711b08f1be4c682ec81">rle3_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle3.dsk.dsk_fif_mem1 */</span>
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a1d35cf72aace8937e9866fbcc4e3d915">rle3_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle3.dsk.dsk_fif_mem0 */</span>
<a name="l01271"></a>01271     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#af73bc8af4586abc15fb3550da034f467">rle2_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle2.dsk.dsk_fif_mem1 */</span>
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a7c87dbb81190a7775eb968e3e5ac5b0f">rle2_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle2.dsk.dsk_fif_mem0 */</span>
<a name="l01273"></a>01273     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a2ea753b199f2fba47c502d6a0287a542">rle1_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle1.dsk.dsk_fif_mem1 */</span>
<a name="l01274"></a>01274     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aa73f80732aa07707019097717444716b">rle1_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle1.dsk.dsk_fif_mem0 */</span>
<a name="l01275"></a>01275     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6096fae76de896c89faf5bd5268908c9">rle0_dsk1</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle0.dsk.dsk_fif_mem1 */</span>
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a54b8887872fd6035a7107cbd2533b0a7">rle0_dsk0</a>                    : 1;  <span class="comment">/**&lt; Bist status of lne.rle0.dsk.dsk_fif_mem0 */</span>
<a name="l01277"></a>01277     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac15bf097786ad259544ac1717b5efbbc">reserved_18_19</a>               : 2;
<a name="l01278"></a>01278     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a937800720710432302eec6e900dfd739">rlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of rlk1.fwc.cal_chan_ram */</span>
<a name="l01279"></a>01279     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac5bf9c219135ca44a6209383aa9ac7ac">rlk1_stat</a>                    : 1;  <span class="comment">/**&lt; Bist status of rlk1.csr.stat_mem */</span>
<a name="l01280"></a>01280     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad8c10d4dcc342473289457ddea15f549">reserved_14_15</a>               : 2;
<a name="l01281"></a>01281     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac1a8b5e0a94ce4556427e883f81b9272">rlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of rlk0.fwc.cal_chan_ram */</span>
<a name="l01282"></a>01282     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a22fd93c302e166d12a3ed5dad53db87a">rlk0_stat</a>                    : 1;  <span class="comment">/**&lt; Bist status of rlk0.csr.stat_mem */</span>
<a name="l01283"></a>01283     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4e067a5e63b342e20f220a8f8b9903e2">reserved_11_11</a>               : 1;
<a name="l01284"></a>01284     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ab08da6b4895bb33756707598b7bc1aff">tlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of tlk1.fwc.cal_chan_ram */</span>
<a name="l01285"></a>01285     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a0586052e15cb6e69de8bbcd426c8c88f">tlk1_stat</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk1.csr.stat_mem */</span>
<a name="l01286"></a>01286     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a828a18050d630d5e7421641a8d827414">tlk1_txf2</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk1.txf.tx_map_mem */</span>
<a name="l01287"></a>01287     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a8b15ec4e5d036f7990c4e18e63a9d1d4">tlk1_txf1</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk1.txf.tx_fif_mem1 */</span>
<a name="l01288"></a>01288     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a3cd93df196cee216b41a613d02f47191">tlk1_txf0</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk1.txf.tx_fif_mem0 */</span>
<a name="l01289"></a>01289     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a0f7968737f21cd5a32ab9fc5bc432640">reserved_5_5</a>                 : 1;
<a name="l01290"></a>01290     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a98475c2d2e51e4824a548ef7f7787ff7">tlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; Bist status of tlk0.fwc.cal_chan_ram */</span>
<a name="l01291"></a>01291     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aa9a6c24094ea4342697a24111b37947f">tlk0_stat</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk0.csr.stat_mem */</span>
<a name="l01292"></a>01292     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#adeab9ad00b4e6ddad52007ecc5115280">tlk0_txf2</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk0.txf.tx_map_mem */</span>
<a name="l01293"></a>01293     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aadd6a2eb95c640c610c810c789f88e02">tlk0_txf1</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk0.txf.tx_fif_mem1 */</span>
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad8bc59b42ba34207b05520efa4d0b0b1">tlk0_txf0</a>                    : 1;  <span class="comment">/**&lt; Bist status of tlk0.txf.tx_fif_mem0 */</span>
<a name="l01295"></a>01295 <span class="preprocessor">#else</span>
<a name="l01296"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad8bc59b42ba34207b05520efa4d0b0b1">01296</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad8bc59b42ba34207b05520efa4d0b0b1">tlk0_txf0</a>                    : 1;
<a name="l01297"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aadd6a2eb95c640c610c810c789f88e02">01297</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aadd6a2eb95c640c610c810c789f88e02">tlk0_txf1</a>                    : 1;
<a name="l01298"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#adeab9ad00b4e6ddad52007ecc5115280">01298</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#adeab9ad00b4e6ddad52007ecc5115280">tlk0_txf2</a>                    : 1;
<a name="l01299"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aa9a6c24094ea4342697a24111b37947f">01299</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aa9a6c24094ea4342697a24111b37947f">tlk0_stat</a>                    : 1;
<a name="l01300"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a98475c2d2e51e4824a548ef7f7787ff7">01300</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a98475c2d2e51e4824a548ef7f7787ff7">tlk0_fwc</a>                     : 1;
<a name="l01301"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a0f7968737f21cd5a32ab9fc5bc432640">01301</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a0f7968737f21cd5a32ab9fc5bc432640">reserved_5_5</a>                 : 1;
<a name="l01302"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a3cd93df196cee216b41a613d02f47191">01302</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a3cd93df196cee216b41a613d02f47191">tlk1_txf0</a>                    : 1;
<a name="l01303"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a8b15ec4e5d036f7990c4e18e63a9d1d4">01303</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a8b15ec4e5d036f7990c4e18e63a9d1d4">tlk1_txf1</a>                    : 1;
<a name="l01304"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a828a18050d630d5e7421641a8d827414">01304</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a828a18050d630d5e7421641a8d827414">tlk1_txf2</a>                    : 1;
<a name="l01305"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a0586052e15cb6e69de8bbcd426c8c88f">01305</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a0586052e15cb6e69de8bbcd426c8c88f">tlk1_stat</a>                    : 1;
<a name="l01306"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ab08da6b4895bb33756707598b7bc1aff">01306</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ab08da6b4895bb33756707598b7bc1aff">tlk1_fwc</a>                     : 1;
<a name="l01307"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4e067a5e63b342e20f220a8f8b9903e2">01307</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4e067a5e63b342e20f220a8f8b9903e2">reserved_11_11</a>               : 1;
<a name="l01308"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a22fd93c302e166d12a3ed5dad53db87a">01308</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a22fd93c302e166d12a3ed5dad53db87a">rlk0_stat</a>                    : 1;
<a name="l01309"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac1a8b5e0a94ce4556427e883f81b9272">01309</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac1a8b5e0a94ce4556427e883f81b9272">rlk0_fwc</a>                     : 1;
<a name="l01310"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad8c10d4dcc342473289457ddea15f549">01310</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad8c10d4dcc342473289457ddea15f549">reserved_14_15</a>               : 2;
<a name="l01311"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac5bf9c219135ca44a6209383aa9ac7ac">01311</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac5bf9c219135ca44a6209383aa9ac7ac">rlk1_stat</a>                    : 1;
<a name="l01312"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a937800720710432302eec6e900dfd739">01312</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a937800720710432302eec6e900dfd739">rlk1_fwc</a>                     : 1;
<a name="l01313"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac15bf097786ad259544ac1717b5efbbc">01313</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ac15bf097786ad259544ac1717b5efbbc">reserved_18_19</a>               : 2;
<a name="l01314"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a54b8887872fd6035a7107cbd2533b0a7">01314</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a54b8887872fd6035a7107cbd2533b0a7">rle0_dsk0</a>                    : 1;
<a name="l01315"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6096fae76de896c89faf5bd5268908c9">01315</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6096fae76de896c89faf5bd5268908c9">rle0_dsk1</a>                    : 1;
<a name="l01316"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aa73f80732aa07707019097717444716b">01316</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aa73f80732aa07707019097717444716b">rle1_dsk0</a>                    : 1;
<a name="l01317"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a2ea753b199f2fba47c502d6a0287a542">01317</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a2ea753b199f2fba47c502d6a0287a542">rle1_dsk1</a>                    : 1;
<a name="l01318"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a7c87dbb81190a7775eb968e3e5ac5b0f">01318</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a7c87dbb81190a7775eb968e3e5ac5b0f">rle2_dsk0</a>                    : 1;
<a name="l01319"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#af73bc8af4586abc15fb3550da034f467">01319</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#af73bc8af4586abc15fb3550da034f467">rle2_dsk1</a>                    : 1;
<a name="l01320"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a1d35cf72aace8937e9866fbcc4e3d915">01320</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a1d35cf72aace8937e9866fbcc4e3d915">rle3_dsk0</a>                    : 1;
<a name="l01321"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a39d47ce9112f1711b08f1be4c682ec81">01321</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a39d47ce9112f1711b08f1be4c682ec81">rle3_dsk1</a>                    : 1;
<a name="l01322"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6af0f2ce24bbe38cabc7edcc905cc82d">01322</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6af0f2ce24bbe38cabc7edcc905cc82d">rle4_dsk0</a>                    : 1;
<a name="l01323"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a8f4befea875e80d740c21e282ba0e41c">01323</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a8f4befea875e80d740c21e282ba0e41c">rle4_dsk1</a>                    : 1;
<a name="l01324"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6f5c2d347d1cbe5212bd4088a84d304e">01324</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a6f5c2d347d1cbe5212bd4088a84d304e">rle5_dsk0</a>                    : 1;
<a name="l01325"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ab9470ccb31cd4a7b832bf1cb358141e4">01325</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ab9470ccb31cd4a7b832bf1cb358141e4">rle5_dsk1</a>                    : 1;
<a name="l01326"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a75e34ba61917e6bd4e28e55bdf64f3ac">01326</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a75e34ba61917e6bd4e28e55bdf64f3ac">rle6_dsk0</a>                    : 1;
<a name="l01327"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#af0932e9f7c5495e4fbcc433d0b22be8a">01327</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#af0932e9f7c5495e4fbcc433d0b22be8a">rle6_dsk1</a>                    : 1;
<a name="l01328"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a87369c0b816e520f78c00dc06cf3faa6">01328</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a87369c0b816e520f78c00dc06cf3faa6">rle7_dsk0</a>                    : 1;
<a name="l01329"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a9209de78d2992b96399e71f65af431a5">01329</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a9209de78d2992b96399e71f65af431a5">rle7_dsk1</a>                    : 1;
<a name="l01330"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aafdd0bab90eb87b91b77018547302ba0">01330</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aafdd0bab90eb87b91b77018547302ba0">reserved_36_51</a>               : 16;
<a name="l01331"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4020374592e21cc86e0a5576bc1ecd70">01331</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4020374592e21cc86e0a5576bc1ecd70">rxf_mem0</a>                     : 1;
<a name="l01332"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4a9e42c66a92e50de5215821f81bb2a1">01332</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a4a9e42c66a92e50de5215821f81bb2a1">rxf_mem1</a>                     : 1;
<a name="l01333"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a43982c1d630b0182c6eaeee4d4f2d299">01333</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a43982c1d630b0182c6eaeee4d4f2d299">rxf_mem2</a>                     : 1;
<a name="l01334"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a08c17cc17c52749e985e98d40a4c170e">01334</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a08c17cc17c52749e985e98d40a4c170e">rxf_pmap</a>                     : 1;
<a name="l01335"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad17a0f2e736bb2853eb848fac4d93a77">01335</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#ad17a0f2e736bb2853eb848fac4d93a77">rxf_x2p0</a>                     : 1;
<a name="l01336"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a75cbb9e8654167659566ccac5c0c17fb">01336</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#a75cbb9e8654167659566ccac5c0c17fb">rxf_x2p1</a>                     : 1;
<a name="l01337"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aae8860cc70441a9c29994588b8846cc2">01337</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn68xxp1.html#aae8860cc70441a9c29994588b8846cc2">reserved_58_63</a>               : 6;
<a name="l01338"></a>01338 <span class="preprocessor">#endif</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__bist__sum.html#af2f4cd1fbf4ddcf171ac341598924603">cn68xxp1</a>;
<a name="l01340"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html">01340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html">cvmx_ilk_bist_sum_cn78xx</a> {
<a name="l01341"></a>01341 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abba03c106b6a3f6d1af873a5d8af5001">rxf_x2p</a>                      : 1;  <span class="comment">/**&lt; BIST result of the X2P memory 0 (rxf.x2p_fif_mem). */</span>
<a name="l01343"></a>01343     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a06f210e3991c4dc824b7f2891a0e7cb3">rxf_mem19</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 4 (rxf.rx_fif_bnk3_mem4). */</span>
<a name="l01344"></a>01344     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a325fd77d1cfde23aff063f5fda86bc33">rxf_mem18</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 3 (rxf.rx_fif_bnk3_mem3. */</span>
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1c59fac650db264b85e19bbf79214cb0">rxf_mem17</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 2 (rxf.rx_fif_bnk3_mem2). */</span>
<a name="l01346"></a>01346     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aa7d13881ff26e2ef6f0c4db18f4f8809">rxf_mem16</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 1 (rxf.rx_fif_bnk3_mem1). */</span>
<a name="l01347"></a>01347     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac28c6417c6ca79565ddc27ac8bda4016">rxf_mem15</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank3 memory 0 (rxf.rx_fif_bnk3_mem0). */</span>
<a name="l01348"></a>01348     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a4e4a5cb62d08b1a22d9fd50adfb9bbc8">rxf_mem14</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank2 memory 4 (rxf.rx_fif_bnk2_mem4). */</span>
<a name="l01349"></a>01349     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3f40cd10365a21f99e1e2bdb60d88cc5">rxf_mem13</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank2 memory 3 (rxf.rx_fif_bnk2_mem3). */</span>
<a name="l01350"></a>01350     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a98e4882672d3ce0a0f6c73f11cf85884">rxf_mem12</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank2 memory 2 (rxf.rx_fif_bnk2_mem2). */</span>
<a name="l01351"></a>01351     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a265fda5336740d07ce72b2cf1e5ea463">rxf_mem11</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank2 memory 1 (rxf.rx_fif_bnk2_mem1). */</span>
<a name="l01352"></a>01352     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a2dc20a486cba1cbacfe4f5a4f398deef">rxf_mem10</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank2 memory 0 (rxf.rx_fif_bnk2_mem0). */</span>
<a name="l01353"></a>01353     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aefe9ad25a52f48797c7751e2c5733617">rxf_mem9</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 4 (rxf.rx_fif_bnk1_mem4). */</span>
<a name="l01354"></a>01354     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a135d67e225e77a1cf0a9b89aec1a0079">rxf_mem8</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 3 (rxf.rx_fif_bnk1_mem3). */</span>
<a name="l01355"></a>01355     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a7d300cf614db4ae65b53376e11f52b00">rxf_mem7</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 2 (rxf.rx_fif_bnk1_mem2). */</span>
<a name="l01356"></a>01356     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ab47c1d7b68cda6adb51040c19aee5bb1">rxf_mem6</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 1 (rxf.rx_fif_bnk1_mem1). */</span>
<a name="l01357"></a>01357     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a534908c6df5cb9057e4142b7f1e1e7e9">rxf_mem5</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank1 memory 0 (rxf.rx_fif_bnk1_mem0). */</span>
<a name="l01358"></a>01358     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ab892af6c9a6f89d0c83f7e0d05caa23c">rxf_mem4</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank0 memory 4 (rxf.rx_fif_bnk0_mem4). */</span>
<a name="l01359"></a>01359     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abb61901287ceb9b214839f169a749663">rxf_mem3</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank0 memory 3 (rxf.rx_fif_bnk0_mem3. */</span>
<a name="l01360"></a>01360     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a0d8a950517028d42fa99650d1294072e">rxf_mem2</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank0 memory 2 (rxf.rx_fif_bnk0_mem2). */</span>
<a name="l01361"></a>01361     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a533a2ac79b9c8e5539f0febec6f83d6a">rxf_mem1</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank0 memory 1 (rxf.rx_fif_bnk0_mem1). */</span>
<a name="l01362"></a>01362     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a286d6d2274d1096d78698767f3dd0db6">rxf_mem0</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX FIFO bank0 memory 0 (rxf.rx_fif_bnk0_mem0). */</span>
<a name="l01363"></a>01363     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a41e8560fd54d0210faeb7da7bf8298f0">reserved_36_42</a>               : 7;
<a name="l01364"></a>01364     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ad979ba7b2ffed689916186cb98725682">rle7_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a048ef92ac58817c7d084180e5872c34e">rle7_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01366"></a>01366     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a45005dee6f3f8406cb2202e5aca4c018">rle6_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01367"></a>01367     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a9f23a563180511b554b51c2ce0949f08">rle6_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01368"></a>01368     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a978a81b9ffb8460b3b206de95321568d">rle5_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1c9af303d9675acad0af361a587d96a8">rle5_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a16364c542d60992fc45ae09ca4dea525">rle4_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01371"></a>01371     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a5cc851514d411b0b2d673cf41520c9ff">rle4_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01372"></a>01372     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a4dfdcf7cd73a1a2b857fecbf2c5286e5">rle3_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01373"></a>01373     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac1686de7439d045c716babc4ae842204">rle3_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01374"></a>01374     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ae579242bd4723bf873ce737ddc0c976e">rle2_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a322876b6a5bae40a5605fc0942bc3a38">rle2_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01376"></a>01376     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3a677b103de549465f745b605a643b1c">rle1_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abaf7f7e048daed606fb0dd59fbc4a801">rle1_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01378"></a>01378     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ae818c4496ee9ae1459950b581bd83e8b">rle0_dsk1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01379"></a>01379     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#adc10c58986521855e6fba94d6911fe34">rle0_dsk0</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01380"></a>01380     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abcd5dbf91b6d4432a0d9357cccdee2cb">rlk1_pmap</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX link1 port-kind map (rlk1.pmap.pmap_mem_fif). */</span>
<a name="l01381"></a>01381     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#afa9cf27f3be3fe0a8489dea198c1eae7">rlk1_stat</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX link1 packet count memory (rlk1.csr.pkt_cnt_mem). */</span>
<a name="l01382"></a>01382     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac413aa80d2e47217141ffe38ac921fcd">rlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX link1 calendar table memory (rlk1.fwc.cal_mem). */</span>
<a name="l01383"></a>01383     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#addceaedda4bd43faa61a9a7fb41d2baf">rlk1_stat1</a>                   : 1;  <span class="comment">/**&lt; BIST result of the RX link1 byte count memory (rlk1.csr.byte_cnt_mem). */</span>
<a name="l01384"></a>01384     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aada6e1aa6f9f58dede136e5442d5e972">rlk0_pmap</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX link0 port-kind map (rlk0.pmap.pmap_mem_fif). */</span>
<a name="l01385"></a>01385     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aff16e4871f794b3fd9129571a1cca0d7">rlk0_stat1</a>                   : 1;  <span class="comment">/**&lt; BIST result of the RX link0 byte count memory (rlk0.csr.byte_cnt_mem). */</span>
<a name="l01386"></a>01386     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a80236c2e9fa3f63960d29a73ede42ef2">rlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the RX link0 calendar table memory (rlk0.fwc.cal_mem). */</span>
<a name="l01387"></a>01387     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aafc666c6f725b02956bb3edcd0bbade3">rlk0_stat</a>                    : 1;  <span class="comment">/**&lt; BIST result of the RX link0 packet count memory (rlk0.csr.pkt_cnt_mem). */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#acea721b7e618b217a3d480023ee4ec4a">tlk1_stat1</a>                   : 1;  <span class="comment">/**&lt; BIST result of the TX link1 byte count memory (tlk1.csr.byte_cnt_mem). */</span>
<a name="l01389"></a>01389     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aa27928695a6dab9fba6273bc8755b8a9">tlk1_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the TX link1 calendar table memory (tlk1.fwc.cal_mem). */</span>
<a name="l01390"></a>01390     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#af72c8a08fb093f5c0c6183d64a4c1e53">tlk1_stat0</a>                   : 1;  <span class="comment">/**&lt; BIST result of the TX link1 packet count memory (tlk1.csr.pkt_cnt_mem). */</span>
<a name="l01391"></a>01391     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a6d6c380c9fd5108b7147546a809570aa">tlk1_txf2</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01392"></a>01392     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aebe46eb739385886482e15c0d36467d5">tlk1_txf1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01393"></a>01393     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a08fd3966d0766d4d8a591b52cb5ac878">tlk1_txf0</a>                    : 1;  <span class="comment">/**&lt; BIST result of the TX link1 FIFO memory (tlk1.txf.txf_mem_fif). */</span>
<a name="l01394"></a>01394     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ad20df7995b5c3db71aefee4d8ec162c8">tlk0_stat1</a>                   : 1;  <span class="comment">/**&lt; BIST result of the TX link0 byte count memory (tlk0.csr.byte_cnt_mem). */</span>
<a name="l01395"></a>01395     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1f047566ebba46005c43a1fad58ab787">tlk0_fwc</a>                     : 1;  <span class="comment">/**&lt; BIST result of the TX link0 calendar table memory (tlk0.fwc.cal_mem). */</span>
<a name="l01396"></a>01396     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a9c9763fb9e6f4aa0a96e944b583724bf">tlk0_stat0</a>                   : 1;  <span class="comment">/**&lt; BIST result of the TX link0 packet count memory (tlk0.csr.pkt_cnt_mem). */</span>
<a name="l01397"></a>01397     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3f422da61805cced465f54bc8cdebdb0">tlk0_txf2</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01398"></a>01398     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac11ae6a417835f004bfba697f028e54d">tlk0_txf1</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01399"></a>01399     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a097dd639d8c7e4b5411d392a94424f95">tlk0_txf0</a>                    : 1;  <span class="comment">/**&lt; BIST result of the TX link0 FIFO memory (tlk0.txf.txf_mem_fif). */</span>
<a name="l01400"></a>01400 <span class="preprocessor">#else</span>
<a name="l01401"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a097dd639d8c7e4b5411d392a94424f95">01401</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a097dd639d8c7e4b5411d392a94424f95">tlk0_txf0</a>                    : 1;
<a name="l01402"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac11ae6a417835f004bfba697f028e54d">01402</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac11ae6a417835f004bfba697f028e54d">tlk0_txf1</a>                    : 1;
<a name="l01403"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3f422da61805cced465f54bc8cdebdb0">01403</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3f422da61805cced465f54bc8cdebdb0">tlk0_txf2</a>                    : 1;
<a name="l01404"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a9c9763fb9e6f4aa0a96e944b583724bf">01404</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a9c9763fb9e6f4aa0a96e944b583724bf">tlk0_stat0</a>                   : 1;
<a name="l01405"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1f047566ebba46005c43a1fad58ab787">01405</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1f047566ebba46005c43a1fad58ab787">tlk0_fwc</a>                     : 1;
<a name="l01406"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ad20df7995b5c3db71aefee4d8ec162c8">01406</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ad20df7995b5c3db71aefee4d8ec162c8">tlk0_stat1</a>                   : 1;
<a name="l01407"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a08fd3966d0766d4d8a591b52cb5ac878">01407</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a08fd3966d0766d4d8a591b52cb5ac878">tlk1_txf0</a>                    : 1;
<a name="l01408"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aebe46eb739385886482e15c0d36467d5">01408</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aebe46eb739385886482e15c0d36467d5">tlk1_txf1</a>                    : 1;
<a name="l01409"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a6d6c380c9fd5108b7147546a809570aa">01409</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a6d6c380c9fd5108b7147546a809570aa">tlk1_txf2</a>                    : 1;
<a name="l01410"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#af72c8a08fb093f5c0c6183d64a4c1e53">01410</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#af72c8a08fb093f5c0c6183d64a4c1e53">tlk1_stat0</a>                   : 1;
<a name="l01411"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aa27928695a6dab9fba6273bc8755b8a9">01411</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aa27928695a6dab9fba6273bc8755b8a9">tlk1_fwc</a>                     : 1;
<a name="l01412"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#acea721b7e618b217a3d480023ee4ec4a">01412</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#acea721b7e618b217a3d480023ee4ec4a">tlk1_stat1</a>                   : 1;
<a name="l01413"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aafc666c6f725b02956bb3edcd0bbade3">01413</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aafc666c6f725b02956bb3edcd0bbade3">rlk0_stat</a>                    : 1;
<a name="l01414"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a80236c2e9fa3f63960d29a73ede42ef2">01414</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a80236c2e9fa3f63960d29a73ede42ef2">rlk0_fwc</a>                     : 1;
<a name="l01415"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aff16e4871f794b3fd9129571a1cca0d7">01415</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aff16e4871f794b3fd9129571a1cca0d7">rlk0_stat1</a>                   : 1;
<a name="l01416"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aada6e1aa6f9f58dede136e5442d5e972">01416</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aada6e1aa6f9f58dede136e5442d5e972">rlk0_pmap</a>                    : 1;
<a name="l01417"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#addceaedda4bd43faa61a9a7fb41d2baf">01417</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#addceaedda4bd43faa61a9a7fb41d2baf">rlk1_stat1</a>                   : 1;
<a name="l01418"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac413aa80d2e47217141ffe38ac921fcd">01418</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac413aa80d2e47217141ffe38ac921fcd">rlk1_fwc</a>                     : 1;
<a name="l01419"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#afa9cf27f3be3fe0a8489dea198c1eae7">01419</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#afa9cf27f3be3fe0a8489dea198c1eae7">rlk1_stat</a>                    : 1;
<a name="l01420"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abcd5dbf91b6d4432a0d9357cccdee2cb">01420</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abcd5dbf91b6d4432a0d9357cccdee2cb">rlk1_pmap</a>                    : 1;
<a name="l01421"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#adc10c58986521855e6fba94d6911fe34">01421</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#adc10c58986521855e6fba94d6911fe34">rle0_dsk0</a>                    : 1;
<a name="l01422"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ae818c4496ee9ae1459950b581bd83e8b">01422</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ae818c4496ee9ae1459950b581bd83e8b">rle0_dsk1</a>                    : 1;
<a name="l01423"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abaf7f7e048daed606fb0dd59fbc4a801">01423</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abaf7f7e048daed606fb0dd59fbc4a801">rle1_dsk0</a>                    : 1;
<a name="l01424"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3a677b103de549465f745b605a643b1c">01424</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3a677b103de549465f745b605a643b1c">rle1_dsk1</a>                    : 1;
<a name="l01425"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a322876b6a5bae40a5605fc0942bc3a38">01425</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a322876b6a5bae40a5605fc0942bc3a38">rle2_dsk0</a>                    : 1;
<a name="l01426"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ae579242bd4723bf873ce737ddc0c976e">01426</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ae579242bd4723bf873ce737ddc0c976e">rle2_dsk1</a>                    : 1;
<a name="l01427"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac1686de7439d045c716babc4ae842204">01427</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac1686de7439d045c716babc4ae842204">rle3_dsk0</a>                    : 1;
<a name="l01428"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a4dfdcf7cd73a1a2b857fecbf2c5286e5">01428</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a4dfdcf7cd73a1a2b857fecbf2c5286e5">rle3_dsk1</a>                    : 1;
<a name="l01429"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a5cc851514d411b0b2d673cf41520c9ff">01429</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a5cc851514d411b0b2d673cf41520c9ff">rle4_dsk0</a>                    : 1;
<a name="l01430"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a16364c542d60992fc45ae09ca4dea525">01430</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a16364c542d60992fc45ae09ca4dea525">rle4_dsk1</a>                    : 1;
<a name="l01431"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1c9af303d9675acad0af361a587d96a8">01431</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1c9af303d9675acad0af361a587d96a8">rle5_dsk0</a>                    : 1;
<a name="l01432"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a978a81b9ffb8460b3b206de95321568d">01432</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a978a81b9ffb8460b3b206de95321568d">rle5_dsk1</a>                    : 1;
<a name="l01433"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a9f23a563180511b554b51c2ce0949f08">01433</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a9f23a563180511b554b51c2ce0949f08">rle6_dsk0</a>                    : 1;
<a name="l01434"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a45005dee6f3f8406cb2202e5aca4c018">01434</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a45005dee6f3f8406cb2202e5aca4c018">rle6_dsk1</a>                    : 1;
<a name="l01435"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a048ef92ac58817c7d084180e5872c34e">01435</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a048ef92ac58817c7d084180e5872c34e">rle7_dsk0</a>                    : 1;
<a name="l01436"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ad979ba7b2ffed689916186cb98725682">01436</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ad979ba7b2ffed689916186cb98725682">rle7_dsk1</a>                    : 1;
<a name="l01437"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a41e8560fd54d0210faeb7da7bf8298f0">01437</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a41e8560fd54d0210faeb7da7bf8298f0">reserved_36_42</a>               : 7;
<a name="l01438"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a286d6d2274d1096d78698767f3dd0db6">01438</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a286d6d2274d1096d78698767f3dd0db6">rxf_mem0</a>                     : 1;
<a name="l01439"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a533a2ac79b9c8e5539f0febec6f83d6a">01439</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a533a2ac79b9c8e5539f0febec6f83d6a">rxf_mem1</a>                     : 1;
<a name="l01440"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a0d8a950517028d42fa99650d1294072e">01440</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a0d8a950517028d42fa99650d1294072e">rxf_mem2</a>                     : 1;
<a name="l01441"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abb61901287ceb9b214839f169a749663">01441</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abb61901287ceb9b214839f169a749663">rxf_mem3</a>                     : 1;
<a name="l01442"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ab892af6c9a6f89d0c83f7e0d05caa23c">01442</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ab892af6c9a6f89d0c83f7e0d05caa23c">rxf_mem4</a>                     : 1;
<a name="l01443"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a534908c6df5cb9057e4142b7f1e1e7e9">01443</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a534908c6df5cb9057e4142b7f1e1e7e9">rxf_mem5</a>                     : 1;
<a name="l01444"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ab47c1d7b68cda6adb51040c19aee5bb1">01444</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ab47c1d7b68cda6adb51040c19aee5bb1">rxf_mem6</a>                     : 1;
<a name="l01445"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a7d300cf614db4ae65b53376e11f52b00">01445</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a7d300cf614db4ae65b53376e11f52b00">rxf_mem7</a>                     : 1;
<a name="l01446"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a135d67e225e77a1cf0a9b89aec1a0079">01446</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a135d67e225e77a1cf0a9b89aec1a0079">rxf_mem8</a>                     : 1;
<a name="l01447"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aefe9ad25a52f48797c7751e2c5733617">01447</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aefe9ad25a52f48797c7751e2c5733617">rxf_mem9</a>                     : 1;
<a name="l01448"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a2dc20a486cba1cbacfe4f5a4f398deef">01448</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a2dc20a486cba1cbacfe4f5a4f398deef">rxf_mem10</a>                    : 1;
<a name="l01449"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a265fda5336740d07ce72b2cf1e5ea463">01449</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a265fda5336740d07ce72b2cf1e5ea463">rxf_mem11</a>                    : 1;
<a name="l01450"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a98e4882672d3ce0a0f6c73f11cf85884">01450</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a98e4882672d3ce0a0f6c73f11cf85884">rxf_mem12</a>                    : 1;
<a name="l01451"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3f40cd10365a21f99e1e2bdb60d88cc5">01451</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a3f40cd10365a21f99e1e2bdb60d88cc5">rxf_mem13</a>                    : 1;
<a name="l01452"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a4e4a5cb62d08b1a22d9fd50adfb9bbc8">01452</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a4e4a5cb62d08b1a22d9fd50adfb9bbc8">rxf_mem14</a>                    : 1;
<a name="l01453"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac28c6417c6ca79565ddc27ac8bda4016">01453</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#ac28c6417c6ca79565ddc27ac8bda4016">rxf_mem15</a>                    : 1;
<a name="l01454"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aa7d13881ff26e2ef6f0c4db18f4f8809">01454</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#aa7d13881ff26e2ef6f0c4db18f4f8809">rxf_mem16</a>                    : 1;
<a name="l01455"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1c59fac650db264b85e19bbf79214cb0">01455</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a1c59fac650db264b85e19bbf79214cb0">rxf_mem17</a>                    : 1;
<a name="l01456"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a325fd77d1cfde23aff063f5fda86bc33">01456</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a325fd77d1cfde23aff063f5fda86bc33">rxf_mem18</a>                    : 1;
<a name="l01457"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a06f210e3991c4dc824b7f2891a0e7cb3">01457</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#a06f210e3991c4dc824b7f2891a0e7cb3">rxf_mem19</a>                    : 1;
<a name="l01458"></a><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abba03c106b6a3f6d1af873a5d8af5001">01458</a>     uint64_t <a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html#abba03c106b6a3f6d1af873a5d8af5001">rxf_x2p</a>                      : 1;
<a name="l01459"></a>01459 <span class="preprocessor">#endif</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__bist__sum.html#a12369b33d06bc60143f20f611dc67183">cn78xx</a>;
<a name="l01461"></a><a class="code" href="unioncvmx__ilk__bist__sum.html#a4bf378408e9777497e756567df93c843">01461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__bist__sum_1_1cvmx__ilk__bist__sum__cn78xx.html">cvmx_ilk_bist_sum_cn78xx</a>       <a class="code" href="unioncvmx__ilk__bist__sum.html#a4bf378408e9777497e756567df93c843">cn78xxp1</a>;
<a name="l01462"></a>01462 };
<a name="l01463"></a><a class="code" href="cvmx-ilk-defs_8h.html#a841b142f3587da950b3693c2e0e08a11">01463</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__bist__sum.html" title="cvmx_ilk_bist_sum">cvmx_ilk_bist_sum</a> <a class="code" href="unioncvmx__ilk__bist__sum.html" title="cvmx_ilk_bist_sum">cvmx_ilk_bist_sum_t</a>;
<a name="l01464"></a>01464 <span class="comment"></span>
<a name="l01465"></a>01465 <span class="comment">/**</span>
<a name="l01466"></a>01466 <span class="comment"> * cvmx_ilk_gbl_cfg</span>
<a name="l01467"></a>01467 <span class="comment"> */</span>
<a name="l01468"></a><a class="code" href="unioncvmx__ilk__gbl__cfg.html">01468</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__cfg.html" title="cvmx_ilk_gbl_cfg">cvmx_ilk_gbl_cfg</a> {
<a name="l01469"></a><a class="code" href="unioncvmx__ilk__gbl__cfg.html#a8377041da4c52a55c880160d2595da4f">01469</a>     uint64_t <a class="code" href="unioncvmx__ilk__gbl__cfg.html#a8377041da4c52a55c880160d2595da4f">u64</a>;
<a name="l01470"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html">01470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html">cvmx_ilk_gbl_cfg_s</a> {
<a name="l01471"></a>01471 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#ae4b66b988b59726eba865b4a1ec5135a">reserved_4_63</a>                : 60;
<a name="l01473"></a>01473     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a2858c75ab1806baa69568a41f917b7b5">rid_rstdis</a>                   : 1;  <span class="comment">/**&lt; Disable automatic reassembly-ID error recovery. For diagnostic use only. */</span>
<a name="l01474"></a>01474     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a00238279c2a6a1b3bf0dd8dd098e3951">reset</a>                        : 1;  <span class="comment">/**&lt; Reset ILK. For diagnostic use only. */</span>
<a name="l01475"></a>01475     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a5eff3ee4cf6173ffbae5324a07a9b723">cclk_dis</a>                     : 1;  <span class="comment">/**&lt; Disable ILK conditional clocking. For diagnostic use only. */</span>
<a name="l01476"></a>01476     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a3e0a9be5933def7251b364232ce16d7b">rxf_xlink</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01477"></a>01477 <span class="preprocessor">#else</span>
<a name="l01478"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a3e0a9be5933def7251b364232ce16d7b">01478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a3e0a9be5933def7251b364232ce16d7b">rxf_xlink</a>                    : 1;
<a name="l01479"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a5eff3ee4cf6173ffbae5324a07a9b723">01479</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a5eff3ee4cf6173ffbae5324a07a9b723">cclk_dis</a>                     : 1;
<a name="l01480"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a00238279c2a6a1b3bf0dd8dd098e3951">01480</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a00238279c2a6a1b3bf0dd8dd098e3951">reset</a>                        : 1;
<a name="l01481"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a2858c75ab1806baa69568a41f917b7b5">01481</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#a2858c75ab1806baa69568a41f917b7b5">rid_rstdis</a>                   : 1;
<a name="l01482"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#ae4b66b988b59726eba865b4a1ec5135a">01482</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html#ae4b66b988b59726eba865b4a1ec5135a">reserved_4_63</a>                : 60;
<a name="l01483"></a>01483 <span class="preprocessor">#endif</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__gbl__cfg.html#a990975274ff5b6ffe212e82f425d951f">s</a>;
<a name="l01485"></a><a class="code" href="unioncvmx__ilk__gbl__cfg.html#add7bd952cf5b9516c988f5e9bce59cf0">01485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html">cvmx_ilk_gbl_cfg_s</a>             <a class="code" href="unioncvmx__ilk__gbl__cfg.html#add7bd952cf5b9516c988f5e9bce59cf0">cn68xx</a>;
<a name="l01486"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html">01486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html">cvmx_ilk_gbl_cfg_cn68xxp1</a> {
<a name="l01487"></a>01487 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01488"></a>01488 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#a3f66d2161ce519fa3930b6a3dfb571e7">reserved_2_63</a>                : 62;
<a name="l01489"></a>01489     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#af952e0758441a4cbe0d39e8e83e623db">cclk_dis</a>                     : 1;  <span class="comment">/**&lt; Disable ILK conditional clocking.   For diagnostic use only. */</span>
<a name="l01490"></a>01490     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#a84c6819ce6dfd91f01cc85273ca8e7cb">rxf_xlink</a>                    : 1;  <span class="comment">/**&lt; Causes external loopback traffic to switch links.  Enabling</span>
<a name="l01491"></a>01491 <span class="comment">                                                         this allow simultaneous use of external and internal loopback. */</span>
<a name="l01492"></a>01492 <span class="preprocessor">#else</span>
<a name="l01493"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#a84c6819ce6dfd91f01cc85273ca8e7cb">01493</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#a84c6819ce6dfd91f01cc85273ca8e7cb">rxf_xlink</a>                    : 1;
<a name="l01494"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#af952e0758441a4cbe0d39e8e83e623db">01494</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#af952e0758441a4cbe0d39e8e83e623db">cclk_dis</a>                     : 1;
<a name="l01495"></a><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#a3f66d2161ce519fa3930b6a3dfb571e7">01495</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__cn68xxp1.html#a3f66d2161ce519fa3930b6a3dfb571e7">reserved_2_63</a>                : 62;
<a name="l01496"></a>01496 <span class="preprocessor">#endif</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__gbl__cfg.html#af7af5aca379cdee30942d551e70d923c">cn68xxp1</a>;
<a name="l01498"></a><a class="code" href="unioncvmx__ilk__gbl__cfg.html#a2f75d137911e7db61de66d42562692b7">01498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html">cvmx_ilk_gbl_cfg_s</a>             <a class="code" href="unioncvmx__ilk__gbl__cfg.html#a2f75d137911e7db61de66d42562692b7">cn78xx</a>;
<a name="l01499"></a><a class="code" href="unioncvmx__ilk__gbl__cfg.html#ab6150ad55daced03b89bca5750ee1b0d">01499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__cfg_1_1cvmx__ilk__gbl__cfg__s.html">cvmx_ilk_gbl_cfg_s</a>             <a class="code" href="unioncvmx__ilk__gbl__cfg.html#ab6150ad55daced03b89bca5750ee1b0d">cn78xxp1</a>;
<a name="l01500"></a>01500 };
<a name="l01501"></a><a class="code" href="cvmx-ilk-defs_8h.html#a714722b6d28ba245942c130c1a8f7cef">01501</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__cfg.html" title="cvmx_ilk_gbl_cfg">cvmx_ilk_gbl_cfg</a> <a class="code" href="unioncvmx__ilk__gbl__cfg.html" title="cvmx_ilk_gbl_cfg">cvmx_ilk_gbl_cfg_t</a>;
<a name="l01502"></a>01502 <span class="comment"></span>
<a name="l01503"></a>01503 <span class="comment">/**</span>
<a name="l01504"></a>01504 <span class="comment"> * cvmx_ilk_gbl_err_cfg</span>
<a name="l01505"></a>01505 <span class="comment"> */</span>
<a name="l01506"></a><a class="code" href="unioncvmx__ilk__gbl__err__cfg.html">01506</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__err__cfg.html" title="cvmx_ilk_gbl_err_cfg">cvmx_ilk_gbl_err_cfg</a> {
<a name="l01507"></a><a class="code" href="unioncvmx__ilk__gbl__err__cfg.html#aaea9dd043624af44fe60d6d3082a70f4">01507</a>     uint64_t <a class="code" href="unioncvmx__ilk__gbl__err__cfg.html#aaea9dd043624af44fe60d6d3082a70f4">u64</a>;
<a name="l01508"></a><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html">01508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html">cvmx_ilk_gbl_err_cfg_s</a> {
<a name="l01509"></a>01509 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a06eb046dca2fcd5b8fd066daa5573ad7">reserved_20_63</a>               : 44;
<a name="l01511"></a>01511     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#aa9e589945757b52caae5c2142c025ddb">rxf_flip</a>                     : 2;  <span class="comment">/**&lt; Testing feature. Flip syndrome bits &lt;1:0&gt; on writes to the RXF RAM to test single-bit or</span>
<a name="l01512"></a>01512 <span class="comment">                                                         double-bit errors. */</span>
<a name="l01513"></a>01513     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a0719900a46fa4026db336bea090e3564">x2p_flip</a>                     : 2;  <span class="comment">/**&lt; Testing feature. Flip syndrome bits &lt;1:0&gt; on writes to the X2P RAM to test single-bit or</span>
<a name="l01514"></a>01514 <span class="comment">                                                         double-bit errors. */</span>
<a name="l01515"></a>01515     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#aab9c7d33bd8c6b540536f3dec20eaa02">reserved_2_15</a>                : 14;
<a name="l01516"></a>01516     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a6f8a7a20d26b35d99c206d6dd8eb712e">rxf_cor_dis</a>                  : 1;  <span class="comment">/**&lt; Disable ECC corrector on RXF. */</span>
<a name="l01517"></a>01517     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a7ca47970db490bbba36b4e3af85c2964">x2p_cor_dis</a>                  : 1;  <span class="comment">/**&lt; Disable ECC corrector on X2P. */</span>
<a name="l01518"></a>01518 <span class="preprocessor">#else</span>
<a name="l01519"></a><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a7ca47970db490bbba36b4e3af85c2964">01519</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a7ca47970db490bbba36b4e3af85c2964">x2p_cor_dis</a>                  : 1;
<a name="l01520"></a><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a6f8a7a20d26b35d99c206d6dd8eb712e">01520</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a6f8a7a20d26b35d99c206d6dd8eb712e">rxf_cor_dis</a>                  : 1;
<a name="l01521"></a><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#aab9c7d33bd8c6b540536f3dec20eaa02">01521</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#aab9c7d33bd8c6b540536f3dec20eaa02">reserved_2_15</a>                : 14;
<a name="l01522"></a><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a0719900a46fa4026db336bea090e3564">01522</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a0719900a46fa4026db336bea090e3564">x2p_flip</a>                     : 2;
<a name="l01523"></a><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#aa9e589945757b52caae5c2142c025ddb">01523</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#aa9e589945757b52caae5c2142c025ddb">rxf_flip</a>                     : 2;
<a name="l01524"></a><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a06eb046dca2fcd5b8fd066daa5573ad7">01524</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html#a06eb046dca2fcd5b8fd066daa5573ad7">reserved_20_63</a>               : 44;
<a name="l01525"></a>01525 <span class="preprocessor">#endif</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__gbl__err__cfg.html#ae53bf546bde823afbe785e92057b019b">s</a>;
<a name="l01527"></a><a class="code" href="unioncvmx__ilk__gbl__err__cfg.html#add37b26161ce62e4903330b9484d4854">01527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html">cvmx_ilk_gbl_err_cfg_s</a>         <a class="code" href="unioncvmx__ilk__gbl__err__cfg.html#add37b26161ce62e4903330b9484d4854">cn78xx</a>;
<a name="l01528"></a><a class="code" href="unioncvmx__ilk__gbl__err__cfg.html#a2333da0b7c4e4063ad77d4b3492b0711">01528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__err__cfg_1_1cvmx__ilk__gbl__err__cfg__s.html">cvmx_ilk_gbl_err_cfg_s</a>         <a class="code" href="unioncvmx__ilk__gbl__err__cfg.html#a2333da0b7c4e4063ad77d4b3492b0711">cn78xxp1</a>;
<a name="l01529"></a>01529 };
<a name="l01530"></a><a class="code" href="cvmx-ilk-defs_8h.html#abd7d6643e78b7dbac2c6e22294022acf">01530</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__err__cfg.html" title="cvmx_ilk_gbl_err_cfg">cvmx_ilk_gbl_err_cfg</a> <a class="code" href="unioncvmx__ilk__gbl__err__cfg.html" title="cvmx_ilk_gbl_err_cfg">cvmx_ilk_gbl_err_cfg_t</a>;
<a name="l01531"></a>01531 <span class="comment"></span>
<a name="l01532"></a>01532 <span class="comment">/**</span>
<a name="l01533"></a>01533 <span class="comment"> * cvmx_ilk_gbl_int</span>
<a name="l01534"></a>01534 <span class="comment"> */</span>
<a name="l01535"></a><a class="code" href="unioncvmx__ilk__gbl__int.html">01535</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__int.html" title="cvmx_ilk_gbl_int">cvmx_ilk_gbl_int</a> {
<a name="l01536"></a><a class="code" href="unioncvmx__ilk__gbl__int.html#a587ee50c2c828fbdccb9a1f472858168">01536</a>     uint64_t <a class="code" href="unioncvmx__ilk__gbl__int.html#a587ee50c2c828fbdccb9a1f472858168">u64</a>;
<a name="l01537"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html">01537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html">cvmx_ilk_gbl_int_s</a> {
<a name="l01538"></a>01538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a4a074b1feba643e32832cfcd7e1f0c63">reserved_9_63</a>                : 55;
<a name="l01540"></a>01540     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#af73e5412d2095c26446c17e12b20a7e8">x2p_dbe</a>                      : 1;  <span class="comment">/**&lt; X2P double-bit error. Throws ILK_INTSN_E::ILK_GBL_X2P_DBE. */</span>
<a name="l01541"></a>01541     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aed703422a43bd2f8be36e57798ffbf85">x2p_sbe</a>                      : 1;  <span class="comment">/**&lt; X2P single-bit error. Throws ILK_INTSN_E::ILK_GBL_X2P_SBE. */</span>
<a name="l01542"></a>01542     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aa5fbc7258d5a59039db9ac06c9b0b41d">rxf_dbe</a>                      : 1;  <span class="comment">/**&lt; RXF double-bit error. Throws ILK_INTSN_E::ILK_GBL_RXF_DBE. */</span>
<a name="l01543"></a>01543     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#ace482a90c71d343e7b0345e28a3d02a5">rxf_sbe</a>                      : 1;  <span class="comment">/**&lt; RXF single-bit error. Throws ILK_INTSN_E::ILK_GBL_RXF_SBE. */</span>
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1c1bd5f8bdc2f4c6be418f68a2cdb67a">rxf_push_full</a>                : 1;  <span class="comment">/**&lt; RXF overflow. Throws ILK_INTSN_E::ILK_GBL_RXF_PUSH_FULL. */</span>
<a name="l01545"></a>01545     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1feb0e21b17a69f9e8aa9ac49269b214">rxf_pop_empty</a>                : 1;  <span class="comment">/**&lt; RXF underflow. Throws ILK_INTSN_E::ILK_GBL_RXF_POP_EMPTY. */</span>
<a name="l01546"></a>01546     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a2e0ec12ce4a61706deeb4af81b97013b">rxf_ctl_perr</a>                 : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01547"></a>01547     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1ee814ee2f5f779f052c5374dccef03c">rxf_lnk1_perr</a>                : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01548"></a>01548     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aab87aa32ed759b9919de17bcae988b23">rxf_lnk0_perr</a>                : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01549"></a>01549 <span class="preprocessor">#else</span>
<a name="l01550"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aab87aa32ed759b9919de17bcae988b23">01550</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aab87aa32ed759b9919de17bcae988b23">rxf_lnk0_perr</a>                : 1;
<a name="l01551"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1ee814ee2f5f779f052c5374dccef03c">01551</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1ee814ee2f5f779f052c5374dccef03c">rxf_lnk1_perr</a>                : 1;
<a name="l01552"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a2e0ec12ce4a61706deeb4af81b97013b">01552</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a2e0ec12ce4a61706deeb4af81b97013b">rxf_ctl_perr</a>                 : 1;
<a name="l01553"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1feb0e21b17a69f9e8aa9ac49269b214">01553</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1feb0e21b17a69f9e8aa9ac49269b214">rxf_pop_empty</a>                : 1;
<a name="l01554"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1c1bd5f8bdc2f4c6be418f68a2cdb67a">01554</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a1c1bd5f8bdc2f4c6be418f68a2cdb67a">rxf_push_full</a>                : 1;
<a name="l01555"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#ace482a90c71d343e7b0345e28a3d02a5">01555</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#ace482a90c71d343e7b0345e28a3d02a5">rxf_sbe</a>                      : 1;
<a name="l01556"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aa5fbc7258d5a59039db9ac06c9b0b41d">01556</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aa5fbc7258d5a59039db9ac06c9b0b41d">rxf_dbe</a>                      : 1;
<a name="l01557"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aed703422a43bd2f8be36e57798ffbf85">01557</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#aed703422a43bd2f8be36e57798ffbf85">x2p_sbe</a>                      : 1;
<a name="l01558"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#af73e5412d2095c26446c17e12b20a7e8">01558</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#af73e5412d2095c26446c17e12b20a7e8">x2p_dbe</a>                      : 1;
<a name="l01559"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a4a074b1feba643e32832cfcd7e1f0c63">01559</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html#a4a074b1feba643e32832cfcd7e1f0c63">reserved_9_63</a>                : 55;
<a name="l01560"></a>01560 <span class="preprocessor">#endif</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__gbl__int.html#a49a2a3d087cccd28b1ea61a5213b88cd">s</a>;
<a name="l01562"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html">01562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html">cvmx_ilk_gbl_int_cn68xx</a> {
<a name="l01563"></a>01563 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a654e4e1dc025275546ebe2b699794285">reserved_5_63</a>                : 59;
<a name="l01565"></a>01565     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a8908338012e27880a34a48c7c4a7b2cc">rxf_push_full</a>                : 1;  <span class="comment">/**&lt; RXF overflow */</span>
<a name="l01566"></a>01566     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a4a033f423f5917f2a13019969f4900e7">rxf_pop_empty</a>                : 1;  <span class="comment">/**&lt; RXF underflow */</span>
<a name="l01567"></a>01567     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a99e52e512008211940ffdb3a38e8800f">rxf_ctl_perr</a>                 : 1;  <span class="comment">/**&lt; RXF parity error occurred on sideband control signals.  Data</span>
<a name="l01568"></a>01568 <span class="comment">                                                         cycle will be dropped. */</span>
<a name="l01569"></a>01569     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a2bcf1290bccb460b507a24322d0c7f13">rxf_lnk1_perr</a>                : 1;  <span class="comment">/**&lt; RXF parity error occurred on RxLink1 packet data</span>
<a name="l01570"></a>01570 <span class="comment">                                                         Packet will be marked with error at eop */</span>
<a name="l01571"></a>01571     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a426ae3562e29a00f6df167cce5bb5167">rxf_lnk0_perr</a>                : 1;  <span class="comment">/**&lt; RXF parity error occurred on RxLink0 packet data.  Packet will</span>
<a name="l01572"></a>01572 <span class="comment">                                                         be marked with error at eop */</span>
<a name="l01573"></a>01573 <span class="preprocessor">#else</span>
<a name="l01574"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a426ae3562e29a00f6df167cce5bb5167">01574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a426ae3562e29a00f6df167cce5bb5167">rxf_lnk0_perr</a>                : 1;
<a name="l01575"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a2bcf1290bccb460b507a24322d0c7f13">01575</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a2bcf1290bccb460b507a24322d0c7f13">rxf_lnk1_perr</a>                : 1;
<a name="l01576"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a99e52e512008211940ffdb3a38e8800f">01576</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a99e52e512008211940ffdb3a38e8800f">rxf_ctl_perr</a>                 : 1;
<a name="l01577"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a4a033f423f5917f2a13019969f4900e7">01577</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a4a033f423f5917f2a13019969f4900e7">rxf_pop_empty</a>                : 1;
<a name="l01578"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a8908338012e27880a34a48c7c4a7b2cc">01578</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a8908338012e27880a34a48c7c4a7b2cc">rxf_push_full</a>                : 1;
<a name="l01579"></a><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a654e4e1dc025275546ebe2b699794285">01579</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html#a654e4e1dc025275546ebe2b699794285">reserved_5_63</a>                : 59;
<a name="l01580"></a>01580 <span class="preprocessor">#endif</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__gbl__int.html#abbb97cd7f7ec7f56f3b8609b6504d18a">cn68xx</a>;
<a name="l01582"></a><a class="code" href="unioncvmx__ilk__gbl__int.html#aac9f26370ff545e77a66eddea45ca604">01582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__cn68xx.html">cvmx_ilk_gbl_int_cn68xx</a>        <a class="code" href="unioncvmx__ilk__gbl__int.html#aac9f26370ff545e77a66eddea45ca604">cn68xxp1</a>;
<a name="l01583"></a><a class="code" href="unioncvmx__ilk__gbl__int.html#a68be3ad45834aa38412acedde2542006">01583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html">cvmx_ilk_gbl_int_s</a>             <a class="code" href="unioncvmx__ilk__gbl__int.html#a68be3ad45834aa38412acedde2542006">cn78xx</a>;
<a name="l01584"></a><a class="code" href="unioncvmx__ilk__gbl__int.html#a6e4b0da2b634b3dfe34444a4a9684492">01584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int_1_1cvmx__ilk__gbl__int__s.html">cvmx_ilk_gbl_int_s</a>             <a class="code" href="unioncvmx__ilk__gbl__int.html#a6e4b0da2b634b3dfe34444a4a9684492">cn78xxp1</a>;
<a name="l01585"></a>01585 };
<a name="l01586"></a><a class="code" href="cvmx-ilk-defs_8h.html#aafcfe4f06adcf72a88824983f72d2017">01586</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__int.html" title="cvmx_ilk_gbl_int">cvmx_ilk_gbl_int</a> <a class="code" href="unioncvmx__ilk__gbl__int.html" title="cvmx_ilk_gbl_int">cvmx_ilk_gbl_int_t</a>;
<a name="l01587"></a>01587 <span class="comment"></span>
<a name="l01588"></a>01588 <span class="comment">/**</span>
<a name="l01589"></a>01589 <span class="comment"> * cvmx_ilk_gbl_int_en</span>
<a name="l01590"></a>01590 <span class="comment"> */</span>
<a name="l01591"></a><a class="code" href="unioncvmx__ilk__gbl__int__en.html">01591</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__int__en.html" title="cvmx_ilk_gbl_int_en">cvmx_ilk_gbl_int_en</a> {
<a name="l01592"></a><a class="code" href="unioncvmx__ilk__gbl__int__en.html#aa8f23ab62db7e104d3c01b9d5575aa50">01592</a>     uint64_t <a class="code" href="unioncvmx__ilk__gbl__int__en.html#aa8f23ab62db7e104d3c01b9d5575aa50">u64</a>;
<a name="l01593"></a><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html">01593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html">cvmx_ilk_gbl_int_en_s</a> {
<a name="l01594"></a>01594 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#a0598c346ddf91d0526c1be453be7a21d">reserved_5_63</a>                : 59;
<a name="l01596"></a>01596     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#add57b13041cb518469dc2ecaec840b33">rxf_push_full</a>                : 1;  <span class="comment">/**&lt; RXF overflow */</span>
<a name="l01597"></a>01597     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#a82a16363e0f6cdca5cd7e6bf5bb042f9">rxf_pop_empty</a>                : 1;  <span class="comment">/**&lt; RXF underflow */</span>
<a name="l01598"></a>01598     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#ad7b70631db1fe81d5966d4fed1b48880">rxf_ctl_perr</a>                 : 1;  <span class="comment">/**&lt; RXF parity error occurred on sideband control signals.  Data</span>
<a name="l01599"></a>01599 <span class="comment">                                                         cycle will be dropped. */</span>
<a name="l01600"></a>01600     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#ae88301ae0aedc053064eb49ab7e69da3">rxf_lnk1_perr</a>                : 1;  <span class="comment">/**&lt; RXF parity error occurred on RxLink1 packet data</span>
<a name="l01601"></a>01601 <span class="comment">                                                         Packet will be marked with error at eop */</span>
<a name="l01602"></a>01602     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#af39a5b692f2d9418964b6b7d2809ba0c">rxf_lnk0_perr</a>                : 1;  <span class="comment">/**&lt; RXF parity error occurred on RxLink0 packet data</span>
<a name="l01603"></a>01603 <span class="comment">                                                         Packet will be marked with error at eop */</span>
<a name="l01604"></a>01604 <span class="preprocessor">#else</span>
<a name="l01605"></a><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#af39a5b692f2d9418964b6b7d2809ba0c">01605</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#af39a5b692f2d9418964b6b7d2809ba0c">rxf_lnk0_perr</a>                : 1;
<a name="l01606"></a><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#ae88301ae0aedc053064eb49ab7e69da3">01606</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#ae88301ae0aedc053064eb49ab7e69da3">rxf_lnk1_perr</a>                : 1;
<a name="l01607"></a><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#ad7b70631db1fe81d5966d4fed1b48880">01607</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#ad7b70631db1fe81d5966d4fed1b48880">rxf_ctl_perr</a>                 : 1;
<a name="l01608"></a><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#a82a16363e0f6cdca5cd7e6bf5bb042f9">01608</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#a82a16363e0f6cdca5cd7e6bf5bb042f9">rxf_pop_empty</a>                : 1;
<a name="l01609"></a><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#add57b13041cb518469dc2ecaec840b33">01609</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#add57b13041cb518469dc2ecaec840b33">rxf_push_full</a>                : 1;
<a name="l01610"></a><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#a0598c346ddf91d0526c1be453be7a21d">01610</a>     uint64_t <a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html#a0598c346ddf91d0526c1be453be7a21d">reserved_5_63</a>                : 59;
<a name="l01611"></a>01611 <span class="preprocessor">#endif</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__gbl__int__en.html#a7d1279814680b2c6478288a416f3e834">s</a>;
<a name="l01613"></a><a class="code" href="unioncvmx__ilk__gbl__int__en.html#a29c6d3296e042c510ad98c6eace76c3e">01613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html">cvmx_ilk_gbl_int_en_s</a>          <a class="code" href="unioncvmx__ilk__gbl__int__en.html#a29c6d3296e042c510ad98c6eace76c3e">cn68xx</a>;
<a name="l01614"></a><a class="code" href="unioncvmx__ilk__gbl__int__en.html#a99dfce7fe62d8184b15fe634d4efff6b">01614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__gbl__int__en_1_1cvmx__ilk__gbl__int__en__s.html">cvmx_ilk_gbl_int_en_s</a>          <a class="code" href="unioncvmx__ilk__gbl__int__en.html#a99dfce7fe62d8184b15fe634d4efff6b">cn68xxp1</a>;
<a name="l01615"></a>01615 };
<a name="l01616"></a><a class="code" href="cvmx-ilk-defs_8h.html#a65613df2affc6b6501b0fda969c44e78">01616</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__gbl__int__en.html" title="cvmx_ilk_gbl_int_en">cvmx_ilk_gbl_int_en</a> <a class="code" href="unioncvmx__ilk__gbl__int__en.html" title="cvmx_ilk_gbl_int_en">cvmx_ilk_gbl_int_en_t</a>;
<a name="l01617"></a>01617 <span class="comment"></span>
<a name="l01618"></a>01618 <span class="comment">/**</span>
<a name="l01619"></a>01619 <span class="comment"> * cvmx_ilk_int_sum</span>
<a name="l01620"></a>01620 <span class="comment"> */</span>
<a name="l01621"></a><a class="code" href="unioncvmx__ilk__int__sum.html">01621</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__int__sum.html" title="cvmx_ilk_int_sum">cvmx_ilk_int_sum</a> {
<a name="l01622"></a><a class="code" href="unioncvmx__ilk__int__sum.html#af3b945df2bbd67932714d75cb6810977">01622</a>     uint64_t <a class="code" href="unioncvmx__ilk__int__sum.html#af3b945df2bbd67932714d75cb6810977">u64</a>;
<a name="l01623"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html">01623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html">cvmx_ilk_int_sum_s</a> {
<a name="l01624"></a>01624 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ac295f24b3cbfcc1f4fc467f850147cd1">reserved_13_63</a>               : 51;
<a name="l01626"></a>01626     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ad173739c20da21d14de7e138229a7cf3">rle7_int</a>                     : 1;  <span class="comment">/**&lt; RxLane7 interrupt status. See ILK_RX_LNE7_INT */</span>
<a name="l01627"></a>01627     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#af2f64eea460d4e0a5cad2150f961e1e8">rle6_int</a>                     : 1;  <span class="comment">/**&lt; RxLane6 interrupt status. See ILK_RX_LNE6_INT */</span>
<a name="l01628"></a>01628     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a1be5a86f2a5a8c7adde4632f9cb4df7b">rle5_int</a>                     : 1;  <span class="comment">/**&lt; RxLane5 interrupt status. See ILK_RX_LNE5_INT */</span>
<a name="l01629"></a>01629     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a69b133da59d8f1e053995028d545c6f3">rle4_int</a>                     : 1;  <span class="comment">/**&lt; RxLane4 interrupt status. See ILK_RX_LNE4_INT */</span>
<a name="l01630"></a>01630     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a4e5c2b9598325aa729d42786bfaaaad5">rle3_int</a>                     : 1;  <span class="comment">/**&lt; RxLane3 interrupt status. See ILK_RX_LNE3_INT */</span>
<a name="l01631"></a>01631     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a2023df3f4da2f6738d5ef94b9682e2ad">rle2_int</a>                     : 1;  <span class="comment">/**&lt; RxLane2 interrupt status. See ILK_RX_LNE2_INT */</span>
<a name="l01632"></a>01632     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a2629c2090d44d9dd3d025924b066d4c9">rle1_int</a>                     : 1;  <span class="comment">/**&lt; RxLane1 interrupt status. See ILK_RX_LNE1_INT */</span>
<a name="l01633"></a>01633     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a216ad983db22f9f2656305c382957995">rle0_int</a>                     : 1;  <span class="comment">/**&lt; RxLane0 interrupt status. See ILK_RX_LNE0_INT */</span>
<a name="l01634"></a>01634     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ae8e17ce4d7689910c804ee34ceffbdbc">rlk1_int</a>                     : 1;  <span class="comment">/**&lt; RxLink1 interrupt status. See ILK_RX1_INT */</span>
<a name="l01635"></a>01635     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a732f1d869961d0ba9ce28450f884cfeb">rlk0_int</a>                     : 1;  <span class="comment">/**&lt; RxLink0 interrupt status. See ILK_RX0_INT */</span>
<a name="l01636"></a>01636     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a0426124c9e36283396134e9c03d3982a">tlk1_int</a>                     : 1;  <span class="comment">/**&lt; TxLink1 interrupt status. See ILK_TX1_INT */</span>
<a name="l01637"></a>01637     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a6073935a7df80d84e359d5ca0080bea2">tlk0_int</a>                     : 1;  <span class="comment">/**&lt; TxLink0 interrupt status. See ILK_TX0_INT */</span>
<a name="l01638"></a>01638     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a52fced800fed3ae6592e48728d551643">gbl_int</a>                      : 1;  <span class="comment">/**&lt; Global interrupt status. See ILK_GBL_INT */</span>
<a name="l01639"></a>01639 <span class="preprocessor">#else</span>
<a name="l01640"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a52fced800fed3ae6592e48728d551643">01640</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a52fced800fed3ae6592e48728d551643">gbl_int</a>                      : 1;
<a name="l01641"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a6073935a7df80d84e359d5ca0080bea2">01641</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a6073935a7df80d84e359d5ca0080bea2">tlk0_int</a>                     : 1;
<a name="l01642"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a0426124c9e36283396134e9c03d3982a">01642</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a0426124c9e36283396134e9c03d3982a">tlk1_int</a>                     : 1;
<a name="l01643"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a732f1d869961d0ba9ce28450f884cfeb">01643</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a732f1d869961d0ba9ce28450f884cfeb">rlk0_int</a>                     : 1;
<a name="l01644"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ae8e17ce4d7689910c804ee34ceffbdbc">01644</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ae8e17ce4d7689910c804ee34ceffbdbc">rlk1_int</a>                     : 1;
<a name="l01645"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a216ad983db22f9f2656305c382957995">01645</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a216ad983db22f9f2656305c382957995">rle0_int</a>                     : 1;
<a name="l01646"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a2629c2090d44d9dd3d025924b066d4c9">01646</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a2629c2090d44d9dd3d025924b066d4c9">rle1_int</a>                     : 1;
<a name="l01647"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a2023df3f4da2f6738d5ef94b9682e2ad">01647</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a2023df3f4da2f6738d5ef94b9682e2ad">rle2_int</a>                     : 1;
<a name="l01648"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a4e5c2b9598325aa729d42786bfaaaad5">01648</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a4e5c2b9598325aa729d42786bfaaaad5">rle3_int</a>                     : 1;
<a name="l01649"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a69b133da59d8f1e053995028d545c6f3">01649</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a69b133da59d8f1e053995028d545c6f3">rle4_int</a>                     : 1;
<a name="l01650"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a1be5a86f2a5a8c7adde4632f9cb4df7b">01650</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#a1be5a86f2a5a8c7adde4632f9cb4df7b">rle5_int</a>                     : 1;
<a name="l01651"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#af2f64eea460d4e0a5cad2150f961e1e8">01651</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#af2f64eea460d4e0a5cad2150f961e1e8">rle6_int</a>                     : 1;
<a name="l01652"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ad173739c20da21d14de7e138229a7cf3">01652</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ad173739c20da21d14de7e138229a7cf3">rle7_int</a>                     : 1;
<a name="l01653"></a><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ac295f24b3cbfcc1f4fc467f850147cd1">01653</a>     uint64_t <a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html#ac295f24b3cbfcc1f4fc467f850147cd1">reserved_13_63</a>               : 51;
<a name="l01654"></a>01654 <span class="preprocessor">#endif</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__int__sum.html#a22542f2da626526e95d7180b5b92f7c3">s</a>;
<a name="l01656"></a><a class="code" href="unioncvmx__ilk__int__sum.html#a4a77e6a07d0d3ebc77f6ae9f3c66609c">01656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html">cvmx_ilk_int_sum_s</a>             <a class="code" href="unioncvmx__ilk__int__sum.html#a4a77e6a07d0d3ebc77f6ae9f3c66609c">cn68xx</a>;
<a name="l01657"></a><a class="code" href="unioncvmx__ilk__int__sum.html#abb4d4303b2b1d55e483dfb8268a9654e">01657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__int__sum_1_1cvmx__ilk__int__sum__s.html">cvmx_ilk_int_sum_s</a>             <a class="code" href="unioncvmx__ilk__int__sum.html#abb4d4303b2b1d55e483dfb8268a9654e">cn68xxp1</a>;
<a name="l01658"></a>01658 };
<a name="l01659"></a><a class="code" href="cvmx-ilk-defs_8h.html#a6b67dde2281c0cdbbf72aaf161837fef">01659</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__int__sum.html" title="cvmx_ilk_int_sum">cvmx_ilk_int_sum</a> <a class="code" href="unioncvmx__ilk__int__sum.html" title="cvmx_ilk_int_sum">cvmx_ilk_int_sum_t</a>;
<a name="l01660"></a>01660 <span class="comment"></span>
<a name="l01661"></a>01661 <span class="comment">/**</span>
<a name="l01662"></a>01662 <span class="comment"> * cvmx_ilk_lne#_trn_ctl</span>
<a name="l01663"></a>01663 <span class="comment"> */</span>
<a name="l01664"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html">01664</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html" title="cvmx_ilk_lne::_trn_ctl">cvmx_ilk_lnex_trn_ctl</a> {
<a name="l01665"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html#a60e8074d443668e9cdcf3bae670a5ef0">01665</a>     uint64_t <a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html#a60e8074d443668e9cdcf3bae670a5ef0">u64</a>;
<a name="l01666"></a><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html">01666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html">cvmx_ilk_lnex_trn_ctl_s</a> {
<a name="l01667"></a>01667 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a34f4d1e8cb938433c29e69809673d201">reserved_4_63</a>                : 60;
<a name="l01669"></a>01669     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a5f66245ebacae5bfeaac192e5fe7939b">trn_lock</a>                     : 1;  <span class="comment">/**&lt; Link training RX frame lock. */</span>
<a name="l01670"></a>01670     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a05e7ed5aef466011f9d72b83ac034e6c">trn_done</a>                     : 1;  <span class="comment">/**&lt; Link training done. */</span>
<a name="l01671"></a>01671     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#aeb5c99eadb30d98aca16369a794fa972">trn_ena</a>                      : 1;  <span class="comment">/**&lt; Link training enable. */</span>
<a name="l01672"></a>01672     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#af7d3eaec7888c266391120a7e26e242c">eie_det</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01673"></a>01673 <span class="preprocessor">#else</span>
<a name="l01674"></a><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#af7d3eaec7888c266391120a7e26e242c">01674</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#af7d3eaec7888c266391120a7e26e242c">eie_det</a>                      : 1;
<a name="l01675"></a><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#aeb5c99eadb30d98aca16369a794fa972">01675</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#aeb5c99eadb30d98aca16369a794fa972">trn_ena</a>                      : 1;
<a name="l01676"></a><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a05e7ed5aef466011f9d72b83ac034e6c">01676</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a05e7ed5aef466011f9d72b83ac034e6c">trn_done</a>                     : 1;
<a name="l01677"></a><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a5f66245ebacae5bfeaac192e5fe7939b">01677</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a5f66245ebacae5bfeaac192e5fe7939b">trn_lock</a>                     : 1;
<a name="l01678"></a><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a34f4d1e8cb938433c29e69809673d201">01678</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html#a34f4d1e8cb938433c29e69809673d201">reserved_4_63</a>                : 60;
<a name="l01679"></a>01679 <span class="preprocessor">#endif</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html#ab57a76362e9183a395780322124e8457">s</a>;
<a name="l01681"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html#a77317153c3b2f9d4e7dc91db0247ac87">01681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html">cvmx_ilk_lnex_trn_ctl_s</a>        <a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html#a77317153c3b2f9d4e7dc91db0247ac87">cn78xx</a>;
<a name="l01682"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html#a05fbdf194c4bff3643765b5961966301">01682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__ctl_1_1cvmx__ilk__lnex__trn__ctl__s.html">cvmx_ilk_lnex_trn_ctl_s</a>        <a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html#a05fbdf194c4bff3643765b5961966301">cn78xxp1</a>;
<a name="l01683"></a>01683 };
<a name="l01684"></a><a class="code" href="cvmx-ilk-defs_8h.html#a585358dd42612f7a0fead750a77b108a">01684</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html" title="cvmx_ilk_lne::_trn_ctl">cvmx_ilk_lnex_trn_ctl</a> <a class="code" href="unioncvmx__ilk__lnex__trn__ctl.html" title="cvmx_ilk_lne::_trn_ctl">cvmx_ilk_lnex_trn_ctl_t</a>;
<a name="l01685"></a>01685 <span class="comment"></span>
<a name="l01686"></a>01686 <span class="comment">/**</span>
<a name="l01687"></a>01687 <span class="comment"> * cvmx_ilk_lne#_trn_ld</span>
<a name="l01688"></a>01688 <span class="comment"> */</span>
<a name="l01689"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ld.html">01689</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lnex__trn__ld.html" title="cvmx_ilk_lne::_trn_ld">cvmx_ilk_lnex_trn_ld</a> {
<a name="l01690"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ld.html#a15c639e2c87aa43928165ea66f4c1056">01690</a>     uint64_t <a class="code" href="unioncvmx__ilk__lnex__trn__ld.html#a15c639e2c87aa43928165ea66f4c1056">u64</a>;
<a name="l01691"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html">01691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html">cvmx_ilk_lnex_trn_ld_s</a> {
<a name="l01692"></a>01692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#afb71b4b91b3a51d1b3d355b4d6fbf49e">lp_manual</a>                    : 1;  <span class="comment">/**&lt; Software must write LP_MANUAL=1 when performing manually training. */</span>
<a name="l01694"></a>01694     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a0e1d75aef2fd2b1ba2001b4cafbd16dc">reserved_49_62</a>               : 14;
<a name="l01695"></a>01695     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a0d0c68cafaecaabc349a98bade833ac6">ld_cu_val</a>                    : 1;  <span class="comment">/**&lt; Local device coefficient update field valid. */</span>
<a name="l01696"></a>01696     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a87f67be0ab556805c14769185da874ce">ld_cu_dat</a>                    : 16; <span class="comment">/**&lt; Local device coefficient update field data. */</span>
<a name="l01697"></a>01697     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#ac7381f4e874650f9b1cb8af7320fd0de">reserved_17_31</a>               : 15;
<a name="l01698"></a>01698     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a4afb61ee22463a097723d3988c98a490">ld_sr_val</a>                    : 1;  <span class="comment">/**&lt; Local device status report field valid. */</span>
<a name="l01699"></a>01699     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a7bc43dc1de8396fb145139529ffd3a5f">ld_sr_dat</a>                    : 16; <span class="comment">/**&lt; Local device status report field data. */</span>
<a name="l01700"></a>01700 <span class="preprocessor">#else</span>
<a name="l01701"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a7bc43dc1de8396fb145139529ffd3a5f">01701</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a7bc43dc1de8396fb145139529ffd3a5f">ld_sr_dat</a>                    : 16;
<a name="l01702"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a4afb61ee22463a097723d3988c98a490">01702</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a4afb61ee22463a097723d3988c98a490">ld_sr_val</a>                    : 1;
<a name="l01703"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#ac7381f4e874650f9b1cb8af7320fd0de">01703</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#ac7381f4e874650f9b1cb8af7320fd0de">reserved_17_31</a>               : 15;
<a name="l01704"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a87f67be0ab556805c14769185da874ce">01704</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a87f67be0ab556805c14769185da874ce">ld_cu_dat</a>                    : 16;
<a name="l01705"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a0d0c68cafaecaabc349a98bade833ac6">01705</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a0d0c68cafaecaabc349a98bade833ac6">ld_cu_val</a>                    : 1;
<a name="l01706"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a0e1d75aef2fd2b1ba2001b4cafbd16dc">01706</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#a0e1d75aef2fd2b1ba2001b4cafbd16dc">reserved_49_62</a>               : 14;
<a name="l01707"></a><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#afb71b4b91b3a51d1b3d355b4d6fbf49e">01707</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html#afb71b4b91b3a51d1b3d355b4d6fbf49e">lp_manual</a>                    : 1;
<a name="l01708"></a>01708 <span class="preprocessor">#endif</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__lnex__trn__ld.html#a45b41c7575ab2f906f8dadcd194cd664">s</a>;
<a name="l01710"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ld.html#a4f74eecc0f844ddafa0a587c71123791">01710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html">cvmx_ilk_lnex_trn_ld_s</a>         <a class="code" href="unioncvmx__ilk__lnex__trn__ld.html#a4f74eecc0f844ddafa0a587c71123791">cn78xx</a>;
<a name="l01711"></a><a class="code" href="unioncvmx__ilk__lnex__trn__ld.html#a1670d7c7a108e0c7bffe785ec01a1867">01711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__ld_1_1cvmx__ilk__lnex__trn__ld__s.html">cvmx_ilk_lnex_trn_ld_s</a>         <a class="code" href="unioncvmx__ilk__lnex__trn__ld.html#a1670d7c7a108e0c7bffe785ec01a1867">cn78xxp1</a>;
<a name="l01712"></a>01712 };
<a name="l01713"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8a71db27c79608192f7818681ec4f4b9">01713</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lnex__trn__ld.html" title="cvmx_ilk_lne::_trn_ld">cvmx_ilk_lnex_trn_ld</a> <a class="code" href="unioncvmx__ilk__lnex__trn__ld.html" title="cvmx_ilk_lne::_trn_ld">cvmx_ilk_lnex_trn_ld_t</a>;
<a name="l01714"></a>01714 <span class="comment"></span>
<a name="l01715"></a>01715 <span class="comment">/**</span>
<a name="l01716"></a>01716 <span class="comment"> * cvmx_ilk_lne#_trn_lp</span>
<a name="l01717"></a>01717 <span class="comment"> */</span>
<a name="l01718"></a><a class="code" href="unioncvmx__ilk__lnex__trn__lp.html">01718</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lnex__trn__lp.html" title="cvmx_ilk_lne::_trn_lp">cvmx_ilk_lnex_trn_lp</a> {
<a name="l01719"></a><a class="code" href="unioncvmx__ilk__lnex__trn__lp.html#ab919d5648f4a662551d67ff1d727d7f1">01719</a>     uint64_t <a class="code" href="unioncvmx__ilk__lnex__trn__lp.html#ab919d5648f4a662551d67ff1d727d7f1">u64</a>;
<a name="l01720"></a><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html">01720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html">cvmx_ilk_lnex_trn_lp_s</a> {
<a name="l01721"></a>01721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#ac63cc406606e34ca72e47f6d6c61d6d0">reserved_49_63</a>               : 15;
<a name="l01723"></a>01723     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a2104f86c9611149f15c3aae53e2979bc">lp_cu_val</a>                    : 1;  <span class="comment">/**&lt; Link partner coefficient update field valid. */</span>
<a name="l01724"></a>01724     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#aad97876a19d9d35f0ba5910f5960eebb">lp_cu_dat</a>                    : 16; <span class="comment">/**&lt; Link partner coefficient update field data. */</span>
<a name="l01725"></a>01725     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a62e8f5883f7467a78b576c33ab3c7b26">reserved_17_31</a>               : 15;
<a name="l01726"></a>01726     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#aa4fd9247ed78cd37104a5c6b4b29f6c4">lp_sr_val</a>                    : 1;  <span class="comment">/**&lt; Link partner status report field valid. */</span>
<a name="l01727"></a>01727     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a6fb1d2df3a3edeef5bf97063f9157291">lp_sr_dat</a>                    : 16; <span class="comment">/**&lt; Link partner status report field data. */</span>
<a name="l01728"></a>01728 <span class="preprocessor">#else</span>
<a name="l01729"></a><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a6fb1d2df3a3edeef5bf97063f9157291">01729</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a6fb1d2df3a3edeef5bf97063f9157291">lp_sr_dat</a>                    : 16;
<a name="l01730"></a><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#aa4fd9247ed78cd37104a5c6b4b29f6c4">01730</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#aa4fd9247ed78cd37104a5c6b4b29f6c4">lp_sr_val</a>                    : 1;
<a name="l01731"></a><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a62e8f5883f7467a78b576c33ab3c7b26">01731</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a62e8f5883f7467a78b576c33ab3c7b26">reserved_17_31</a>               : 15;
<a name="l01732"></a><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#aad97876a19d9d35f0ba5910f5960eebb">01732</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#aad97876a19d9d35f0ba5910f5960eebb">lp_cu_dat</a>                    : 16;
<a name="l01733"></a><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a2104f86c9611149f15c3aae53e2979bc">01733</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#a2104f86c9611149f15c3aae53e2979bc">lp_cu_val</a>                    : 1;
<a name="l01734"></a><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#ac63cc406606e34ca72e47f6d6c61d6d0">01734</a>     uint64_t <a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html#ac63cc406606e34ca72e47f6d6c61d6d0">reserved_49_63</a>               : 15;
<a name="l01735"></a>01735 <span class="preprocessor">#endif</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__lnex__trn__lp.html#a12b5f2cf21fe577179b74723f86fc5cc">s</a>;
<a name="l01737"></a><a class="code" href="unioncvmx__ilk__lnex__trn__lp.html#a75636c81351583ea4b2d33e725b6770e">01737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html">cvmx_ilk_lnex_trn_lp_s</a>         <a class="code" href="unioncvmx__ilk__lnex__trn__lp.html#a75636c81351583ea4b2d33e725b6770e">cn78xx</a>;
<a name="l01738"></a><a class="code" href="unioncvmx__ilk__lnex__trn__lp.html#ad875618e788ffedb70077fcc5006b381">01738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lnex__trn__lp_1_1cvmx__ilk__lnex__trn__lp__s.html">cvmx_ilk_lnex_trn_lp_s</a>         <a class="code" href="unioncvmx__ilk__lnex__trn__lp.html#ad875618e788ffedb70077fcc5006b381">cn78xxp1</a>;
<a name="l01739"></a>01739 };
<a name="l01740"></a><a class="code" href="cvmx-ilk-defs_8h.html#ad0e2f90eaa5823c09bd61e765151d7de">01740</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lnex__trn__lp.html" title="cvmx_ilk_lne::_trn_lp">cvmx_ilk_lnex_trn_lp</a> <a class="code" href="unioncvmx__ilk__lnex__trn__lp.html" title="cvmx_ilk_lne::_trn_lp">cvmx_ilk_lnex_trn_lp_t</a>;
<a name="l01741"></a>01741 <span class="comment"></span>
<a name="l01742"></a>01742 <span class="comment">/**</span>
<a name="l01743"></a>01743 <span class="comment"> * cvmx_ilk_lne_dbg</span>
<a name="l01744"></a>01744 <span class="comment"> */</span>
<a name="l01745"></a><a class="code" href="unioncvmx__ilk__lne__dbg.html">01745</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lne__dbg.html" title="cvmx_ilk_lne_dbg">cvmx_ilk_lne_dbg</a> {
<a name="l01746"></a><a class="code" href="unioncvmx__ilk__lne__dbg.html#acc463a5e5e077fe6e85f30e453eadd32">01746</a>     uint64_t <a class="code" href="unioncvmx__ilk__lne__dbg.html#acc463a5e5e077fe6e85f30e453eadd32">u64</a>;
<a name="l01747"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html">01747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html">cvmx_ilk_lne_dbg_s</a> {
<a name="l01748"></a>01748 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ab3ac326993aaac365b18378c5bdf6509">reserved_60_63</a>               : 4;
<a name="l01750"></a>01750     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#aced85d0aa0624f1c7d50073c225a868b">tx_bad_crc32</a>                 : 1;  <span class="comment">/**&lt; Send one diagnostic word with bad CRC32 to the selected lane. Note that it injects just once. */</span>
<a name="l01751"></a>01751     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ad58889462f7baa2b2c9a08c4810dc89d">tx_bad_6467_cnt</a>              : 5;  <span class="comment">/**&lt; Specifies the number of bad 64/67 bit code words on the selected lane. */</span>
<a name="l01752"></a>01752     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#af174316f0554e19a4d9941e6348e198b">tx_bad_sync_cnt</a>              : 3;  <span class="comment">/**&lt; Specifies the number of bad sync words on the selected lane. */</span>
<a name="l01753"></a>01753     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a7656c7b56ec0c5dc92c2cdaa9236c276">tx_bad_scram_cnt</a>             : 3;  <span class="comment">/**&lt; Specifies the number of bad scrambler state on the selected lane. */</span>
<a name="l01754"></a>01754     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ae1b3dc5d77cbec163be2411dd1efa975">tx_bad_lane_sel</a>              : 16; <span class="comment">/**&lt; Select the lane to apply the error-injection counts. */</span>
<a name="l01755"></a>01755     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a7ab57b0160f37de9481892eaceb1d536">tx_dis_dispr</a>                 : 16; <span class="comment">/**&lt; Per-lane disparity disable. For diagnostic use only. */</span>
<a name="l01756"></a>01756     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a84139a8d5e264249065baf4a94ccf5fe">tx_dis_scram</a>                 : 16; <span class="comment">/**&lt; Per-lane scrambler disable. For diagnostic use only. */</span>
<a name="l01757"></a>01757 <span class="preprocessor">#else</span>
<a name="l01758"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a84139a8d5e264249065baf4a94ccf5fe">01758</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a84139a8d5e264249065baf4a94ccf5fe">tx_dis_scram</a>                 : 16;
<a name="l01759"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a7ab57b0160f37de9481892eaceb1d536">01759</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a7ab57b0160f37de9481892eaceb1d536">tx_dis_dispr</a>                 : 16;
<a name="l01760"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ae1b3dc5d77cbec163be2411dd1efa975">01760</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ae1b3dc5d77cbec163be2411dd1efa975">tx_bad_lane_sel</a>              : 16;
<a name="l01761"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a7656c7b56ec0c5dc92c2cdaa9236c276">01761</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#a7656c7b56ec0c5dc92c2cdaa9236c276">tx_bad_scram_cnt</a>             : 3;
<a name="l01762"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#af174316f0554e19a4d9941e6348e198b">01762</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#af174316f0554e19a4d9941e6348e198b">tx_bad_sync_cnt</a>              : 3;
<a name="l01763"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ad58889462f7baa2b2c9a08c4810dc89d">01763</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ad58889462f7baa2b2c9a08c4810dc89d">tx_bad_6467_cnt</a>              : 5;
<a name="l01764"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#aced85d0aa0624f1c7d50073c225a868b">01764</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#aced85d0aa0624f1c7d50073c225a868b">tx_bad_crc32</a>                 : 1;
<a name="l01765"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ab3ac326993aaac365b18378c5bdf6509">01765</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html#ab3ac326993aaac365b18378c5bdf6509">reserved_60_63</a>               : 4;
<a name="l01766"></a>01766 <span class="preprocessor">#endif</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__lne__dbg.html#ab26042fa0c4782e55bfb9cbb823d4200">s</a>;
<a name="l01768"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html">01768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html">cvmx_ilk_lne_dbg_cn68xx</a> {
<a name="l01769"></a>01769 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a41458e97cba6e272711112dfa113e9ef">reserved_60_63</a>               : 4;
<a name="l01771"></a>01771     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#adacd7b5edfa3c63f0b66fe3ac3051ca5">tx_bad_crc32</a>                 : 1;  <span class="comment">/**&lt; Send 1 diagnostic word with bad CRC32 to the selected lane.</span>
<a name="l01772"></a>01772 <span class="comment">                                                         Note: injects just once */</span>
<a name="l01773"></a>01773     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a3f670cb969225bd48cc4fbeadf9c352a">tx_bad_6467_cnt</a>              : 5;  <span class="comment">/**&lt; Send N bad 64B/67B codewords on selected lane */</span>
<a name="l01774"></a>01774     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a48545973f29e2f829d4aa61376d9cbcb">tx_bad_sync_cnt</a>              : 3;  <span class="comment">/**&lt; Send N bad sync words on selected lane */</span>
<a name="l01775"></a>01775     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a488d7eb255f08d7265c16a9c7cd05d44">tx_bad_scram_cnt</a>             : 3;  <span class="comment">/**&lt; Send N bad scram state on selected lane */</span>
<a name="l01776"></a>01776     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a496a8a6ba658108d851333ec66452c1a">reserved_40_47</a>               : 8;
<a name="l01777"></a>01777     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a6809ff8d51128cf048143501396b8119">tx_bad_lane_sel</a>              : 8;  <span class="comment">/**&lt; Select lane to apply error injection counts */</span>
<a name="l01778"></a>01778     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#ad40368194ba0893a56545b319995db3f">reserved_24_31</a>               : 8;
<a name="l01779"></a>01779     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#ab3c81a7fdadfdbada7fbcc1c6b1683a3">tx_dis_dispr</a>                 : 8;  <span class="comment">/**&lt; Per-lane disparity disable */</span>
<a name="l01780"></a>01780     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a25dc81e71fbd03aa5157838ffb559f4f">reserved_8_15</a>                : 8;
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a2e674d59bebb87f3ef476d5f0e156591">tx_dis_scram</a>                 : 8;  <span class="comment">/**&lt; Per-lane scrambler disable */</span>
<a name="l01782"></a>01782 <span class="preprocessor">#else</span>
<a name="l01783"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a2e674d59bebb87f3ef476d5f0e156591">01783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a2e674d59bebb87f3ef476d5f0e156591">tx_dis_scram</a>                 : 8;
<a name="l01784"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a25dc81e71fbd03aa5157838ffb559f4f">01784</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a25dc81e71fbd03aa5157838ffb559f4f">reserved_8_15</a>                : 8;
<a name="l01785"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#ab3c81a7fdadfdbada7fbcc1c6b1683a3">01785</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#ab3c81a7fdadfdbada7fbcc1c6b1683a3">tx_dis_dispr</a>                 : 8;
<a name="l01786"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#ad40368194ba0893a56545b319995db3f">01786</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#ad40368194ba0893a56545b319995db3f">reserved_24_31</a>               : 8;
<a name="l01787"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a6809ff8d51128cf048143501396b8119">01787</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a6809ff8d51128cf048143501396b8119">tx_bad_lane_sel</a>              : 8;
<a name="l01788"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a496a8a6ba658108d851333ec66452c1a">01788</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a496a8a6ba658108d851333ec66452c1a">reserved_40_47</a>               : 8;
<a name="l01789"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a488d7eb255f08d7265c16a9c7cd05d44">01789</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a488d7eb255f08d7265c16a9c7cd05d44">tx_bad_scram_cnt</a>             : 3;
<a name="l01790"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a48545973f29e2f829d4aa61376d9cbcb">01790</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a48545973f29e2f829d4aa61376d9cbcb">tx_bad_sync_cnt</a>              : 3;
<a name="l01791"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a3f670cb969225bd48cc4fbeadf9c352a">01791</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a3f670cb969225bd48cc4fbeadf9c352a">tx_bad_6467_cnt</a>              : 5;
<a name="l01792"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#adacd7b5edfa3c63f0b66fe3ac3051ca5">01792</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#adacd7b5edfa3c63f0b66fe3ac3051ca5">tx_bad_crc32</a>                 : 1;
<a name="l01793"></a><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a41458e97cba6e272711112dfa113e9ef">01793</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html#a41458e97cba6e272711112dfa113e9ef">reserved_60_63</a>               : 4;
<a name="l01794"></a>01794 <span class="preprocessor">#endif</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__lne__dbg.html#ad2769353c23ff74bb5b8ee297b73e7cd">cn68xx</a>;
<a name="l01796"></a><a class="code" href="unioncvmx__ilk__lne__dbg.html#afe0dcc356aa905dab2e529cf9cb9265d">01796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__cn68xx.html">cvmx_ilk_lne_dbg_cn68xx</a>        <a class="code" href="unioncvmx__ilk__lne__dbg.html#afe0dcc356aa905dab2e529cf9cb9265d">cn68xxp1</a>;
<a name="l01797"></a><a class="code" href="unioncvmx__ilk__lne__dbg.html#a5f27f7743c81b8b03d0c2ca27f832bf4">01797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html">cvmx_ilk_lne_dbg_s</a>             <a class="code" href="unioncvmx__ilk__lne__dbg.html#a5f27f7743c81b8b03d0c2ca27f832bf4">cn78xx</a>;
<a name="l01798"></a><a class="code" href="unioncvmx__ilk__lne__dbg.html#a0dc73235da4d062381139077b3b48172">01798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__dbg_1_1cvmx__ilk__lne__dbg__s.html">cvmx_ilk_lne_dbg_s</a>             <a class="code" href="unioncvmx__ilk__lne__dbg.html#a0dc73235da4d062381139077b3b48172">cn78xxp1</a>;
<a name="l01799"></a>01799 };
<a name="l01800"></a><a class="code" href="cvmx-ilk-defs_8h.html#a700ce736628afb0bc5c68c15679ba3bf">01800</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lne__dbg.html" title="cvmx_ilk_lne_dbg">cvmx_ilk_lne_dbg</a> <a class="code" href="unioncvmx__ilk__lne__dbg.html" title="cvmx_ilk_lne_dbg">cvmx_ilk_lne_dbg_t</a>;
<a name="l01801"></a>01801 <span class="comment"></span>
<a name="l01802"></a>01802 <span class="comment">/**</span>
<a name="l01803"></a>01803 <span class="comment"> * cvmx_ilk_lne_sts_msg</span>
<a name="l01804"></a>01804 <span class="comment"> */</span>
<a name="l01805"></a><a class="code" href="unioncvmx__ilk__lne__sts__msg.html">01805</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lne__sts__msg.html" title="cvmx_ilk_lne_sts_msg">cvmx_ilk_lne_sts_msg</a> {
<a name="l01806"></a><a class="code" href="unioncvmx__ilk__lne__sts__msg.html#a2b961a21995147ea044118c3a1ea3d09">01806</a>     uint64_t <a class="code" href="unioncvmx__ilk__lne__sts__msg.html#a2b961a21995147ea044118c3a1ea3d09">u64</a>;
<a name="l01807"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html">01807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html">cvmx_ilk_lne_sts_msg_s</a> {
<a name="l01808"></a>01808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01809"></a>01809 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a531e0b7ae6cbce142be2ee8f8d4dfe51">rx_lnk_stat</a>                  : 16; <span class="comment">/**&lt; Link status received in the diagnostic word (per-lane); 1 means healthy (according to the</span>
<a name="l01810"></a>01810 <span class="comment">                                                         Interlaken specification). */</span>
<a name="l01811"></a>01811     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a0f9f3fb98eefdf9cd6976cb3e48200ee">rx_lne_stat</a>                  : 16; <span class="comment">/**&lt; Lane status received in the diagnostic word (per-lane); 1 means healthy (according to the</span>
<a name="l01812"></a>01812 <span class="comment">                                                         Interlaken specification). */</span>
<a name="l01813"></a>01813     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#af32c5f31d7a22d45df8114e5d9f7c41f">tx_lnk_stat</a>                  : 16; <span class="comment">/**&lt; Link status transmitted in the diagnostic word (per-lane); 1 means healthy (according to</span>
<a name="l01814"></a>01814 <span class="comment">                                                         the Interlaken specification). */</span>
<a name="l01815"></a>01815     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a7aa0ce472eca5052bc1e592e0774c184">tx_lne_stat</a>                  : 16; <span class="comment">/**&lt; Lane status transmitted in the diagnostic word (per-lane); 1 means healthy (according to</span>
<a name="l01816"></a>01816 <span class="comment">                                                         the Interlaken specification). */</span>
<a name="l01817"></a>01817 <span class="preprocessor">#else</span>
<a name="l01818"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a7aa0ce472eca5052bc1e592e0774c184">01818</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a7aa0ce472eca5052bc1e592e0774c184">tx_lne_stat</a>                  : 16;
<a name="l01819"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#af32c5f31d7a22d45df8114e5d9f7c41f">01819</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#af32c5f31d7a22d45df8114e5d9f7c41f">tx_lnk_stat</a>                  : 16;
<a name="l01820"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a0f9f3fb98eefdf9cd6976cb3e48200ee">01820</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a0f9f3fb98eefdf9cd6976cb3e48200ee">rx_lne_stat</a>                  : 16;
<a name="l01821"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a531e0b7ae6cbce142be2ee8f8d4dfe51">01821</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html#a531e0b7ae6cbce142be2ee8f8d4dfe51">rx_lnk_stat</a>                  : 16;
<a name="l01822"></a>01822 <span class="preprocessor">#endif</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__lne__sts__msg.html#abc48c9a31812cf01cc203b3c55655a07">s</a>;
<a name="l01824"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html">01824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html">cvmx_ilk_lne_sts_msg_cn68xx</a> {
<a name="l01825"></a>01825 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ac1aba57cecc91d1b96b137f339b10dc1">reserved_56_63</a>               : 8;
<a name="l01827"></a>01827     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ab2c7b392e54ee5e108a04fc0c98274e7">rx_lnk_stat</a>                  : 8;  <span class="comment">/**&lt; Link status received in the diagnostic word (per-lane)</span>
<a name="l01828"></a>01828 <span class="comment">                                                         &apos;1&apos; means healthy (according to the Interlaken spec) */</span>
<a name="l01829"></a>01829     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a8e4fc8f733d8ca0010265f9d629937c5">reserved_40_47</a>               : 8;
<a name="l01830"></a>01830     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ae946f12fa67913653e8b0d7fed9126ed">rx_lne_stat</a>                  : 8;  <span class="comment">/**&lt; Lane status received in the diagnostic word (per-lane)</span>
<a name="l01831"></a>01831 <span class="comment">                                                         &apos;1&apos; means healthy (according to the Interlaken spec) */</span>
<a name="l01832"></a>01832     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ae7a1580f5b3458e08d3fe14fa50664a5">reserved_24_31</a>               : 8;
<a name="l01833"></a>01833     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#aff4bef2ade347e841401a82f6aaeefd4">tx_lnk_stat</a>                  : 8;  <span class="comment">/**&lt; Link status transmitted in the diagnostic word (per-lane)</span>
<a name="l01834"></a>01834 <span class="comment">                                                         &apos;1&apos; means healthy (according to the Interlaken spec) */</span>
<a name="l01835"></a>01835     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a672f4b97fd848bc28ee2dfbdd6a1baee">reserved_8_15</a>                : 8;
<a name="l01836"></a>01836     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a9bbd41d7c981597d07893bed4b63af2d">tx_lne_stat</a>                  : 8;  <span class="comment">/**&lt; Lane status transmitted in the diagnostic word (per-lane)</span>
<a name="l01837"></a>01837 <span class="comment">                                                         &apos;1&apos; means healthy (according to the Interlaken spec) */</span>
<a name="l01838"></a>01838 <span class="preprocessor">#else</span>
<a name="l01839"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a9bbd41d7c981597d07893bed4b63af2d">01839</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a9bbd41d7c981597d07893bed4b63af2d">tx_lne_stat</a>                  : 8;
<a name="l01840"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a672f4b97fd848bc28ee2dfbdd6a1baee">01840</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a672f4b97fd848bc28ee2dfbdd6a1baee">reserved_8_15</a>                : 8;
<a name="l01841"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#aff4bef2ade347e841401a82f6aaeefd4">01841</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#aff4bef2ade347e841401a82f6aaeefd4">tx_lnk_stat</a>                  : 8;
<a name="l01842"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ae7a1580f5b3458e08d3fe14fa50664a5">01842</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ae7a1580f5b3458e08d3fe14fa50664a5">reserved_24_31</a>               : 8;
<a name="l01843"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ae946f12fa67913653e8b0d7fed9126ed">01843</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ae946f12fa67913653e8b0d7fed9126ed">rx_lne_stat</a>                  : 8;
<a name="l01844"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a8e4fc8f733d8ca0010265f9d629937c5">01844</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#a8e4fc8f733d8ca0010265f9d629937c5">reserved_40_47</a>               : 8;
<a name="l01845"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ab2c7b392e54ee5e108a04fc0c98274e7">01845</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ab2c7b392e54ee5e108a04fc0c98274e7">rx_lnk_stat</a>                  : 8;
<a name="l01846"></a><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ac1aba57cecc91d1b96b137f339b10dc1">01846</a>     uint64_t <a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html#ac1aba57cecc91d1b96b137f339b10dc1">reserved_56_63</a>               : 8;
<a name="l01847"></a>01847 <span class="preprocessor">#endif</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__lne__sts__msg.html#a03b14874def53d03b6037b9f5de011fa">cn68xx</a>;
<a name="l01849"></a><a class="code" href="unioncvmx__ilk__lne__sts__msg.html#a40691631ee44681c4d9b3c2db5cd0cc9">01849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__cn68xx.html">cvmx_ilk_lne_sts_msg_cn68xx</a>    <a class="code" href="unioncvmx__ilk__lne__sts__msg.html#a40691631ee44681c4d9b3c2db5cd0cc9">cn68xxp1</a>;
<a name="l01850"></a><a class="code" href="unioncvmx__ilk__lne__sts__msg.html#ab540b661177ff0b03459af53dc39ceb7">01850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html">cvmx_ilk_lne_sts_msg_s</a>         <a class="code" href="unioncvmx__ilk__lne__sts__msg.html#ab540b661177ff0b03459af53dc39ceb7">cn78xx</a>;
<a name="l01851"></a><a class="code" href="unioncvmx__ilk__lne__sts__msg.html#a7e4169ad57b006baadbcbaca9c37b570">01851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__lne__sts__msg_1_1cvmx__ilk__lne__sts__msg__s.html">cvmx_ilk_lne_sts_msg_s</a>         <a class="code" href="unioncvmx__ilk__lne__sts__msg.html#a7e4169ad57b006baadbcbaca9c37b570">cn78xxp1</a>;
<a name="l01852"></a>01852 };
<a name="l01853"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8ff39e8caf40f96eea234a9610968a34">01853</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__lne__sts__msg.html" title="cvmx_ilk_lne_sts_msg">cvmx_ilk_lne_sts_msg</a> <a class="code" href="unioncvmx__ilk__lne__sts__msg.html" title="cvmx_ilk_lne_sts_msg">cvmx_ilk_lne_sts_msg_t</a>;
<a name="l01854"></a>01854 <span class="comment"></span>
<a name="l01855"></a>01855 <span class="comment">/**</span>
<a name="l01856"></a>01856 <span class="comment"> * cvmx_ilk_rid_cfg</span>
<a name="l01857"></a>01857 <span class="comment"> */</span>
<a name="l01858"></a><a class="code" href="unioncvmx__ilk__rid__cfg.html">01858</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rid__cfg.html" title="cvmx_ilk_rid_cfg">cvmx_ilk_rid_cfg</a> {
<a name="l01859"></a><a class="code" href="unioncvmx__ilk__rid__cfg.html#a3717cad89956dbe255d37a318a1caef1">01859</a>     uint64_t <a class="code" href="unioncvmx__ilk__rid__cfg.html#a3717cad89956dbe255d37a318a1caef1">u64</a>;
<a name="l01860"></a><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html">01860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html">cvmx_ilk_rid_cfg_s</a> {
<a name="l01861"></a>01861 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#a89953344def3661e994058a681a22934">reserved_39_63</a>               : 25;
<a name="l01863"></a>01863     uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#ac4f6259760c2416bca3adf5b37fe8277">max_cnt</a>                      : 7;  <span class="comment">/**&lt; Maximum number of reassembly IDs (RIDs) allowed for both links. If</span>
<a name="l01864"></a>01864 <span class="comment">                                                         an SOP arrives and the total number of RIDs already allocated to</span>
<a name="l01865"></a>01865 <span class="comment">                                                         both links is at least [MAX_CNT], the packet is dropped.</span>
<a name="l01866"></a>01866 <span class="comment">                                                         An SOP allocates a RID; an EOP frees a RID. ILK_RX()_RID can be used to further</span>
<a name="l01867"></a>01867 <span class="comment">                                                         restrict each link individually. */</span>
<a name="l01868"></a>01868     uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#a45b43e938d1d0189b3c64ad8b33ace10">reserved_7_31</a>                : 25;
<a name="l01869"></a>01869     uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#adccefddd7bb10a402fcde50ed3d46228">base</a>                         : 7;  <span class="comment">/**&lt; The base RID for ILK. There is a shared pool of 96 RIDs for all MACs.</span>
<a name="l01870"></a>01870 <span class="comment">                                                         See PKI_REASM_E. ILK can allocate any RID in the range of</span>
<a name="l01871"></a>01871 <span class="comment">                                                         _ [BASE] -&gt; ([BASE]+([MAX_CNT]-1)).</span>
<a name="l01872"></a>01872 <span class="comment">                                                         BASE and MAX_CNT must be constrained such that:</span>
<a name="l01873"></a>01873 <span class="comment">                                                         _ 1) [BASE] &gt;= 2.</span>
<a name="l01874"></a>01874 <span class="comment">                                                         _ 2) [BASE] + [MAX_CNT] &lt;= 96.</span>
<a name="l01875"></a>01875 <span class="comment">                                                         _ 3) [BASE]..([BASE]+([MAX_CNT]-1)) does not overlap with any other MAC programming.</span>
<a name="l01876"></a>01876 <span class="comment">                                                         The reset value for this CSR has been chosen such that all these conditions are satisfied.</span>
<a name="l01877"></a>01877 <span class="comment">                                                         The reset value supports up to a total of 64 outstanding incomplete packets between ILK0</span>
<a name="l01878"></a>01878 <span class="comment">                                                         and ILK1.</span>
<a name="l01879"></a>01879 <span class="comment">                                                         Changes to BASE must only occur when ILK0 and ILK1 are both quiescent (i.e. Both ILK0 and</span>
<a name="l01880"></a>01880 <span class="comment">                                                         ILK1 receive interfaces are down and the RX fifo is empty). */</span>
<a name="l01881"></a>01881 <span class="preprocessor">#else</span>
<a name="l01882"></a><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#adccefddd7bb10a402fcde50ed3d46228">01882</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#adccefddd7bb10a402fcde50ed3d46228">base</a>                         : 7;
<a name="l01883"></a><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#a45b43e938d1d0189b3c64ad8b33ace10">01883</a>     uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#a45b43e938d1d0189b3c64ad8b33ace10">reserved_7_31</a>                : 25;
<a name="l01884"></a><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#ac4f6259760c2416bca3adf5b37fe8277">01884</a>     uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#ac4f6259760c2416bca3adf5b37fe8277">max_cnt</a>                      : 7;
<a name="l01885"></a><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#a89953344def3661e994058a681a22934">01885</a>     uint64_t <a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html#a89953344def3661e994058a681a22934">reserved_39_63</a>               : 25;
<a name="l01886"></a>01886 <span class="preprocessor">#endif</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rid__cfg.html#ac1ff008a3a97121ba5223cd8b4e792a3">s</a>;
<a name="l01888"></a><a class="code" href="unioncvmx__ilk__rid__cfg.html#ae55e9850e8993eb6c6c584742b622e5a">01888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html">cvmx_ilk_rid_cfg_s</a>             <a class="code" href="unioncvmx__ilk__rid__cfg.html#ae55e9850e8993eb6c6c584742b622e5a">cn78xx</a>;
<a name="l01889"></a><a class="code" href="unioncvmx__ilk__rid__cfg.html#a9b4a9e2190ef47fda027f66742686e09">01889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rid__cfg_1_1cvmx__ilk__rid__cfg__s.html">cvmx_ilk_rid_cfg_s</a>             <a class="code" href="unioncvmx__ilk__rid__cfg.html#a9b4a9e2190ef47fda027f66742686e09">cn78xxp1</a>;
<a name="l01890"></a>01890 };
<a name="l01891"></a><a class="code" href="cvmx-ilk-defs_8h.html#ad3835f8ee47c6075f483e65db4958619">01891</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rid__cfg.html" title="cvmx_ilk_rid_cfg">cvmx_ilk_rid_cfg</a> <a class="code" href="unioncvmx__ilk__rid__cfg.html" title="cvmx_ilk_rid_cfg">cvmx_ilk_rid_cfg_t</a>;
<a name="l01892"></a>01892 <span class="comment"></span>
<a name="l01893"></a>01893 <span class="comment">/**</span>
<a name="l01894"></a>01894 <span class="comment"> * cvmx_ilk_rx#_byte_cnt#</span>
<a name="l01895"></a>01895 <span class="comment"> */</span>
<a name="l01896"></a><a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html">01896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html" title="cvmx_ilk_rx::_byte_cnt#">cvmx_ilk_rxx_byte_cntx</a> {
<a name="l01897"></a><a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html#a86c7d60745a52c044a0e7fa01d51b0f8">01897</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html#a86c7d60745a52c044a0e7fa01d51b0f8">u64</a>;
<a name="l01898"></a><a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html">01898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html">cvmx_ilk_rxx_byte_cntx_s</a> {
<a name="l01899"></a>01899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html#ab79c81c621ec754abacce2be35161f5b">reserved_40_63</a>               : 24;
<a name="l01901"></a>01901     uint64_t <a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html#a8f92b6e0f92c99a6b670d4f97c02b211">rx_bytes</a>                     : 40; <span class="comment">/**&lt; Number of bytes received per channel. Wraps on overflow. On overflow, sets</span>
<a name="l01902"></a>01902 <span class="comment">                                                         ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01903"></a>01903 <span class="preprocessor">#else</span>
<a name="l01904"></a><a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html#a8f92b6e0f92c99a6b670d4f97c02b211">01904</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html#a8f92b6e0f92c99a6b670d4f97c02b211">rx_bytes</a>                     : 40;
<a name="l01905"></a><a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html#ab79c81c621ec754abacce2be35161f5b">01905</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html#ab79c81c621ec754abacce2be35161f5b">reserved_40_63</a>               : 24;
<a name="l01906"></a>01906 <span class="preprocessor">#endif</span>
<a name="l01907"></a>01907 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html#a68fdbb6e086d4ef0fffbe341193b25ef">s</a>;
<a name="l01908"></a><a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html#ac6d273c9efa4e66a59e8ae69f1179c24">01908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html">cvmx_ilk_rxx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html#ac6d273c9efa4e66a59e8ae69f1179c24">cn78xx</a>;
<a name="l01909"></a><a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html#acc2a2f460f949a82e6499bf0350ee750">01909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__byte__cntx_1_1cvmx__ilk__rxx__byte__cntx__s.html">cvmx_ilk_rxx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html#acc2a2f460f949a82e6499bf0350ee750">cn78xxp1</a>;
<a name="l01910"></a>01910 };
<a name="l01911"></a><a class="code" href="cvmx-ilk-defs_8h.html#a4d642c2af5b196e91e4430e0af2b1b7a">01911</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html" title="cvmx_ilk_rx::_byte_cnt#">cvmx_ilk_rxx_byte_cntx</a> <a class="code" href="unioncvmx__ilk__rxx__byte__cntx.html" title="cvmx_ilk_rx::_byte_cnt#">cvmx_ilk_rxx_byte_cntx_t</a>;
<a name="l01912"></a>01912 <span class="comment"></span>
<a name="l01913"></a>01913 <span class="comment">/**</span>
<a name="l01914"></a>01914 <span class="comment"> * cvmx_ilk_rx#_cal_entry#</span>
<a name="l01915"></a>01915 <span class="comment"> */</span>
<a name="l01916"></a><a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html">01916</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html" title="cvmx_ilk_rx::_cal_entry#">cvmx_ilk_rxx_cal_entryx</a> {
<a name="l01917"></a><a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html#adaf97c6afc9c0a21288225a48845debe">01917</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html#adaf97c6afc9c0a21288225a48845debe">u64</a>;
<a name="l01918"></a><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html">01918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html">cvmx_ilk_rxx_cal_entryx_s</a> {
<a name="l01919"></a>01919 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01920"></a>01920 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#a2348c968808f8666cfdbf029d36e4d7f">reserved_34_63</a>               : 30;
<a name="l01921"></a>01921     uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#aaac2b2e619ea883fe05dd65f6dbb2867">ctl</a>                          : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX * 8) + 0.</span>
<a name="l01922"></a>01922 <span class="comment">                                                         0 = PKO backpressure channel.</span>
<a name="l01923"></a>01923 <span class="comment">                                                         1 = Link.</span>
<a name="l01924"></a>01924 <span class="comment">                                                         2 = XOFF.</span>
<a name="l01925"></a>01925 <span class="comment">                                                         3 = XON.</span>
<a name="l01926"></a>01926 <span class="comment">                                                         This field applies to one of bits &lt;55&gt;, &lt;47&gt;, or &lt;31&gt; in the Interlaken control word. */</span>
<a name="l01927"></a>01927     uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#af526d196692db61b321d64e2f618fc30">reserved_8_31</a>                : 24;
<a name="l01928"></a>01928     uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#aec45b3a78df0d1cc3bc7c61ea2481930">channel</a>                      : 8;  <span class="comment">/**&lt; PKO channel for the calendar table entry. Unused if CTL == 0x1. */</span>
<a name="l01929"></a>01929 <span class="preprocessor">#else</span>
<a name="l01930"></a><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#aec45b3a78df0d1cc3bc7c61ea2481930">01930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#aec45b3a78df0d1cc3bc7c61ea2481930">channel</a>                      : 8;
<a name="l01931"></a><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#af526d196692db61b321d64e2f618fc30">01931</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#af526d196692db61b321d64e2f618fc30">reserved_8_31</a>                : 24;
<a name="l01932"></a><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#aaac2b2e619ea883fe05dd65f6dbb2867">01932</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#aaac2b2e619ea883fe05dd65f6dbb2867">ctl</a>                          : 2;
<a name="l01933"></a><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#a2348c968808f8666cfdbf029d36e4d7f">01933</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html#a2348c968808f8666cfdbf029d36e4d7f">reserved_34_63</a>               : 30;
<a name="l01934"></a>01934 <span class="preprocessor">#endif</span>
<a name="l01935"></a>01935 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html#a1ca70ef4ce54f878c8835230db28dc71">s</a>;
<a name="l01936"></a><a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html#a3a8ca5a227abcf4353232364ac8af693">01936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html">cvmx_ilk_rxx_cal_entryx_s</a>      <a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html#a3a8ca5a227abcf4353232364ac8af693">cn78xx</a>;
<a name="l01937"></a><a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html#a6a332c8a137237eb7d0eaf92027313ec">01937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cal__entryx_1_1cvmx__ilk__rxx__cal__entryx__s.html">cvmx_ilk_rxx_cal_entryx_s</a>      <a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html#a6a332c8a137237eb7d0eaf92027313ec">cn78xxp1</a>;
<a name="l01938"></a>01938 };
<a name="l01939"></a><a class="code" href="cvmx-ilk-defs_8h.html#aa6e97a9df03e1c91b6860add31e6c568">01939</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html" title="cvmx_ilk_rx::_cal_entry#">cvmx_ilk_rxx_cal_entryx</a> <a class="code" href="unioncvmx__ilk__rxx__cal__entryx.html" title="cvmx_ilk_rx::_cal_entry#">cvmx_ilk_rxx_cal_entryx_t</a>;
<a name="l01940"></a>01940 <span class="comment"></span>
<a name="l01941"></a>01941 <span class="comment">/**</span>
<a name="l01942"></a>01942 <span class="comment"> * cvmx_ilk_rx#_cfg0</span>
<a name="l01943"></a>01943 <span class="comment"> */</span>
<a name="l01944"></a><a class="code" href="unioncvmx__ilk__rxx__cfg0.html">01944</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cfg0.html" title="cvmx_ilk_rx::_cfg0">cvmx_ilk_rxx_cfg0</a> {
<a name="l01945"></a><a class="code" href="unioncvmx__ilk__rxx__cfg0.html#aff11440c1fe6212ba32f14b920c9f2e2">01945</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__cfg0.html#aff11440c1fe6212ba32f14b920c9f2e2">u64</a>;
<a name="l01946"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html">01946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html">cvmx_ilk_rxx_cfg0_s</a> {
<a name="l01947"></a>01947 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ae2bfa39c418b36bb5c78823a3ada2448">ext_lpbk_fc</a>                  : 1;  <span class="comment">/**&lt; Enable RX-TX flow-control external loopback. */</span>
<a name="l01949"></a>01949     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a969d2552d2673e45b1308fec56b46fe7">ext_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,</span>
<a name="l01950"></a>01950 <span class="comment">                                                         skip word are inserted/deleted. */</span>
<a name="l01951"></a>01951     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a28aa739b32280f5d450ca2aefafabed7">reserved_60_61</a>               : 2;
<a name="l01952"></a>01952     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ab36f174b54a854b97b675411c0e51ae5">lnk_stats_wrap</a>               : 1;  <span class="comment">/**&lt; Upon overflow, a statistics counter should wrap instead of</span>
<a name="l01953"></a>01953 <span class="comment">                                                         saturating. */</span>
<a name="l01954"></a>01954     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a40cfd7743ed3c38c2474180d36546a73">bcw_push</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01955"></a>01955     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#abbdd3b18f0d5e2fa910cafc255953e52">mproto_ign</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01956"></a>01956     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a9d003d3dd7ff87faf12c9f5c1e17bca6">ptrn_mode</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01957"></a>01957     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#add7240c4aaea822afe178d9ec39b75c4">lnk_stats_rdclr</a>              : 1;  <span class="comment">/**&lt; Enable that a CSR read operation to ILK_RX()_STAT0..ILK_RX()_STAT9 clears the counter</span>
<a name="l01958"></a>01958 <span class="comment">                                                         after returning its current value. */</span>
<a name="l01959"></a>01959     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a7c0d3f6858eb3b386b79fdd7ff71494f">lnk_stats_ena</a>                : 1;  <span class="comment">/**&lt; Enable link-statistics counters. */</span>
<a name="l01960"></a>01960     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#abdbdec7da8baaab803b650470dc81726">mltuse_fc_ena</a>                : 1;  <span class="comment">/**&lt; Use multiuse field for calendar. */</span>
<a name="l01961"></a>01961     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#aa0a017ffa32ac805370d02b1c49f670b">cal_ena</a>                      : 1;  <span class="comment">/**&lt; Enable the RX calendar. When the calendar table is disabled, all port-pipes receive XON. */</span>
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a1e6457f0764c0fdfa55150b86e917022">mfrm_len</a>                     : 13; <span class="comment">/**&lt; The quantity of data sent on each lane including one sync word, scrambler state,</span>
<a name="l01963"></a>01963 <span class="comment">                                                         diagnostic word, zero or more skip words, and the data payload. Must be large than</span>
<a name="l01964"></a>01964 <span class="comment">                                                         _ ILK_TX()_CFG1[SKIP_CNT] + 32.</span>
<a name="l01965"></a>01965 <span class="comment">                                                         Supported range:</span>
<a name="l01966"></a>01966 <span class="comment">                                                         _ ILK_TX()_CFG1[SKIP_CNT] + 32 &lt; [MFRM_LEN] &lt;= 4096 */</span>
<a name="l01967"></a>01967     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a2a6deb976d24eb7a60c0e738a3050cd0">brst_shrt</a>                    : 7;  <span class="comment">/**&lt; Minimum interval between burst control words, as a multiple of eight bytes. Supported</span>
<a name="l01968"></a>01968 <span class="comment">                                                         range from 8 to 512 bytes (i.e. 4 &lt;= [BRST_SHRT] &lt;= 64).</span>
<a name="l01969"></a>01969 <span class="comment">                                                         This field affects the ILK_RX()_STAT4[BRST_SHRT_ERR_CNT] counter. It does not affect</span>
<a name="l01970"></a>01970 <span class="comment">                                                         correct operation of the link. */</span>
<a name="l01971"></a>01971     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a016003bbb3b0a4f22596fee76f2cc22d">lane_rev</a>                     : 1;  <span class="comment">/**&lt; Lane reversal. When enabled, lane destriping is performed from most-significant lane</span>
<a name="l01972"></a>01972 <span class="comment">                                                         enabled to least-significant lane enabled. [LANE_ENA] must be 0 before changing</span>
<a name="l01973"></a>01973 <span class="comment">                                                         [LANE_REV]. */</span>
<a name="l01974"></a>01974     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ac569266bb32ffbe5256b7555543e8f14">brst_max</a>                     : 5;  <span class="comment">/**&lt; Maximum size of a data burst, as a multiple of 64-byte blocks. Supported range is from 64</span>
<a name="l01975"></a>01975 <span class="comment">                                                         to 1024 bytes</span>
<a name="l01976"></a>01976 <span class="comment">                                                         (i.e. 0 &lt; [BRST_MAX] &lt;= 16).</span>
<a name="l01977"></a>01977 <span class="comment">                                                         This field affects the ILK_RX()_STAT2[BRST_NOT_FULL_CNT] and</span>
<a name="l01978"></a>01978 <span class="comment">                                                         ILK_RX()_STAT3[BRST_MAX_ERR_CNT] counters. It does not affect correct operation of the</span>
<a name="l01979"></a>01979 <span class="comment">                                                         link. */</span>
<a name="l01980"></a>01980     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a40801c3a4b10867d4d0bae929868ebf2">reserved_25_25</a>               : 1;
<a name="l01981"></a>01981     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a4dd507d985cf776a16d19a7a08696cc1">cal_depth</a>                    : 9;  <span class="comment">/**&lt; Indicates the number of valid entries in the calendar.   Supported range from 1 to 288. */</span>
<a name="l01982"></a>01982     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a2aa4295d43e150daafb7e338c591ad77">lane_ena</a>                     : 16; <span class="comment">/**&lt; Lane-enable mask. The link is enabled if any lane is enabled. The same lane should not be</span>
<a name="l01983"></a>01983 <span class="comment">                                                         enabled in multiple ILK_RXn_CFG0. Each bit of [LANE_ENA] maps to an RX lane (RLE) and a</span>
<a name="l01984"></a>01984 <span class="comment">                                                         QLM lane. Note that [LANE_REV] has no effect on this mapping.</span>
<a name="l01985"></a>01985 <span class="comment">                                                         _ [LANE_ENA&lt;0&gt;]  = RLE0  = QLM4 lane 0.</span>
<a name="l01986"></a>01986 <span class="comment">                                                         _ [LANE_ENA&lt;1&gt;]  = RLE1  = QLM4 lane 1.</span>
<a name="l01987"></a>01987 <span class="comment">                                                         _ [LANE_ENA&lt;2&gt;]  = RLE2  = QLM4 lane 2.</span>
<a name="l01988"></a>01988 <span class="comment">                                                         _ [LANE_ENA&lt;3&gt;]  = RLE3  = QLM4 lane 3.</span>
<a name="l01989"></a>01989 <span class="comment">                                                         _ [LANE_ENA&lt;4&gt;]  = RLE4  = QLM5 lane 0.</span>
<a name="l01990"></a>01990 <span class="comment">                                                         _ [LANE_ENA&lt;5&gt;]  = RLE5  = QLM5 lane 1.</span>
<a name="l01991"></a>01991 <span class="comment">                                                         _ [LANE_ENA&lt;6&gt;]  = RLE6  = QLM5 lane 2.</span>
<a name="l01992"></a>01992 <span class="comment">                                                         _ [LANE_ENA&lt;7&gt;]  = RLE7  = QLM5 lane 3.</span>
<a name="l01993"></a>01993 <span class="comment">                                                         _ [LANE_ENA&lt;8&gt;]  = RLE8  = QLM6 lane 0.</span>
<a name="l01994"></a>01994 <span class="comment">                                                         _ [LANE_ENA&lt;9&gt;]  = RLE9  = QLM6 lane 1.</span>
<a name="l01995"></a>01995 <span class="comment">                                                         _ [LANE_ENA&lt;10&gt;] = RLE10 = QLM6 lane 2.</span>
<a name="l01996"></a>01996 <span class="comment">                                                         _ [LANE_ENA&lt;11&gt;] = RLE11 = QLM6 lane 3.</span>
<a name="l01997"></a>01997 <span class="comment">                                                         _ [LANE_ENA&lt;12&gt;] = RLE12 = QLM7 lane 0.</span>
<a name="l01998"></a>01998 <span class="comment">                                                         _ [LANE_ENA&lt;13&gt;] = RLE13 = QLM7 lane 1.</span>
<a name="l01999"></a>01999 <span class="comment">                                                         _ [LANE_ENA&lt;14&gt;] = RLE14 = QLM7 lane 2.</span>
<a name="l02000"></a>02000 <span class="comment">                                                         _ [LANE_ENA&lt;15&gt;] = RLE15 = QLM7 lane 3. */</span>
<a name="l02001"></a>02001 <span class="preprocessor">#else</span>
<a name="l02002"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a2aa4295d43e150daafb7e338c591ad77">02002</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a2aa4295d43e150daafb7e338c591ad77">lane_ena</a>                     : 16;
<a name="l02003"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a4dd507d985cf776a16d19a7a08696cc1">02003</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a4dd507d985cf776a16d19a7a08696cc1">cal_depth</a>                    : 9;
<a name="l02004"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a40801c3a4b10867d4d0bae929868ebf2">02004</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a40801c3a4b10867d4d0bae929868ebf2">reserved_25_25</a>               : 1;
<a name="l02005"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ac569266bb32ffbe5256b7555543e8f14">02005</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ac569266bb32ffbe5256b7555543e8f14">brst_max</a>                     : 5;
<a name="l02006"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a016003bbb3b0a4f22596fee76f2cc22d">02006</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a016003bbb3b0a4f22596fee76f2cc22d">lane_rev</a>                     : 1;
<a name="l02007"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a2a6deb976d24eb7a60c0e738a3050cd0">02007</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a2a6deb976d24eb7a60c0e738a3050cd0">brst_shrt</a>                    : 7;
<a name="l02008"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a1e6457f0764c0fdfa55150b86e917022">02008</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a1e6457f0764c0fdfa55150b86e917022">mfrm_len</a>                     : 13;
<a name="l02009"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#aa0a017ffa32ac805370d02b1c49f670b">02009</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#aa0a017ffa32ac805370d02b1c49f670b">cal_ena</a>                      : 1;
<a name="l02010"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#abdbdec7da8baaab803b650470dc81726">02010</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#abdbdec7da8baaab803b650470dc81726">mltuse_fc_ena</a>                : 1;
<a name="l02011"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a7c0d3f6858eb3b386b79fdd7ff71494f">02011</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a7c0d3f6858eb3b386b79fdd7ff71494f">lnk_stats_ena</a>                : 1;
<a name="l02012"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#add7240c4aaea822afe178d9ec39b75c4">02012</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#add7240c4aaea822afe178d9ec39b75c4">lnk_stats_rdclr</a>              : 1;
<a name="l02013"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a9d003d3dd7ff87faf12c9f5c1e17bca6">02013</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a9d003d3dd7ff87faf12c9f5c1e17bca6">ptrn_mode</a>                    : 1;
<a name="l02014"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#abbdd3b18f0d5e2fa910cafc255953e52">02014</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#abbdd3b18f0d5e2fa910cafc255953e52">mproto_ign</a>                   : 1;
<a name="l02015"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a40cfd7743ed3c38c2474180d36546a73">02015</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a40cfd7743ed3c38c2474180d36546a73">bcw_push</a>                     : 1;
<a name="l02016"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ab36f174b54a854b97b675411c0e51ae5">02016</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ab36f174b54a854b97b675411c0e51ae5">lnk_stats_wrap</a>               : 1;
<a name="l02017"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a28aa739b32280f5d450ca2aefafabed7">02017</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a28aa739b32280f5d450ca2aefafabed7">reserved_60_61</a>               : 2;
<a name="l02018"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a969d2552d2673e45b1308fec56b46fe7">02018</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#a969d2552d2673e45b1308fec56b46fe7">ext_lpbk</a>                     : 1;
<a name="l02019"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ae2bfa39c418b36bb5c78823a3ada2448">02019</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html#ae2bfa39c418b36bb5c78823a3ada2448">ext_lpbk_fc</a>                  : 1;
<a name="l02020"></a>02020 <span class="preprocessor">#endif</span>
<a name="l02021"></a>02021 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__cfg0.html#a9e5031a0acf74b2c835eec15fe1503de">s</a>;
<a name="l02022"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html">02022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html">cvmx_ilk_rxx_cfg0_cn68xx</a> {
<a name="l02023"></a>02023 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02024"></a>02024 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a3a60263dfcc5169c2d175be32249f65f">ext_lpbk_fc</a>                  : 1;  <span class="comment">/**&lt; Enable Rx-Tx flowcontrol loopback (external) */</span>
<a name="l02025"></a>02025     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a55b28da6644d45da773d115911d28606">ext_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable Rx-Tx data loopback (external). Note that with differing</span>
<a name="l02026"></a>02026 <span class="comment">                                                         transmit &amp; receive clocks, skip word are  inserted/deleted */</span>
<a name="l02027"></a>02027     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#ac1a0cd803f5eec7b5be28318aa20a82b">reserved_60_61</a>               : 2;
<a name="l02028"></a>02028     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a11c12bdeffbef13fad6ac9a7e4cb5b45">lnk_stats_wrap</a>               : 1;  <span class="comment">/**&lt; Upon overflow, a statistics counter should wrap instead of</span>
<a name="l02029"></a>02029 <span class="comment">                                                         saturating.</span>
<a name="l02030"></a>02030 <span class="comment"></span>
<a name="l02031"></a>02031 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l02032"></a>02032     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#af0e8581ebd409870972d82cc6d082430">bcw_push</a>                     : 1;  <span class="comment">/**&lt; The 8 byte burst control word containing the SOP will be</span>
<a name="l02033"></a>02033 <span class="comment">                                                         prepended to the corresponding packet.</span>
<a name="l02034"></a>02034 <span class="comment"></span>
<a name="l02035"></a>02035 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l02036"></a>02036     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a8c81799a2682ae059df04640d9e766bd">mproto_ign</a>                   : 1;  <span class="comment">/**&lt; When LA_MODE=1 and MPROTO_IGN=0, the multi-protocol bit of the</span>
<a name="l02037"></a>02037 <span class="comment">                                                         LA control word is used to determine if the burst is an LA or</span>
<a name="l02038"></a>02038 <span class="comment">                                                         non-LA burst.   When LA_MODE=1 and MPROTO_IGN=1, all bursts</span>
<a name="l02039"></a>02039 <span class="comment">                                                         are treated LA.   When LA_MODE=0, this field is ignored</span>
<a name="l02040"></a>02040 <span class="comment"></span>
<a name="l02041"></a>02041 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l02042"></a>02042     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a4506d0cc012698700a0ce58a456a2cad">ptrn_mode</a>                    : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l02043"></a>02043     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a0559b0436daebd4f948affba1895555f">lnk_stats_rdclr</a>              : 1;  <span class="comment">/**&lt; CSR read to ILK_RXx_STAT* clears the counter after returning</span>
<a name="l02044"></a>02044 <span class="comment">                                                         its current value. */</span>
<a name="l02045"></a>02045     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#aa619d3f0e214f2cdb2d082f382d4c7f7">lnk_stats_ena</a>                : 1;  <span class="comment">/**&lt; Enable link statistics counters */</span>
<a name="l02046"></a>02046     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a532c9cdd39bf89e6beac669a07d3eaf1">mltuse_fc_ena</a>                : 1;  <span class="comment">/**&lt; Use multi-use field for calendar */</span>
<a name="l02047"></a>02047     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#ab89b905bb5b334de3323a2c1ba5a5fd2">cal_ena</a>                      : 1;  <span class="comment">/**&lt; Enable Rx calendar.  When the calendar table is disabled, all</span>
<a name="l02048"></a>02048 <span class="comment">                                                         port-pipes receive XON. */</span>
<a name="l02049"></a>02049     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a75320cdc252e1d6e897401c60da9eeec">mfrm_len</a>                     : 13; <span class="comment">/**&lt; The quantity of data sent on each lane including one sync word,</span>
<a name="l02050"></a>02050 <span class="comment">                                                         scrambler state, diag word, zero or more skip words, and the</span>
<a name="l02051"></a>02051 <span class="comment">                                                         data  payload.  Must be large than ILK_RXX_CFG1[SKIP_CNT]+9.</span>
<a name="l02052"></a>02052 <span class="comment">                                                         Supported range:ILK_RXX_CFG1[SKIP_CNT]+9 &lt; MFRM_LEN &lt;= 4096) */</span>
<a name="l02053"></a>02053     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a0fe380cde0d61015a48c69b3e58015c9">brst_shrt</a>                    : 7;  <span class="comment">/**&lt; Minimum interval between burst control words, as a multiple of</span>
<a name="l02054"></a>02054 <span class="comment">                                                         8 bytes.  Supported range from 8 bytes to 512 (ie. 0 &lt;</span>
<a name="l02055"></a>02055 <span class="comment">                                                         BRST_SHRT &lt;= 64)</span>
<a name="l02056"></a>02056 <span class="comment">                                                         This field affects the ILK_RX*_STAT4[BRST_SHRT_ERR_CNT]</span>
<a name="l02057"></a>02057 <span class="comment">                                                         counter. It does not affect correct operation of the link. */</span>
<a name="l02058"></a>02058     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a4c0e83bf3f9a41c094b9ffd4fae439f9">lane_rev</a>                     : 1;  <span class="comment">/**&lt; Lane reversal.   When enabled, lane de-striping is performed</span>
<a name="l02059"></a>02059 <span class="comment">                                                         from most significant lane enabled to least significant lane</span>
<a name="l02060"></a>02060 <span class="comment">                                                         enabled.  LANE_ENA must be zero before changing LANE_REV. */</span>
<a name="l02061"></a>02061     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a283f6657cc47006b9369d611a04ae8f9">brst_max</a>                     : 5;  <span class="comment">/**&lt; Maximum size of a data burst, as a multiple of 64 byte blocks.</span>
<a name="l02062"></a>02062 <span class="comment">                                                         Supported range is from 64 bytes to  1024 bytes. (ie. 0 &lt;</span>
<a name="l02063"></a>02063 <span class="comment">                                                         BRST_MAX &lt;= 16)</span>
<a name="l02064"></a>02064 <span class="comment">                                                         This field affects the ILK_RX*_STAT2[BRST_NOT_FULL_CNT] and</span>
<a name="l02065"></a>02065 <span class="comment">                                                         ILK_RX*_STAT3[BRST_MAX_ERR_CNT] counters. It does not affect</span>
<a name="l02066"></a>02066 <span class="comment">                                                         correct operation of the link. */</span>
<a name="l02067"></a>02067     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#afdc39f7bca6695c44d3c5341c7435c9d">reserved_25_25</a>               : 1;
<a name="l02068"></a>02068     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a2ba76a85b424d6ba4c4d48d4a7694fce">cal_depth</a>                    : 9;  <span class="comment">/**&lt; Number of valid entries in the calendar.   Supported range from</span>
<a name="l02069"></a>02069 <span class="comment">                                                         1 to 288. */</span>
<a name="l02070"></a>02070     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a9cf93ef0a97f3c083c83c206f6d12867">reserved_8_15</a>                : 8;
<a name="l02071"></a>02071     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#af2599ab2259f8a2d7db98733e8554740">lane_ena</a>                     : 8;  <span class="comment">/**&lt; Lane enable mask.  Link is enabled if any lane is enabled.  The</span>
<a name="l02072"></a>02072 <span class="comment">                                                         same lane should not be enabled in multiple ILK_RXx_CFG0.  Each</span>
<a name="l02073"></a>02073 <span class="comment">                                                         bit of LANE_ENA maps to a RX lane (RLE) and a QLM lane.  NOTE:</span>
<a name="l02074"></a>02074 <span class="comment">                                                         LANE_REV has no effect on this mapping.</span>
<a name="l02075"></a>02075 <span class="comment"></span>
<a name="l02076"></a>02076 <span class="comment">                                                               LANE_ENA[0] = RLE0 = QLM1 lane 0</span>
<a name="l02077"></a>02077 <span class="comment">                                                               LANE_ENA[1] = RLE1 = QLM1 lane 1</span>
<a name="l02078"></a>02078 <span class="comment">                                                               LANE_ENA[2] = RLE2 = QLM1 lane 2</span>
<a name="l02079"></a>02079 <span class="comment">                                                               LANE_ENA[3] = RLE3 = QLM1 lane 3</span>
<a name="l02080"></a>02080 <span class="comment">                                                               LANE_ENA[4] = RLE4 = QLM2 lane 0</span>
<a name="l02081"></a>02081 <span class="comment">                                                               LANE_ENA[5] = RLE5 = QLM2 lane 1</span>
<a name="l02082"></a>02082 <span class="comment">                                                               LANE_ENA[6] = RLE6 = QLM2 lane 2</span>
<a name="l02083"></a>02083 <span class="comment">                                                               LANE_ENA[7] = RLE7 = QLM2 lane 3 */</span>
<a name="l02084"></a>02084 <span class="preprocessor">#else</span>
<a name="l02085"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#af2599ab2259f8a2d7db98733e8554740">02085</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#af2599ab2259f8a2d7db98733e8554740">lane_ena</a>                     : 8;
<a name="l02086"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a9cf93ef0a97f3c083c83c206f6d12867">02086</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a9cf93ef0a97f3c083c83c206f6d12867">reserved_8_15</a>                : 8;
<a name="l02087"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a2ba76a85b424d6ba4c4d48d4a7694fce">02087</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a2ba76a85b424d6ba4c4d48d4a7694fce">cal_depth</a>                    : 9;
<a name="l02088"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#afdc39f7bca6695c44d3c5341c7435c9d">02088</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#afdc39f7bca6695c44d3c5341c7435c9d">reserved_25_25</a>               : 1;
<a name="l02089"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a283f6657cc47006b9369d611a04ae8f9">02089</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a283f6657cc47006b9369d611a04ae8f9">brst_max</a>                     : 5;
<a name="l02090"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a4c0e83bf3f9a41c094b9ffd4fae439f9">02090</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a4c0e83bf3f9a41c094b9ffd4fae439f9">lane_rev</a>                     : 1;
<a name="l02091"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a0fe380cde0d61015a48c69b3e58015c9">02091</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a0fe380cde0d61015a48c69b3e58015c9">brst_shrt</a>                    : 7;
<a name="l02092"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a75320cdc252e1d6e897401c60da9eeec">02092</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a75320cdc252e1d6e897401c60da9eeec">mfrm_len</a>                     : 13;
<a name="l02093"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#ab89b905bb5b334de3323a2c1ba5a5fd2">02093</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#ab89b905bb5b334de3323a2c1ba5a5fd2">cal_ena</a>                      : 1;
<a name="l02094"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a532c9cdd39bf89e6beac669a07d3eaf1">02094</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a532c9cdd39bf89e6beac669a07d3eaf1">mltuse_fc_ena</a>                : 1;
<a name="l02095"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#aa619d3f0e214f2cdb2d082f382d4c7f7">02095</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#aa619d3f0e214f2cdb2d082f382d4c7f7">lnk_stats_ena</a>                : 1;
<a name="l02096"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a0559b0436daebd4f948affba1895555f">02096</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a0559b0436daebd4f948affba1895555f">lnk_stats_rdclr</a>              : 1;
<a name="l02097"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a4506d0cc012698700a0ce58a456a2cad">02097</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a4506d0cc012698700a0ce58a456a2cad">ptrn_mode</a>                    : 1;
<a name="l02098"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a8c81799a2682ae059df04640d9e766bd">02098</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a8c81799a2682ae059df04640d9e766bd">mproto_ign</a>                   : 1;
<a name="l02099"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#af0e8581ebd409870972d82cc6d082430">02099</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#af0e8581ebd409870972d82cc6d082430">bcw_push</a>                     : 1;
<a name="l02100"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a11c12bdeffbef13fad6ac9a7e4cb5b45">02100</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a11c12bdeffbef13fad6ac9a7e4cb5b45">lnk_stats_wrap</a>               : 1;
<a name="l02101"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#ac1a0cd803f5eec7b5be28318aa20a82b">02101</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#ac1a0cd803f5eec7b5be28318aa20a82b">reserved_60_61</a>               : 2;
<a name="l02102"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a55b28da6644d45da773d115911d28606">02102</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a55b28da6644d45da773d115911d28606">ext_lpbk</a>                     : 1;
<a name="l02103"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a3a60263dfcc5169c2d175be32249f65f">02103</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xx.html#a3a60263dfcc5169c2d175be32249f65f">ext_lpbk_fc</a>                  : 1;
<a name="l02104"></a>02104 <span class="preprocessor">#endif</span>
<a name="l02105"></a>02105 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__cfg0.html#a199ccee0d1b0352b70e62f70bb079a5d">cn68xx</a>;
<a name="l02106"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html">02106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html">cvmx_ilk_rxx_cfg0_cn68xxp1</a> {
<a name="l02107"></a>02107 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02108"></a>02108 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#abc67cda3a26090b1d29f720600ed9fce">ext_lpbk_fc</a>                  : 1;  <span class="comment">/**&lt; Enable Rx-Tx flowcontrol loopback (external) */</span>
<a name="l02109"></a>02109     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7e7ae6f5ac07f91d86377de653dc5a6c">ext_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable Rx-Tx data loopback (external). Note that with differing</span>
<a name="l02110"></a>02110 <span class="comment">                                                         transmit &amp; receive clocks, skip word are  inserted/deleted */</span>
<a name="l02111"></a>02111     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ad1e09b35bfd687f10b9c53235802e58f">reserved_57_61</a>               : 5;
<a name="l02112"></a>02112     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a37fb8e1126fa3b27e5fa3c14555a2129">ptrn_mode</a>                    : 1;  <span class="comment">/**&lt; Enable programmable test pattern mode */</span>
<a name="l02113"></a>02113     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7f192d3e879268658047293fa382053f">lnk_stats_rdclr</a>              : 1;  <span class="comment">/**&lt; CSR read to ILK_RXx_STAT* clears the counter after returning</span>
<a name="l02114"></a>02114 <span class="comment">                                                         its current value. */</span>
<a name="l02115"></a>02115     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a6cddfc054f1d80c68412d946652eb51e">lnk_stats_ena</a>                : 1;  <span class="comment">/**&lt; Enable link statistics counters */</span>
<a name="l02116"></a>02116     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a5c9f96a722f43180832ab1faa59373d3">mltuse_fc_ena</a>                : 1;  <span class="comment">/**&lt; Use multi-use field for calendar */</span>
<a name="l02117"></a>02117     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a73c567596b59a326b8841ae701ef0289">cal_ena</a>                      : 1;  <span class="comment">/**&lt; Enable Rx calendar.  When the calendar table is disabled, all</span>
<a name="l02118"></a>02118 <span class="comment">                                                         port-pipes receive XON. */</span>
<a name="l02119"></a>02119     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ad382951e375e942fbcd46e2f0b04a27a">mfrm_len</a>                     : 13; <span class="comment">/**&lt; The quantity of data sent on each lane including one sync word,</span>
<a name="l02120"></a>02120 <span class="comment">                                                         scrambler state, diag word, zero or more skip words, and the</span>
<a name="l02121"></a>02121 <span class="comment">                                                         data  payload.  Must be large than ILK_RXX_CFG1[SKIP_CNT]+9.</span>
<a name="l02122"></a>02122 <span class="comment">                                                         Supported range:ILK_RXX_CFG1[SKIP_CNT]+9 &lt; MFRM_LEN &lt;= 4096) */</span>
<a name="l02123"></a>02123     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a84c375ad700b1521f66315b2f1018609">brst_shrt</a>                    : 7;  <span class="comment">/**&lt; Minimum interval between burst control words, as a multiple of</span>
<a name="l02124"></a>02124 <span class="comment">                                                         8 bytes.  Supported range from 8 bytes to 512 (ie. 0 &lt;</span>
<a name="l02125"></a>02125 <span class="comment">                                                         BRST_SHRT &lt;= 64)</span>
<a name="l02126"></a>02126 <span class="comment">                                                         This field affects the ILK_RX*_STAT4[BRST_SHRT_ERR_CNT]</span>
<a name="l02127"></a>02127 <span class="comment">                                                         counter. It does not affect correct operation of the link. */</span>
<a name="l02128"></a>02128     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a760632aa8fafeffe5cf367ad653f3ce3">lane_rev</a>                     : 1;  <span class="comment">/**&lt; Lane reversal.   When enabled, lane de-striping is performed</span>
<a name="l02129"></a>02129 <span class="comment">                                                         from most significant lane enabled to least significant lane</span>
<a name="l02130"></a>02130 <span class="comment">                                                         enabled.  LANE_ENA must be zero before changing LANE_REV. */</span>
<a name="l02131"></a>02131     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7576fead62c35678b9f083af10f2bb8d">brst_max</a>                     : 5;  <span class="comment">/**&lt; Maximum size of a data burst, as a multiple of 64 byte blocks.</span>
<a name="l02132"></a>02132 <span class="comment">                                                         Supported range is from 64 bytes to  1024 bytes. (ie. 0 &lt;</span>
<a name="l02133"></a>02133 <span class="comment">                                                         BRST_MAX &lt;= 16)</span>
<a name="l02134"></a>02134 <span class="comment">                                                         This field affects the ILK_RX*_STAT2[BRST_NOT_FULL_CNT] and</span>
<a name="l02135"></a>02135 <span class="comment">                                                         ILK_RX*_STAT3[BRST_MAX_ERR_CNT] counters. It does not affect</span>
<a name="l02136"></a>02136 <span class="comment">                                                         correct operation of the link. */</span>
<a name="l02137"></a>02137     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#af15dc4a487131c8f4a1f42131ecce95f">reserved_25_25</a>               : 1;
<a name="l02138"></a>02138     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a1d03f558329ed00149d53c21d31447bf">cal_depth</a>                    : 9;  <span class="comment">/**&lt; Number of valid entries in the calendar.   Supported range from</span>
<a name="l02139"></a>02139 <span class="comment">                                                         1 to 288. */</span>
<a name="l02140"></a>02140     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ac7f18b89567d5c38c88c4237e7b85ac2">reserved_8_15</a>                : 8;
<a name="l02141"></a>02141     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7117827b90bafcbb8d170103751f6bfb">lane_ena</a>                     : 8;  <span class="comment">/**&lt; Lane enable mask.  Link is enabled if any lane is enabled.  The</span>
<a name="l02142"></a>02142 <span class="comment">                                                         same lane should not be enabled in multiple ILK_RXx_CFG0.  Each</span>
<a name="l02143"></a>02143 <span class="comment">                                                         bit of LANE_ENA maps to a RX lane (RLE) and a QLM lane.  NOTE:</span>
<a name="l02144"></a>02144 <span class="comment">                                                         LANE_REV has no effect on this mapping.</span>
<a name="l02145"></a>02145 <span class="comment"></span>
<a name="l02146"></a>02146 <span class="comment">                                                               LANE_ENA[0] = RLE0 = QLM1 lane 0</span>
<a name="l02147"></a>02147 <span class="comment">                                                               LANE_ENA[1] = RLE1 = QLM1 lane 1</span>
<a name="l02148"></a>02148 <span class="comment">                                                               LANE_ENA[2] = RLE2 = QLM1 lane 2</span>
<a name="l02149"></a>02149 <span class="comment">                                                               LANE_ENA[3] = RLE3 = QLM1 lane 3</span>
<a name="l02150"></a>02150 <span class="comment">                                                               LANE_ENA[4] = RLE4 = QLM2 lane 0</span>
<a name="l02151"></a>02151 <span class="comment">                                                               LANE_ENA[5] = RLE5 = QLM2 lane 1</span>
<a name="l02152"></a>02152 <span class="comment">                                                               LANE_ENA[6] = RLE6 = QLM2 lane 2</span>
<a name="l02153"></a>02153 <span class="comment">                                                               LANE_ENA[7] = RLE7 = QLM2 lane 3 */</span>
<a name="l02154"></a>02154 <span class="preprocessor">#else</span>
<a name="l02155"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7117827b90bafcbb8d170103751f6bfb">02155</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7117827b90bafcbb8d170103751f6bfb">lane_ena</a>                     : 8;
<a name="l02156"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ac7f18b89567d5c38c88c4237e7b85ac2">02156</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ac7f18b89567d5c38c88c4237e7b85ac2">reserved_8_15</a>                : 8;
<a name="l02157"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a1d03f558329ed00149d53c21d31447bf">02157</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a1d03f558329ed00149d53c21d31447bf">cal_depth</a>                    : 9;
<a name="l02158"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#af15dc4a487131c8f4a1f42131ecce95f">02158</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#af15dc4a487131c8f4a1f42131ecce95f">reserved_25_25</a>               : 1;
<a name="l02159"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7576fead62c35678b9f083af10f2bb8d">02159</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7576fead62c35678b9f083af10f2bb8d">brst_max</a>                     : 5;
<a name="l02160"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a760632aa8fafeffe5cf367ad653f3ce3">02160</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a760632aa8fafeffe5cf367ad653f3ce3">lane_rev</a>                     : 1;
<a name="l02161"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a84c375ad700b1521f66315b2f1018609">02161</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a84c375ad700b1521f66315b2f1018609">brst_shrt</a>                    : 7;
<a name="l02162"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ad382951e375e942fbcd46e2f0b04a27a">02162</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ad382951e375e942fbcd46e2f0b04a27a">mfrm_len</a>                     : 13;
<a name="l02163"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a73c567596b59a326b8841ae701ef0289">02163</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a73c567596b59a326b8841ae701ef0289">cal_ena</a>                      : 1;
<a name="l02164"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a5c9f96a722f43180832ab1faa59373d3">02164</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a5c9f96a722f43180832ab1faa59373d3">mltuse_fc_ena</a>                : 1;
<a name="l02165"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a6cddfc054f1d80c68412d946652eb51e">02165</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a6cddfc054f1d80c68412d946652eb51e">lnk_stats_ena</a>                : 1;
<a name="l02166"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7f192d3e879268658047293fa382053f">02166</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7f192d3e879268658047293fa382053f">lnk_stats_rdclr</a>              : 1;
<a name="l02167"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a37fb8e1126fa3b27e5fa3c14555a2129">02167</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a37fb8e1126fa3b27e5fa3c14555a2129">ptrn_mode</a>                    : 1;
<a name="l02168"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ad1e09b35bfd687f10b9c53235802e58f">02168</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#ad1e09b35bfd687f10b9c53235802e58f">reserved_57_61</a>               : 5;
<a name="l02169"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7e7ae6f5ac07f91d86377de653dc5a6c">02169</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#a7e7ae6f5ac07f91d86377de653dc5a6c">ext_lpbk</a>                     : 1;
<a name="l02170"></a><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#abc67cda3a26090b1d29f720600ed9fce">02170</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__cn68xxp1.html#abc67cda3a26090b1d29f720600ed9fce">ext_lpbk_fc</a>                  : 1;
<a name="l02171"></a>02171 <span class="preprocessor">#endif</span>
<a name="l02172"></a>02172 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__cfg0.html#a0e4ec6abc40639120e288073988a6a15">cn68xxp1</a>;
<a name="l02173"></a><a class="code" href="unioncvmx__ilk__rxx__cfg0.html#afcfcdf270328a08642b73ae3603bdae6">02173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html">cvmx_ilk_rxx_cfg0_s</a>            <a class="code" href="unioncvmx__ilk__rxx__cfg0.html#afcfcdf270328a08642b73ae3603bdae6">cn78xx</a>;
<a name="l02174"></a><a class="code" href="unioncvmx__ilk__rxx__cfg0.html#adbf848d1b7a00541cc7b238078a6144c">02174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg0_1_1cvmx__ilk__rxx__cfg0__s.html">cvmx_ilk_rxx_cfg0_s</a>            <a class="code" href="unioncvmx__ilk__rxx__cfg0.html#adbf848d1b7a00541cc7b238078a6144c">cn78xxp1</a>;
<a name="l02175"></a>02175 };
<a name="l02176"></a><a class="code" href="cvmx-ilk-defs_8h.html#af3669f6140c76f0ceeca172ca312fa5c">02176</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cfg0.html" title="cvmx_ilk_rx::_cfg0">cvmx_ilk_rxx_cfg0</a> <a class="code" href="unioncvmx__ilk__rxx__cfg0.html" title="cvmx_ilk_rx::_cfg0">cvmx_ilk_rxx_cfg0_t</a>;
<a name="l02177"></a>02177 <span class="comment"></span>
<a name="l02178"></a>02178 <span class="comment">/**</span>
<a name="l02179"></a>02179 <span class="comment"> * cvmx_ilk_rx#_cfg1</span>
<a name="l02180"></a>02180 <span class="comment"> */</span>
<a name="l02181"></a><a class="code" href="unioncvmx__ilk__rxx__cfg1.html">02181</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cfg1.html" title="cvmx_ilk_rx::_cfg1">cvmx_ilk_rxx_cfg1</a> {
<a name="l02182"></a><a class="code" href="unioncvmx__ilk__rxx__cfg1.html#ab4b804853b2ab9fe4f6d5495d5dce8f1">02182</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__cfg1.html#ab4b804853b2ab9fe4f6d5495d5dce8f1">u64</a>;
<a name="l02183"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html">02183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html">cvmx_ilk_rxx_cfg1_s</a> {
<a name="l02184"></a>02184 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02185"></a>02185 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a4e75b770b7331ee53248b0bb7a9d8592">reserved_62_63</a>               : 2;
<a name="l02186"></a>02186     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a7df9398f19d890835b1efa121f5cd0ab">rx_fifo_cnt</a>                  : 12; <span class="comment">/**&lt; Number of 64-bit words currently consumed by this link in the RX FIFO. */</span>
<a name="l02187"></a>02187     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#ab5158b32a73a72c9476bf4c51fb20ae9">reserved_49_49</a>               : 1;
<a name="l02188"></a>02188     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a481904bf65c0a38d6c7687d35449b55c">rx_fifo_hwm</a>                  : 13; <span class="comment">/**&lt; Number of 64-bit words consumed by this link before switch transmitted link flow-control</span>
<a name="l02189"></a>02189 <span class="comment">                                                         status from XON to XOFF. LSB must be zero. A typical single-link configuration should set</span>
<a name="l02190"></a>02190 <span class="comment">                                                         this to 2048. A typical multi-link configuration should set this to NL*128 where NL is the</span>
<a name="l02191"></a>02191 <span class="comment">                                                         number of lanes enabled for a given link.</span>
<a name="l02192"></a>02192 <span class="comment">                                                         _ XON = [RX_FIFO_CNT] &lt; [RX_FIFO_HWM]</span>
<a name="l02193"></a>02193 <span class="comment">                                                         _ XOFF = [RX_FIFO_CNT] &gt;= ]RX_FIFO_HWM]. */</span>
<a name="l02194"></a>02194     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a6933acaf64d0ee70943d366a40f3dc96">reserved_35_35</a>               : 1;
<a name="l02195"></a>02195     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#af546a14d23d34dffc01d86770a16ec86">rx_fifo_max</a>                  : 13; <span class="comment">/**&lt; Specifies the maximum number of 64-bit words consumed by this link in the RX FIFO. The sum</span>
<a name="l02196"></a>02196 <span class="comment">                                                         of all links should be equal to 4096 (32KB). LSB must be zero. Typically set to</span>
<a name="l02197"></a>02197 <span class="comment">                                                         [RX_FIFO_HWM] * 2. */</span>
<a name="l02198"></a>02198     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a61f4e0e5c5a1fd043a423765ba49fd25">pkt_flush</a>                    : 1;  <span class="comment">/**&lt; Packet receive flush. Setting this bit causes all open packets to be error-out, just as</span>
<a name="l02199"></a>02199 <span class="comment">                                                         though the link went down. */</span>
<a name="l02200"></a>02200     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a6ce5ae8f266d4558f756b8fcf761a467">pkt_ena</a>                      : 1;  <span class="comment">/**&lt; Packet receive enable. When set to 0, any received SOP causes the entire packet to be dropped. */</span>
<a name="l02201"></a>02201     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a3a4a00e7a32054468b76346a8fcc634f">la_mode</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02202"></a>02202     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a5c47ae471f0c26ef4ba5db416c975ef0">tx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow-control status transmitted by the TX-link XON (=1) when [RX_FIFO_CNT] &lt;=</span>
<a name="l02203"></a>02203 <span class="comment">                                                         [RX_FIFO_HWM] and lane alignment is done. */</span>
<a name="l02204"></a>02204     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a1f1b9c7a8affa582cb819a0076a0bf4e">rx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow-control status received in burst/idle control words. XOFF (=0) causes TX-link to</span>
<a name="l02205"></a>02205 <span class="comment">                                                         stop transmitting on all channels. */</span>
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a45901f5c1c55f1fd040538758da8589a">rx_align_ena</a>                 : 1;  <span class="comment">/**&lt; Enable the lane alignment. This should only be done after all enabled lanes have achieved</span>
<a name="l02207"></a>02207 <span class="comment">                                                         word boundary lock and scrambler synchronization. Note that hardware clears this when any</span>
<a name="l02208"></a>02208 <span class="comment">                                                         participating lane loses either word boundary lock or scrambler synchronization. */</span>
<a name="l02209"></a>02209     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a36b71165378e9bda1c2b9cdbe06677c1">rx_bdry_lock_ena</a>             : 16; <span class="comment">/**&lt; Enable word-boundary lock. While disabled, received data is tossed. Once enabled, received</span>
<a name="l02210"></a>02210 <span class="comment">                                                         data is searched for legal two-bit patterns. Automatically cleared for disabled lanes. */</span>
<a name="l02211"></a>02211 <span class="preprocessor">#else</span>
<a name="l02212"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a36b71165378e9bda1c2b9cdbe06677c1">02212</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a36b71165378e9bda1c2b9cdbe06677c1">rx_bdry_lock_ena</a>             : 16;
<a name="l02213"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a45901f5c1c55f1fd040538758da8589a">02213</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a45901f5c1c55f1fd040538758da8589a">rx_align_ena</a>                 : 1;
<a name="l02214"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a1f1b9c7a8affa582cb819a0076a0bf4e">02214</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a1f1b9c7a8affa582cb819a0076a0bf4e">rx_link_fc</a>                   : 1;
<a name="l02215"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a5c47ae471f0c26ef4ba5db416c975ef0">02215</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a5c47ae471f0c26ef4ba5db416c975ef0">tx_link_fc</a>                   : 1;
<a name="l02216"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a3a4a00e7a32054468b76346a8fcc634f">02216</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a3a4a00e7a32054468b76346a8fcc634f">la_mode</a>                      : 1;
<a name="l02217"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a6ce5ae8f266d4558f756b8fcf761a467">02217</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a6ce5ae8f266d4558f756b8fcf761a467">pkt_ena</a>                      : 1;
<a name="l02218"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a61f4e0e5c5a1fd043a423765ba49fd25">02218</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a61f4e0e5c5a1fd043a423765ba49fd25">pkt_flush</a>                    : 1;
<a name="l02219"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#af546a14d23d34dffc01d86770a16ec86">02219</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#af546a14d23d34dffc01d86770a16ec86">rx_fifo_max</a>                  : 13;
<a name="l02220"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a6933acaf64d0ee70943d366a40f3dc96">02220</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a6933acaf64d0ee70943d366a40f3dc96">reserved_35_35</a>               : 1;
<a name="l02221"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a481904bf65c0a38d6c7687d35449b55c">02221</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a481904bf65c0a38d6c7687d35449b55c">rx_fifo_hwm</a>                  : 13;
<a name="l02222"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#ab5158b32a73a72c9476bf4c51fb20ae9">02222</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#ab5158b32a73a72c9476bf4c51fb20ae9">reserved_49_49</a>               : 1;
<a name="l02223"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a7df9398f19d890835b1efa121f5cd0ab">02223</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a7df9398f19d890835b1efa121f5cd0ab">rx_fifo_cnt</a>                  : 12;
<a name="l02224"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a4e75b770b7331ee53248b0bb7a9d8592">02224</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html#a4e75b770b7331ee53248b0bb7a9d8592">reserved_62_63</a>               : 2;
<a name="l02225"></a>02225 <span class="preprocessor">#endif</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__cfg1.html#a9c7b92607f9091fc4e09c44370aa49c9">s</a>;
<a name="l02227"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html">02227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html">cvmx_ilk_rxx_cfg1_cn68xx</a> {
<a name="l02228"></a>02228 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02229"></a>02229 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#ab650107ddef5d0e0a30abd49bbb28f6b">reserved_62_63</a>               : 2;
<a name="l02230"></a>02230     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a39260a1c50aaeb369c30438df4d41c4d">rx_fifo_cnt</a>                  : 12; <span class="comment">/**&lt; Number of 64-bit words currently consumed by this link in the</span>
<a name="l02231"></a>02231 <span class="comment">                                                         RX fifo. */</span>
<a name="l02232"></a>02232     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a4fdfc42acbe6be9f821c806c06149d64">reserved_48_49</a>               : 2;
<a name="l02233"></a>02233     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a340be9a05178a9ecadb875b0a4143121">rx_fifo_hwm</a>                  : 12; <span class="comment">/**&lt; Number of 64-bit words consumed by this link before switch</span>
<a name="l02234"></a>02234 <span class="comment">                                                         transmitted link flow control status from XON to XOFF.</span>
<a name="l02235"></a>02235 <span class="comment"></span>
<a name="l02236"></a>02236 <span class="comment">                                                         XON  = RX_FIFO_CNT &lt; RX_FIFO_HWM</span>
<a name="l02237"></a>02237 <span class="comment">                                                         XOFF = RX_FIFO_CNT &gt;= RX_FIFO_HWM. */</span>
<a name="l02238"></a>02238     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a0d1056c8fa03f229aa2c8018bebfbad8">reserved_34_35</a>               : 2;
<a name="l02239"></a>02239     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a3cdf95b73f279b16e6b97f65e35603e5">rx_fifo_max</a>                  : 12; <span class="comment">/**&lt; Maximum number of 64-bit words consumed by this link in the RX</span>
<a name="l02240"></a>02240 <span class="comment">                                                         fifo.  The sum of all links should be equal to 2048 (16KB) */</span>
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a6293ae9ef425857707a6937e82013bbd">pkt_flush</a>                    : 1;  <span class="comment">/**&lt; Packet receive flush.  Writing PKT_FLUSH=1 will cause all open</span>
<a name="l02242"></a>02242 <span class="comment">                                                         packets to be error-out, just as though the link went down. */</span>
<a name="l02243"></a>02243     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#af9828c7c6f4e03d10c224a655bf8b0e0">pkt_ena</a>                      : 1;  <span class="comment">/**&lt; Packet receive enable.  When PKT_ENA=0, any received SOP causes</span>
<a name="l02244"></a>02244 <span class="comment">                                                         the entire packet to be dropped. */</span>
<a name="l02245"></a>02245     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a6e34e8a68b4de8f6841d433eb183c511">la_mode</a>                      : 1;  <span class="comment">/**&lt; 0 = Interlaken</span>
<a name="l02246"></a>02246 <span class="comment">                                                         1 = Interlaken Look-Aside */</span>
<a name="l02247"></a>02247     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a86469cea6d8b1992651509ed10a34529">tx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow control status transmitted by the Tx-Link</span>
<a name="l02248"></a>02248 <span class="comment">                                                         XON (=1) when RX_FIFO_CNT &lt;= RX_FIFO_HWM and lane alignment is</span>
<a name="l02249"></a>02249 <span class="comment">                                                         done */</span>
<a name="l02250"></a>02250     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#abbb9f43be7e8e6d98f12b151681b7cde">rx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow control status received in burst/idle control words.</span>
<a name="l02251"></a>02251 <span class="comment">                                                         XOFF (=0) will cause Tx-Link to stop transmitting on all</span>
<a name="l02252"></a>02252 <span class="comment">                                                         channels. */</span>
<a name="l02253"></a>02253     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a502ca885cc6a7c0b0c8b03c128693754">rx_align_ena</a>                 : 1;  <span class="comment">/**&lt; Enable the lane alignment.  This should only be done after all</span>
<a name="l02254"></a>02254 <span class="comment">                                                         enabled lanes have achieved word boundary lock and scrambler</span>
<a name="l02255"></a>02255 <span class="comment">                                                         synchronization.  Note: Hardware will clear this when any</span>
<a name="l02256"></a>02256 <span class="comment">                                                         participating lane loses either word boundary lock or scrambler</span>
<a name="l02257"></a>02257 <span class="comment">                                                         synchronization */</span>
<a name="l02258"></a>02258     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a4df420e49fc9b7299b73e56c998c3642">reserved_8_15</a>                : 8;
<a name="l02259"></a>02259     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#ab475a8c3a6ff0fe1e65e102a9308404b">rx_bdry_lock_ena</a>             : 8;  <span class="comment">/**&lt; Enable word boundary lock.  While disabled, received data is</span>
<a name="l02260"></a>02260 <span class="comment">                                                         tossed.  Once enabled,  received data is searched for legal</span>
<a name="l02261"></a>02261 <span class="comment">                                                         2bit patterns.  Automatically cleared for disabled lanes. */</span>
<a name="l02262"></a>02262 <span class="preprocessor">#else</span>
<a name="l02263"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#ab475a8c3a6ff0fe1e65e102a9308404b">02263</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#ab475a8c3a6ff0fe1e65e102a9308404b">rx_bdry_lock_ena</a>             : 8;
<a name="l02264"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a4df420e49fc9b7299b73e56c998c3642">02264</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a4df420e49fc9b7299b73e56c998c3642">reserved_8_15</a>                : 8;
<a name="l02265"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a502ca885cc6a7c0b0c8b03c128693754">02265</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a502ca885cc6a7c0b0c8b03c128693754">rx_align_ena</a>                 : 1;
<a name="l02266"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#abbb9f43be7e8e6d98f12b151681b7cde">02266</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#abbb9f43be7e8e6d98f12b151681b7cde">rx_link_fc</a>                   : 1;
<a name="l02267"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a86469cea6d8b1992651509ed10a34529">02267</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a86469cea6d8b1992651509ed10a34529">tx_link_fc</a>                   : 1;
<a name="l02268"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a6e34e8a68b4de8f6841d433eb183c511">02268</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a6e34e8a68b4de8f6841d433eb183c511">la_mode</a>                      : 1;
<a name="l02269"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#af9828c7c6f4e03d10c224a655bf8b0e0">02269</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#af9828c7c6f4e03d10c224a655bf8b0e0">pkt_ena</a>                      : 1;
<a name="l02270"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a6293ae9ef425857707a6937e82013bbd">02270</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a6293ae9ef425857707a6937e82013bbd">pkt_flush</a>                    : 1;
<a name="l02271"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a3cdf95b73f279b16e6b97f65e35603e5">02271</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a3cdf95b73f279b16e6b97f65e35603e5">rx_fifo_max</a>                  : 12;
<a name="l02272"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a0d1056c8fa03f229aa2c8018bebfbad8">02272</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a0d1056c8fa03f229aa2c8018bebfbad8">reserved_34_35</a>               : 2;
<a name="l02273"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a340be9a05178a9ecadb875b0a4143121">02273</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a340be9a05178a9ecadb875b0a4143121">rx_fifo_hwm</a>                  : 12;
<a name="l02274"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a4fdfc42acbe6be9f821c806c06149d64">02274</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a4fdfc42acbe6be9f821c806c06149d64">reserved_48_49</a>               : 2;
<a name="l02275"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a39260a1c50aaeb369c30438df4d41c4d">02275</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#a39260a1c50aaeb369c30438df4d41c4d">rx_fifo_cnt</a>                  : 12;
<a name="l02276"></a><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#ab650107ddef5d0e0a30abd49bbb28f6b">02276</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html#ab650107ddef5d0e0a30abd49bbb28f6b">reserved_62_63</a>               : 2;
<a name="l02277"></a>02277 <span class="preprocessor">#endif</span>
<a name="l02278"></a>02278 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__cfg1.html#ab4343ab1eba78ee12802ab86547c9fff">cn68xx</a>;
<a name="l02279"></a><a class="code" href="unioncvmx__ilk__rxx__cfg1.html#a1aca4fff5568b0ea84ef826ceef75613">02279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__cn68xx.html">cvmx_ilk_rxx_cfg1_cn68xx</a>       <a class="code" href="unioncvmx__ilk__rxx__cfg1.html#a1aca4fff5568b0ea84ef826ceef75613">cn68xxp1</a>;
<a name="l02280"></a><a class="code" href="unioncvmx__ilk__rxx__cfg1.html#a46effdd07ecd6fbafe9e2d91f5de99d8">02280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html">cvmx_ilk_rxx_cfg1_s</a>            <a class="code" href="unioncvmx__ilk__rxx__cfg1.html#a46effdd07ecd6fbafe9e2d91f5de99d8">cn78xx</a>;
<a name="l02281"></a><a class="code" href="unioncvmx__ilk__rxx__cfg1.html#a8de0c76061faa650a963848e9d8857cd">02281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cfg1_1_1cvmx__ilk__rxx__cfg1__s.html">cvmx_ilk_rxx_cfg1_s</a>            <a class="code" href="unioncvmx__ilk__rxx__cfg1.html#a8de0c76061faa650a963848e9d8857cd">cn78xxp1</a>;
<a name="l02282"></a>02282 };
<a name="l02283"></a><a class="code" href="cvmx-ilk-defs_8h.html#a1105b10052e90fac1bc57cf642308d25">02283</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cfg1.html" title="cvmx_ilk_rx::_cfg1">cvmx_ilk_rxx_cfg1</a> <a class="code" href="unioncvmx__ilk__rxx__cfg1.html" title="cvmx_ilk_rx::_cfg1">cvmx_ilk_rxx_cfg1_t</a>;
<a name="l02284"></a>02284 <span class="comment"></span>
<a name="l02285"></a>02285 <span class="comment">/**</span>
<a name="l02286"></a>02286 <span class="comment"> * cvmx_ilk_rx#_cha#</span>
<a name="l02287"></a>02287 <span class="comment"> */</span>
<a name="l02288"></a><a class="code" href="unioncvmx__ilk__rxx__chax.html">02288</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__chax.html" title="cvmx_ilk_rx::_cha#">cvmx_ilk_rxx_chax</a> {
<a name="l02289"></a><a class="code" href="unioncvmx__ilk__rxx__chax.html#afeffa5b1f0cf316bf7443b653726da50">02289</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__chax.html#afeffa5b1f0cf316bf7443b653726da50">u64</a>;
<a name="l02290"></a><a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html">02290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html">cvmx_ilk_rxx_chax_s</a> {
<a name="l02291"></a>02291 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02292"></a>02292 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html#ae988b0330950a36b79bfb3ff6425887d">reserved_6_63</a>                : 58;
<a name="l02293"></a>02293     uint64_t <a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html#a6a035cfcc193bacc1175e6e47c5ea9a7">port_kind</a>                    : 6;  <span class="comment">/**&lt; Specify the port kind for the channel. */</span>
<a name="l02294"></a>02294 <span class="preprocessor">#else</span>
<a name="l02295"></a><a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html#a6a035cfcc193bacc1175e6e47c5ea9a7">02295</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html#a6a035cfcc193bacc1175e6e47c5ea9a7">port_kind</a>                    : 6;
<a name="l02296"></a><a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html#ae988b0330950a36b79bfb3ff6425887d">02296</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html#ae988b0330950a36b79bfb3ff6425887d">reserved_6_63</a>                : 58;
<a name="l02297"></a>02297 <span class="preprocessor">#endif</span>
<a name="l02298"></a>02298 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__chax.html#a278d1b5b90a7c96c343f8f96062d0dba">s</a>;
<a name="l02299"></a><a class="code" href="unioncvmx__ilk__rxx__chax.html#a50094cc38ca466f1cb428652262bf0d5">02299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html">cvmx_ilk_rxx_chax_s</a>            <a class="code" href="unioncvmx__ilk__rxx__chax.html#a50094cc38ca466f1cb428652262bf0d5">cn78xx</a>;
<a name="l02300"></a><a class="code" href="unioncvmx__ilk__rxx__chax.html#a0a696fa60ce860b87c34c98a5b3f4145">02300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__chax_1_1cvmx__ilk__rxx__chax__s.html">cvmx_ilk_rxx_chax_s</a>            <a class="code" href="unioncvmx__ilk__rxx__chax.html#a0a696fa60ce860b87c34c98a5b3f4145">cn78xxp1</a>;
<a name="l02301"></a>02301 };
<a name="l02302"></a><a class="code" href="cvmx-ilk-defs_8h.html#a94c053cae1705e46715f32bf6a6ce0c2">02302</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__chax.html" title="cvmx_ilk_rx::_cha#">cvmx_ilk_rxx_chax</a> <a class="code" href="unioncvmx__ilk__rxx__chax.html" title="cvmx_ilk_rx::_cha#">cvmx_ilk_rxx_chax_t</a>;
<a name="l02303"></a>02303 <span class="comment"></span>
<a name="l02304"></a>02304 <span class="comment">/**</span>
<a name="l02305"></a>02305 <span class="comment"> * cvmx_ilk_rx#_cha_xon#</span>
<a name="l02306"></a>02306 <span class="comment"> */</span>
<a name="l02307"></a><a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html">02307</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html" title="cvmx_ilk_rx::_cha_xon#">cvmx_ilk_rxx_cha_xonx</a> {
<a name="l02308"></a><a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html#ad41978378ac82386e6f758afb2e72008">02308</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html#ad41978378ac82386e6f758afb2e72008">u64</a>;
<a name="l02309"></a><a class="code" href="structcvmx__ilk__rxx__cha__xonx_1_1cvmx__ilk__rxx__cha__xonx__s.html">02309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cha__xonx_1_1cvmx__ilk__rxx__cha__xonx__s.html">cvmx_ilk_rxx_cha_xonx_s</a> {
<a name="l02310"></a>02310 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02311"></a>02311 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cha__xonx_1_1cvmx__ilk__rxx__cha__xonx__s.html#a632505b7131fe769b3e8c4ae89c33f2e">xon</a>                          : 64; <span class="comment">/**&lt; Flow control status for channels 0-255, where a 0 indicates the presence of backpressure</span>
<a name="l02312"></a>02312 <span class="comment">                                                         (i.e. XOFF) and 1 indicates the absence of backpressure (i.e. XON).</span>
<a name="l02313"></a>02313 <span class="comment">                                                         _ ILK_RX(0..1)_CHA_XON[0] -- Channels 63-0.</span>
<a name="l02314"></a>02314 <span class="comment">                                                         _ ILK_RX(0..1)_CHA_XON[1] -- Channels 127-64.</span>
<a name="l02315"></a>02315 <span class="comment">                                                         _ ILK_RX(0..1)_CHA_XON[2] -- Channels 191-128.</span>
<a name="l02316"></a>02316 <span class="comment">                                                         _ ILK_RX(0..1)_CHA_XON[3] -- Channels 255-192. */</span>
<a name="l02317"></a>02317 <span class="preprocessor">#else</span>
<a name="l02318"></a><a class="code" href="structcvmx__ilk__rxx__cha__xonx_1_1cvmx__ilk__rxx__cha__xonx__s.html#a632505b7131fe769b3e8c4ae89c33f2e">02318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__cha__xonx_1_1cvmx__ilk__rxx__cha__xonx__s.html#a632505b7131fe769b3e8c4ae89c33f2e">xon</a>                          : 64;
<a name="l02319"></a>02319 <span class="preprocessor">#endif</span>
<a name="l02320"></a>02320 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html#a06bbb3b659e819b5b4cd20a464f00f37">s</a>;
<a name="l02321"></a><a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html#ade4f2dfb87c1258db7249351e71181a3">02321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cha__xonx_1_1cvmx__ilk__rxx__cha__xonx__s.html">cvmx_ilk_rxx_cha_xonx_s</a>        <a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html#ade4f2dfb87c1258db7249351e71181a3">cn78xx</a>;
<a name="l02322"></a><a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html#a4d28f058b5ce12e615cb1725fd5973e6">02322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__cha__xonx_1_1cvmx__ilk__rxx__cha__xonx__s.html">cvmx_ilk_rxx_cha_xonx_s</a>        <a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html#a4d28f058b5ce12e615cb1725fd5973e6">cn78xxp1</a>;
<a name="l02323"></a>02323 };
<a name="l02324"></a><a class="code" href="cvmx-ilk-defs_8h.html#ada3b03dac69ff01e58702ad414f666d3">02324</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html" title="cvmx_ilk_rx::_cha_xon#">cvmx_ilk_rxx_cha_xonx</a> <a class="code" href="unioncvmx__ilk__rxx__cha__xonx.html" title="cvmx_ilk_rx::_cha_xon#">cvmx_ilk_rxx_cha_xonx_t</a>;
<a name="l02325"></a>02325 <span class="comment"></span>
<a name="l02326"></a>02326 <span class="comment">/**</span>
<a name="l02327"></a>02327 <span class="comment"> * cvmx_ilk_rx#_err_cfg</span>
<a name="l02328"></a>02328 <span class="comment"> */</span>
<a name="l02329"></a><a class="code" href="unioncvmx__ilk__rxx__err__cfg.html">02329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__err__cfg.html" title="cvmx_ilk_rx::_err_cfg">cvmx_ilk_rxx_err_cfg</a> {
<a name="l02330"></a><a class="code" href="unioncvmx__ilk__rxx__err__cfg.html#acd3b76db299659cdfde161d8818626ed">02330</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__err__cfg.html#acd3b76db299659cdfde161d8818626ed">u64</a>;
<a name="l02331"></a><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html">02331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html">cvmx_ilk_rxx_err_cfg_s</a> {
<a name="l02332"></a>02332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a4d9adb1bcaa06bd0ef00959eec5a4234">reserved_20_63</a>               : 44;
<a name="l02334"></a>02334     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#aac924872cb18b05590612cda400925de">fwc_flip</a>                     : 2;  <span class="comment">/**&lt; Testing feature. Flip syndrome bits &lt;1:0&gt; on writes to the FWC RAM to test single-bit or</span>
<a name="l02335"></a>02335 <span class="comment">                                                         double-bit errors. */</span>
<a name="l02336"></a>02336     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#ae5949722ba9cf19cb0f8fbebded64a8e">pmap_flip</a>                    : 2;  <span class="comment">/**&lt; Testing feature. Flip syndrome bits &lt;1:0&gt; on writes to the PMAP RAM to test single-bit or</span>
<a name="l02337"></a>02337 <span class="comment">                                                         double-bit errors. */</span>
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a47841176936332042162859ff9d6449b">reserved_2_15</a>                : 14;
<a name="l02339"></a>02339     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a3cb1af2c1d5ae259663147e4c2969ed1">fwc_cor_dis</a>                  : 1;  <span class="comment">/**&lt; Disable ECC corrector on FWC. */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a65c3b62e07f942d487db2da63378df29">pmap_cor_dis</a>                 : 1;  <span class="comment">/**&lt; Disable ECC corrector on PMAP. */</span>
<a name="l02341"></a>02341 <span class="preprocessor">#else</span>
<a name="l02342"></a><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a65c3b62e07f942d487db2da63378df29">02342</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a65c3b62e07f942d487db2da63378df29">pmap_cor_dis</a>                 : 1;
<a name="l02343"></a><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a3cb1af2c1d5ae259663147e4c2969ed1">02343</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a3cb1af2c1d5ae259663147e4c2969ed1">fwc_cor_dis</a>                  : 1;
<a name="l02344"></a><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a47841176936332042162859ff9d6449b">02344</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a47841176936332042162859ff9d6449b">reserved_2_15</a>                : 14;
<a name="l02345"></a><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#ae5949722ba9cf19cb0f8fbebded64a8e">02345</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#ae5949722ba9cf19cb0f8fbebded64a8e">pmap_flip</a>                    : 2;
<a name="l02346"></a><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#aac924872cb18b05590612cda400925de">02346</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#aac924872cb18b05590612cda400925de">fwc_flip</a>                     : 2;
<a name="l02347"></a><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a4d9adb1bcaa06bd0ef00959eec5a4234">02347</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html#a4d9adb1bcaa06bd0ef00959eec5a4234">reserved_20_63</a>               : 44;
<a name="l02348"></a>02348 <span class="preprocessor">#endif</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__err__cfg.html#a2e1610da5192253400452066fb2e0206">s</a>;
<a name="l02350"></a><a class="code" href="unioncvmx__ilk__rxx__err__cfg.html#ad26aa69dbc076d2cfee9f6de37d22711">02350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html">cvmx_ilk_rxx_err_cfg_s</a>         <a class="code" href="unioncvmx__ilk__rxx__err__cfg.html#ad26aa69dbc076d2cfee9f6de37d22711">cn78xx</a>;
<a name="l02351"></a><a class="code" href="unioncvmx__ilk__rxx__err__cfg.html#a4e64f0bb06f8b125ae0e1ea610c7a2f1">02351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__err__cfg_1_1cvmx__ilk__rxx__err__cfg__s.html">cvmx_ilk_rxx_err_cfg_s</a>         <a class="code" href="unioncvmx__ilk__rxx__err__cfg.html#a4e64f0bb06f8b125ae0e1ea610c7a2f1">cn78xxp1</a>;
<a name="l02352"></a>02352 };
<a name="l02353"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2e500958d99cf06db7bb865fe16ad2f9">02353</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__err__cfg.html" title="cvmx_ilk_rx::_err_cfg">cvmx_ilk_rxx_err_cfg</a> <a class="code" href="unioncvmx__ilk__rxx__err__cfg.html" title="cvmx_ilk_rx::_err_cfg">cvmx_ilk_rxx_err_cfg_t</a>;
<a name="l02354"></a>02354 <span class="comment"></span>
<a name="l02355"></a>02355 <span class="comment">/**</span>
<a name="l02356"></a>02356 <span class="comment"> * cvmx_ilk_rx#_flow_ctl0</span>
<a name="l02357"></a>02357 <span class="comment"> */</span>
<a name="l02358"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html">02358</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html" title="cvmx_ilk_rx::_flow_ctl0">cvmx_ilk_rxx_flow_ctl0</a> {
<a name="l02359"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html#a7b7b6d5db84822f323dbd6d3e18abdc9">02359</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html#a7b7b6d5db84822f323dbd6d3e18abdc9">u64</a>;
<a name="l02360"></a><a class="code" href="structcvmx__ilk__rxx__flow__ctl0_1_1cvmx__ilk__rxx__flow__ctl0__s.html">02360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__flow__ctl0_1_1cvmx__ilk__rxx__flow__ctl0__s.html">cvmx_ilk_rxx_flow_ctl0_s</a> {
<a name="l02361"></a>02361 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02362"></a>02362 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__flow__ctl0_1_1cvmx__ilk__rxx__flow__ctl0__s.html#aa23ea816b2ebf5bd25ec7451b439ead7">status</a>                       : 64; <span class="comment">/**&lt; Flow control status for port-pipes 63-0, where a 1 indicates</span>
<a name="l02363"></a>02363 <span class="comment">                                                         the presence of backpressure (ie. XOFF) and 0 indicates the</span>
<a name="l02364"></a>02364 <span class="comment">                                                         absence of backpressure (ie. XON) */</span>
<a name="l02365"></a>02365 <span class="preprocessor">#else</span>
<a name="l02366"></a><a class="code" href="structcvmx__ilk__rxx__flow__ctl0_1_1cvmx__ilk__rxx__flow__ctl0__s.html#aa23ea816b2ebf5bd25ec7451b439ead7">02366</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__flow__ctl0_1_1cvmx__ilk__rxx__flow__ctl0__s.html#aa23ea816b2ebf5bd25ec7451b439ead7">status</a>                       : 64;
<a name="l02367"></a>02367 <span class="preprocessor">#endif</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html#a64e473e2e5b491ab5337dd988e5931f5">s</a>;
<a name="l02369"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html#afb6081f9c7136c99410b89e6b6397f50">02369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__flow__ctl0_1_1cvmx__ilk__rxx__flow__ctl0__s.html">cvmx_ilk_rxx_flow_ctl0_s</a>       <a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html#afb6081f9c7136c99410b89e6b6397f50">cn68xx</a>;
<a name="l02370"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html#af5fc4f2b5ffd99d6d95170d88f33b467">02370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__flow__ctl0_1_1cvmx__ilk__rxx__flow__ctl0__s.html">cvmx_ilk_rxx_flow_ctl0_s</a>       <a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html#af5fc4f2b5ffd99d6d95170d88f33b467">cn68xxp1</a>;
<a name="l02371"></a>02371 };
<a name="l02372"></a><a class="code" href="cvmx-ilk-defs_8h.html#a508c1eb4bc4410889cbd57b9f03f8913">02372</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html" title="cvmx_ilk_rx::_flow_ctl0">cvmx_ilk_rxx_flow_ctl0</a> <a class="code" href="unioncvmx__ilk__rxx__flow__ctl0.html" title="cvmx_ilk_rx::_flow_ctl0">cvmx_ilk_rxx_flow_ctl0_t</a>;
<a name="l02373"></a>02373 <span class="comment"></span>
<a name="l02374"></a>02374 <span class="comment">/**</span>
<a name="l02375"></a>02375 <span class="comment"> * cvmx_ilk_rx#_flow_ctl1</span>
<a name="l02376"></a>02376 <span class="comment"> */</span>
<a name="l02377"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html">02377</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html" title="cvmx_ilk_rx::_flow_ctl1">cvmx_ilk_rxx_flow_ctl1</a> {
<a name="l02378"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html#a83a0762c2016572e5e1ee721139dacda">02378</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html#a83a0762c2016572e5e1ee721139dacda">u64</a>;
<a name="l02379"></a><a class="code" href="structcvmx__ilk__rxx__flow__ctl1_1_1cvmx__ilk__rxx__flow__ctl1__s.html">02379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__flow__ctl1_1_1cvmx__ilk__rxx__flow__ctl1__s.html">cvmx_ilk_rxx_flow_ctl1_s</a> {
<a name="l02380"></a>02380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02381"></a>02381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__flow__ctl1_1_1cvmx__ilk__rxx__flow__ctl1__s.html#aca7b3d881cb36c5bcaaa511274577a0d">status</a>                       : 64; <span class="comment">/**&lt; Flow control status for port-pipes 127-64, where a 1 indicates</span>
<a name="l02382"></a>02382 <span class="comment">                                                         the presence of backpressure (ie. XOFF) and 0 indicates the</span>
<a name="l02383"></a>02383 <span class="comment">                                                         absence of backpressure (ie. XON) */</span>
<a name="l02384"></a>02384 <span class="preprocessor">#else</span>
<a name="l02385"></a><a class="code" href="structcvmx__ilk__rxx__flow__ctl1_1_1cvmx__ilk__rxx__flow__ctl1__s.html#aca7b3d881cb36c5bcaaa511274577a0d">02385</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__flow__ctl1_1_1cvmx__ilk__rxx__flow__ctl1__s.html#aca7b3d881cb36c5bcaaa511274577a0d">status</a>                       : 64;
<a name="l02386"></a>02386 <span class="preprocessor">#endif</span>
<a name="l02387"></a>02387 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html#aaf6eb9cbfaa5ac15f79e7be7b66807e9">s</a>;
<a name="l02388"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html#a923daf71305235b69e22c9b97b390450">02388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__flow__ctl1_1_1cvmx__ilk__rxx__flow__ctl1__s.html">cvmx_ilk_rxx_flow_ctl1_s</a>       <a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html#a923daf71305235b69e22c9b97b390450">cn68xx</a>;
<a name="l02389"></a><a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html#ae1637f715d7cf000c1be1cf756f6e700">02389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__flow__ctl1_1_1cvmx__ilk__rxx__flow__ctl1__s.html">cvmx_ilk_rxx_flow_ctl1_s</a>       <a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html#ae1637f715d7cf000c1be1cf756f6e700">cn68xxp1</a>;
<a name="l02390"></a>02390 };
<a name="l02391"></a><a class="code" href="cvmx-ilk-defs_8h.html#a1720c4ad3b4ec664778ba3196ef898b5">02391</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html" title="cvmx_ilk_rx::_flow_ctl1">cvmx_ilk_rxx_flow_ctl1</a> <a class="code" href="unioncvmx__ilk__rxx__flow__ctl1.html" title="cvmx_ilk_rx::_flow_ctl1">cvmx_ilk_rxx_flow_ctl1_t</a>;
<a name="l02392"></a>02392 <span class="comment"></span>
<a name="l02393"></a>02393 <span class="comment">/**</span>
<a name="l02394"></a>02394 <span class="comment"> * cvmx_ilk_rx#_idx_cal</span>
<a name="l02395"></a>02395 <span class="comment"> */</span>
<a name="l02396"></a><a class="code" href="unioncvmx__ilk__rxx__idx__cal.html">02396</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__idx__cal.html" title="cvmx_ilk_rx::_idx_cal">cvmx_ilk_rxx_idx_cal</a> {
<a name="l02397"></a><a class="code" href="unioncvmx__ilk__rxx__idx__cal.html#a25083d436d32c92d3ccf653943673ada">02397</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__idx__cal.html#a25083d436d32c92d3ccf653943673ada">u64</a>;
<a name="l02398"></a><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html">02398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html">cvmx_ilk_rxx_idx_cal_s</a> {
<a name="l02399"></a>02399 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02400"></a>02400 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a9fe6f4665cc4c1a63274de9ca7c10bae">reserved_14_63</a>               : 50;
<a name="l02401"></a>02401     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#ad59d4fad1358d01badbc711046dd338a">inc</a>                          : 6;  <span class="comment">/**&lt; Increment to add to current index for next index. NOTE:</span>
<a name="l02402"></a>02402 <span class="comment">                                                         Increment performed after access to   ILK_RXx_MEM_CAL1 */</span>
<a name="l02403"></a>02403     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a31bcedfeca75dfdff6a6f10924ecbcd8">reserved_6_7</a>                 : 2;
<a name="l02404"></a>02404     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a7b8999089095aa46217c67222bd9bc92">index</a>                        : 6;  <span class="comment">/**&lt; Specify the group of 8 entries accessed by the next CSR</span>
<a name="l02405"></a>02405 <span class="comment">                                                         read/write to calendar table memory.  Software must never write</span>
<a name="l02406"></a>02406 <span class="comment">                                                         IDX &gt;= 36 */</span>
<a name="l02407"></a>02407 <span class="preprocessor">#else</span>
<a name="l02408"></a><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a7b8999089095aa46217c67222bd9bc92">02408</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a7b8999089095aa46217c67222bd9bc92">index</a>                        : 6;
<a name="l02409"></a><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a31bcedfeca75dfdff6a6f10924ecbcd8">02409</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a31bcedfeca75dfdff6a6f10924ecbcd8">reserved_6_7</a>                 : 2;
<a name="l02410"></a><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#ad59d4fad1358d01badbc711046dd338a">02410</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#ad59d4fad1358d01badbc711046dd338a">inc</a>                          : 6;
<a name="l02411"></a><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a9fe6f4665cc4c1a63274de9ca7c10bae">02411</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html#a9fe6f4665cc4c1a63274de9ca7c10bae">reserved_14_63</a>               : 50;
<a name="l02412"></a>02412 <span class="preprocessor">#endif</span>
<a name="l02413"></a>02413 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__idx__cal.html#a397421450adf23599779c262f41576c5">s</a>;
<a name="l02414"></a><a class="code" href="unioncvmx__ilk__rxx__idx__cal.html#a9fd33dd9c494c23ced7db100c8624f03">02414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html">cvmx_ilk_rxx_idx_cal_s</a>         <a class="code" href="unioncvmx__ilk__rxx__idx__cal.html#a9fd33dd9c494c23ced7db100c8624f03">cn68xx</a>;
<a name="l02415"></a><a class="code" href="unioncvmx__ilk__rxx__idx__cal.html#a6664b09fe459fef58d9d2a9c2a590954">02415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__cal_1_1cvmx__ilk__rxx__idx__cal__s.html">cvmx_ilk_rxx_idx_cal_s</a>         <a class="code" href="unioncvmx__ilk__rxx__idx__cal.html#a6664b09fe459fef58d9d2a9c2a590954">cn68xxp1</a>;
<a name="l02416"></a>02416 };
<a name="l02417"></a><a class="code" href="cvmx-ilk-defs_8h.html#a6e317aa3d5ec8c7c6bc6be77833b1d06">02417</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__idx__cal.html" title="cvmx_ilk_rx::_idx_cal">cvmx_ilk_rxx_idx_cal</a> <a class="code" href="unioncvmx__ilk__rxx__idx__cal.html" title="cvmx_ilk_rx::_idx_cal">cvmx_ilk_rxx_idx_cal_t</a>;
<a name="l02418"></a>02418 <span class="comment"></span>
<a name="l02419"></a>02419 <span class="comment">/**</span>
<a name="l02420"></a>02420 <span class="comment"> * cvmx_ilk_rx#_idx_stat0</span>
<a name="l02421"></a>02421 <span class="comment"> */</span>
<a name="l02422"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html">02422</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html" title="cvmx_ilk_rx::_idx_stat0">cvmx_ilk_rxx_idx_stat0</a> {
<a name="l02423"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html#a5e62cae7ca3014c712aa56a79c0e23ad">02423</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html#a5e62cae7ca3014c712aa56a79c0e23ad">u64</a>;
<a name="l02424"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html">02424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html">cvmx_ilk_rxx_idx_stat0_s</a> {
<a name="l02425"></a>02425 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02426"></a>02426 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a4fcb4767e2dd62fb8fb3990d2b338be7">reserved_32_63</a>               : 32;
<a name="l02427"></a>02427     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#ac91d6f453cf1cc67bc2b2379ee57931a">clr</a>                          : 1;  <span class="comment">/**&lt; CSR read to ILK_RXx_MEM_STAT0 clears the selected counter after</span>
<a name="l02428"></a>02428 <span class="comment">                                                         returning its current value. */</span>
<a name="l02429"></a>02429     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a1a2d9d612629683b1161ef3d0e490dc6">reserved_24_30</a>               : 7;
<a name="l02430"></a>02430     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a32eaab6a8361548a619c70a5f6d6d1d0">inc</a>                          : 8;  <span class="comment">/**&lt; Increment to add to current index for next index */</span>
<a name="l02431"></a>02431     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a4b24a92d7b94788f8d0e69338adc98e4">reserved_8_15</a>                : 8;
<a name="l02432"></a>02432     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a5bca30da4eeef178bf4d2bb449bc40e0">index</a>                        : 8;  <span class="comment">/**&lt; Specify the channel accessed during the next CSR read to the</span>
<a name="l02433"></a>02433 <span class="comment">                                                         ILK_RXx_MEM_STAT0 */</span>
<a name="l02434"></a>02434 <span class="preprocessor">#else</span>
<a name="l02435"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a5bca30da4eeef178bf4d2bb449bc40e0">02435</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a5bca30da4eeef178bf4d2bb449bc40e0">index</a>                        : 8;
<a name="l02436"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a4b24a92d7b94788f8d0e69338adc98e4">02436</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a4b24a92d7b94788f8d0e69338adc98e4">reserved_8_15</a>                : 8;
<a name="l02437"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a32eaab6a8361548a619c70a5f6d6d1d0">02437</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a32eaab6a8361548a619c70a5f6d6d1d0">inc</a>                          : 8;
<a name="l02438"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a1a2d9d612629683b1161ef3d0e490dc6">02438</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a1a2d9d612629683b1161ef3d0e490dc6">reserved_24_30</a>               : 7;
<a name="l02439"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#ac91d6f453cf1cc67bc2b2379ee57931a">02439</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#ac91d6f453cf1cc67bc2b2379ee57931a">clr</a>                          : 1;
<a name="l02440"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a4fcb4767e2dd62fb8fb3990d2b338be7">02440</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html#a4fcb4767e2dd62fb8fb3990d2b338be7">reserved_32_63</a>               : 32;
<a name="l02441"></a>02441 <span class="preprocessor">#endif</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html#ad3ea9703f7df5d30954fb7517f4820bb">s</a>;
<a name="l02443"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html#a99893daeb2c92c5e7cf6c464aae4883d">02443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html">cvmx_ilk_rxx_idx_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html#a99893daeb2c92c5e7cf6c464aae4883d">cn68xx</a>;
<a name="l02444"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html#a897c4e56baa78c6e3f12d0c330025646">02444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__stat0_1_1cvmx__ilk__rxx__idx__stat0__s.html">cvmx_ilk_rxx_idx_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html#a897c4e56baa78c6e3f12d0c330025646">cn68xxp1</a>;
<a name="l02445"></a>02445 };
<a name="l02446"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab48ec00d8868548dd7b633cca93a1e96">02446</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html" title="cvmx_ilk_rx::_idx_stat0">cvmx_ilk_rxx_idx_stat0</a> <a class="code" href="unioncvmx__ilk__rxx__idx__stat0.html" title="cvmx_ilk_rx::_idx_stat0">cvmx_ilk_rxx_idx_stat0_t</a>;
<a name="l02447"></a>02447 <span class="comment"></span>
<a name="l02448"></a>02448 <span class="comment">/**</span>
<a name="l02449"></a>02449 <span class="comment"> * cvmx_ilk_rx#_idx_stat1</span>
<a name="l02450"></a>02450 <span class="comment"> */</span>
<a name="l02451"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html">02451</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html" title="cvmx_ilk_rx::_idx_stat1">cvmx_ilk_rxx_idx_stat1</a> {
<a name="l02452"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html#a7b04752875fa1ef53b700c1b5137d387">02452</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html#a7b04752875fa1ef53b700c1b5137d387">u64</a>;
<a name="l02453"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html">02453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html">cvmx_ilk_rxx_idx_stat1_s</a> {
<a name="l02454"></a>02454 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02455"></a>02455 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a781d46bc623ef0ff389ab6f653474944">reserved_32_63</a>               : 32;
<a name="l02456"></a>02456     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a15ff9f6fe0cf5d6c0548e0010a1c3daf">clr</a>                          : 1;  <span class="comment">/**&lt; CSR read to ILK_RXx_MEM_STAT1 clears the selected counter after</span>
<a name="l02457"></a>02457 <span class="comment">                                                         returning its current value. */</span>
<a name="l02458"></a>02458     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a8ce3f9ad8e09285e2010305233c516c9">reserved_24_30</a>               : 7;
<a name="l02459"></a>02459     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a5b59b60f6a31bd8c884151042ad650c7">inc</a>                          : 8;  <span class="comment">/**&lt; Increment to add to current index for next index */</span>
<a name="l02460"></a>02460     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a5749c7be9d770e4ec6a5afd64792f10b">reserved_8_15</a>                : 8;
<a name="l02461"></a>02461     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a6303a0aed7cce1ef7d9959d5d2193f3a">index</a>                        : 8;  <span class="comment">/**&lt; Specify the channel accessed during the next CSR read to the</span>
<a name="l02462"></a>02462 <span class="comment">                                                         ILK_RXx_MEM_STAT1 */</span>
<a name="l02463"></a>02463 <span class="preprocessor">#else</span>
<a name="l02464"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a6303a0aed7cce1ef7d9959d5d2193f3a">02464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a6303a0aed7cce1ef7d9959d5d2193f3a">index</a>                        : 8;
<a name="l02465"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a5749c7be9d770e4ec6a5afd64792f10b">02465</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a5749c7be9d770e4ec6a5afd64792f10b">reserved_8_15</a>                : 8;
<a name="l02466"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a5b59b60f6a31bd8c884151042ad650c7">02466</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a5b59b60f6a31bd8c884151042ad650c7">inc</a>                          : 8;
<a name="l02467"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a8ce3f9ad8e09285e2010305233c516c9">02467</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a8ce3f9ad8e09285e2010305233c516c9">reserved_24_30</a>               : 7;
<a name="l02468"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a15ff9f6fe0cf5d6c0548e0010a1c3daf">02468</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a15ff9f6fe0cf5d6c0548e0010a1c3daf">clr</a>                          : 1;
<a name="l02469"></a><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a781d46bc623ef0ff389ab6f653474944">02469</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html#a781d46bc623ef0ff389ab6f653474944">reserved_32_63</a>               : 32;
<a name="l02470"></a>02470 <span class="preprocessor">#endif</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html#af42cf0a4e4d0416a340557d1c1aba310">s</a>;
<a name="l02472"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html#a3ac3c42a4780664e053252a6effed3c8">02472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html">cvmx_ilk_rxx_idx_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html#a3ac3c42a4780664e053252a6effed3c8">cn68xx</a>;
<a name="l02473"></a><a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html#a12a246403a5647c7f56a3c2cb32515a4">02473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__idx__stat1_1_1cvmx__ilk__rxx__idx__stat1__s.html">cvmx_ilk_rxx_idx_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html#a12a246403a5647c7f56a3c2cb32515a4">cn68xxp1</a>;
<a name="l02474"></a>02474 };
<a name="l02475"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8c953291742494b62e13edc9ecc57ace">02475</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html" title="cvmx_ilk_rx::_idx_stat1">cvmx_ilk_rxx_idx_stat1</a> <a class="code" href="unioncvmx__ilk__rxx__idx__stat1.html" title="cvmx_ilk_rx::_idx_stat1">cvmx_ilk_rxx_idx_stat1_t</a>;
<a name="l02476"></a>02476 <span class="comment"></span>
<a name="l02477"></a>02477 <span class="comment">/**</span>
<a name="l02478"></a>02478 <span class="comment"> * cvmx_ilk_rx#_int</span>
<a name="l02479"></a>02479 <span class="comment"> */</span>
<a name="l02480"></a><a class="code" href="unioncvmx__ilk__rxx__int.html">02480</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__int.html" title="cvmx_ilk_rx::_int">cvmx_ilk_rxx_int</a> {
<a name="l02481"></a><a class="code" href="unioncvmx__ilk__rxx__int.html#ae8ca408ed2fb682a21b4d5c4810aa80b">02481</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__int.html#ae8ca408ed2fb682a21b4d5c4810aa80b">u64</a>;
<a name="l02482"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html">02482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html">cvmx_ilk_rxx_int_s</a> {
<a name="l02483"></a>02483 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02484"></a>02484 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a792770f362471f70828307ec500942f5">reserved_13_63</a>               : 51;
<a name="l02485"></a>02485     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ae7fc917001ca6481d94640569caa9de1">pmap_dbe</a>                     : 1;  <span class="comment">/**&lt; Port-kind map double-bit error. Throws ILK_INTSN_E::ILK_RX()_PMAP_DBE. */</span>
<a name="l02486"></a>02486     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ae5d5418504d76d542973834e65795d20">pmap_sbe</a>                     : 1;  <span class="comment">/**&lt; Port-kind map single-bit error. Throws ILK_INTSN_E::ILK_RX()_PMAP_SBE. */</span>
<a name="l02487"></a>02487     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a5c336943ffca39f698a6b0fa0288fe91">fwc_dbe</a>                      : 1;  <span class="comment">/**&lt; Flow control calendar table double-bit error. Throws ILK_INTSN_E::ILK_RX()_FWC_DBE. */</span>
<a name="l02488"></a>02488     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#aa99b7af0d2d5b213b9fe3a5133e5c75d">fwc_sbe</a>                      : 1;  <span class="comment">/**&lt; Flow control calendar table single-bit error. Throws ILK_INTSN_E::ILK_RX()_FWC_SBE. */</span>
<a name="l02489"></a>02489     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a895e296f799ca9144334cf1a28074db8">pkt_drop_sop</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX, lack of reassembly IDs or because</span>
<a name="l02490"></a>02490 <span class="comment">                                                         ILK_RX()_CFG1[PKT_ENA]=0. Throws ILK_INTSN_E::ILK_RX()_PKT_DROP_SOP. */</span>
<a name="l02491"></a>02491     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a5d871b71dafc0e2f9ac73ee181ceb6a8">pkt_drop_rid</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to the lack of reassembly IDs or because</span>
<a name="l02492"></a>02492 <span class="comment">                                                         ILK_RX()_CFG1[PKT_ENA]=0. Throws ILK_INTSN_E::ILK_RX()_PKT_DROP_RID. */</span>
<a name="l02493"></a>02493     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a422414243a1c99ac6733a565606310c0">pkt_drop_rxf</a>                 : 1;  <span class="comment">/**&lt; Some/all of a packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX. Throws</span>
<a name="l02494"></a>02494 <span class="comment">                                                         ILK_INTSN_E::ILK_RX()_PKT_DROP_RXF. */</span>
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ac09c543b6fd605030e58f70bf91b400f">lane_bad_word</a>                : 1;  <span class="comment">/**&lt; A lane encountered either a bad 64/67 bit codeword or an unknown control word type. Throws</span>
<a name="l02496"></a>02496 <span class="comment">                                                         ILK_INTSN_E::ILK_RX()_LANE_BAD_WORD. */</span>
<a name="l02497"></a>02497     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a385674635b268d44a203a75b53529f66">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow. Throws ILK_INTSN_E::ILK_RX()_STAT_CNT_OVFL. */</span>
<a name="l02498"></a>02498     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a0a3842166a75082e419478b607b57ebe">lane_align_done</a>              : 1;  <span class="comment">/**&lt; Lane alignment successful. Throws ILK_INTSN_E::ILK_RX()_LANE_ALIGN_DONE. */</span>
<a name="l02499"></a>02499     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#afb288e2e01a652ef2339b86ad2f1e4d6">word_sync_done</a>               : 1;  <span class="comment">/**&lt; All enabled lanes have achieved word boundary lock and scrambler synchronization. Lane</span>
<a name="l02500"></a>02500 <span class="comment">                                                         alignment may now be enabled. Throws ILK_INTSN_E::ILK_RX()_WORD_SYNC_DONE. */</span>
<a name="l02501"></a>02501     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a46275b0868046e49dafc011ffbc1f5a8">crc24_err</a>                    : 1;  <span class="comment">/**&lt; Burst CRC24 error. All open packets receive an error. Throws</span>
<a name="l02502"></a>02502 <span class="comment">                                                         ILK_INTSN_E::ILK_RX()_CRC24_ERR. */</span>
<a name="l02503"></a>02503     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ac7c259628d03a4236e53ffceef0dd819">lane_align_fail</a>              : 1;  <span class="comment">/**&lt; Lane alignment fails (4 tries). Hardware repeats lane alignment until is succeeds or until</span>
<a name="l02504"></a>02504 <span class="comment">                                                         ILK_RX()_CFG1[RX_ALIGN_ENA] is cleared. Throws</span>
<a name="l02505"></a>02505 <span class="comment">                                                         ILK_INTSN_E::ILK_RX()_LANE_ALIGN_FAIL. */</span>
<a name="l02506"></a>02506 <span class="preprocessor">#else</span>
<a name="l02507"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ac7c259628d03a4236e53ffceef0dd819">02507</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ac7c259628d03a4236e53ffceef0dd819">lane_align_fail</a>              : 1;
<a name="l02508"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a46275b0868046e49dafc011ffbc1f5a8">02508</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a46275b0868046e49dafc011ffbc1f5a8">crc24_err</a>                    : 1;
<a name="l02509"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#afb288e2e01a652ef2339b86ad2f1e4d6">02509</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#afb288e2e01a652ef2339b86ad2f1e4d6">word_sync_done</a>               : 1;
<a name="l02510"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a0a3842166a75082e419478b607b57ebe">02510</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a0a3842166a75082e419478b607b57ebe">lane_align_done</a>              : 1;
<a name="l02511"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a385674635b268d44a203a75b53529f66">02511</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a385674635b268d44a203a75b53529f66">stat_cnt_ovfl</a>                : 1;
<a name="l02512"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ac09c543b6fd605030e58f70bf91b400f">02512</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ac09c543b6fd605030e58f70bf91b400f">lane_bad_word</a>                : 1;
<a name="l02513"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a422414243a1c99ac6733a565606310c0">02513</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a422414243a1c99ac6733a565606310c0">pkt_drop_rxf</a>                 : 1;
<a name="l02514"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a5d871b71dafc0e2f9ac73ee181ceb6a8">02514</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a5d871b71dafc0e2f9ac73ee181ceb6a8">pkt_drop_rid</a>                 : 1;
<a name="l02515"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a895e296f799ca9144334cf1a28074db8">02515</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a895e296f799ca9144334cf1a28074db8">pkt_drop_sop</a>                 : 1;
<a name="l02516"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#aa99b7af0d2d5b213b9fe3a5133e5c75d">02516</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#aa99b7af0d2d5b213b9fe3a5133e5c75d">fwc_sbe</a>                      : 1;
<a name="l02517"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a5c336943ffca39f698a6b0fa0288fe91">02517</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a5c336943ffca39f698a6b0fa0288fe91">fwc_dbe</a>                      : 1;
<a name="l02518"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ae5d5418504d76d542973834e65795d20">02518</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ae5d5418504d76d542973834e65795d20">pmap_sbe</a>                     : 1;
<a name="l02519"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ae7fc917001ca6481d94640569caa9de1">02519</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#ae7fc917001ca6481d94640569caa9de1">pmap_dbe</a>                     : 1;
<a name="l02520"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a792770f362471f70828307ec500942f5">02520</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html#a792770f362471f70828307ec500942f5">reserved_13_63</a>               : 51;
<a name="l02521"></a>02521 <span class="preprocessor">#endif</span>
<a name="l02522"></a>02522 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__int.html#a67029f870d1b0d9220d42cff48831060">s</a>;
<a name="l02523"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html">02523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html">cvmx_ilk_rxx_int_cn68xx</a> {
<a name="l02524"></a>02524 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02525"></a>02525 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#ad5ba0a983bd22ecbe072bd96fbad01f6">reserved_9_63</a>                : 55;
<a name="l02526"></a>02526     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a5ffc5ed54dcea2ab7463be92c418b43e">pkt_drop_sop</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX,</span>
<a name="l02527"></a>02527 <span class="comment">                                                         lack of reassembly-ids or because ILK_RXX_CFG1[PKT_ENA]=0      | $RW</span>
<a name="l02528"></a>02528 <span class="comment">                                                         because ILK_RXX_CFG1[PKT_ENA]=0</span>
<a name="l02529"></a>02529 <span class="comment"></span>
<a name="l02530"></a>02530 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l02531"></a>02531     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a0d73902d0b449607312669caaa30cd52">pkt_drop_rid</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to the lack of reassembly-ids or</span>
<a name="l02532"></a>02532 <span class="comment">                                                         because ILK_RXX_CFG1[PKT_ENA]=0 */</span>
<a name="l02533"></a>02533     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#af8d9877e62474ec54da1d9d4bcc5ff3e">pkt_drop_rxf</a>                 : 1;  <span class="comment">/**&lt; Some/all of a packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX */</span>
<a name="l02534"></a>02534     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a6450ba2d4a698acb4b4348948ee6ecd0">lane_bad_word</a>                : 1;  <span class="comment">/**&lt; A lane encountered either a bad 64B/67B codeword or an unknown</span>
<a name="l02535"></a>02535 <span class="comment">                                                         control word type. */</span>
<a name="l02536"></a>02536     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a9cdecdb1c0269623107b0a8f591a3431">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow */</span>
<a name="l02537"></a>02537     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#afb43e889fe30a135e5b2ea447ec9e244">lane_align_done</a>              : 1;  <span class="comment">/**&lt; Lane alignment successful */</span>
<a name="l02538"></a>02538     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a15e597cb34e5adc1fae72326fb021b48">word_sync_done</a>               : 1;  <span class="comment">/**&lt; All enabled lanes have achieved word boundary lock and</span>
<a name="l02539"></a>02539 <span class="comment">                                                         scrambler synchronization.  Lane alignment may now be enabled. */</span>
<a name="l02540"></a>02540     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a1a6ccde779987839287451e9b4024add">crc24_err</a>                    : 1;  <span class="comment">/**&lt; Burst CRC24 error.  All open packets will be receive an error. */</span>
<a name="l02541"></a>02541     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a178d52923b42f82410291a80f686937e">lane_align_fail</a>              : 1;  <span class="comment">/**&lt; Lane Alignment fails (4 tries).  Hardware will repeat lane</span>
<a name="l02542"></a>02542 <span class="comment">                                                         alignment until is succeeds or until ILK_RXx_CFG1[RX_ALIGN_ENA]</span>
<a name="l02543"></a>02543 <span class="comment">                                                         is cleared. */</span>
<a name="l02544"></a>02544 <span class="preprocessor">#else</span>
<a name="l02545"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a178d52923b42f82410291a80f686937e">02545</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a178d52923b42f82410291a80f686937e">lane_align_fail</a>              : 1;
<a name="l02546"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a1a6ccde779987839287451e9b4024add">02546</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a1a6ccde779987839287451e9b4024add">crc24_err</a>                    : 1;
<a name="l02547"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a15e597cb34e5adc1fae72326fb021b48">02547</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a15e597cb34e5adc1fae72326fb021b48">word_sync_done</a>               : 1;
<a name="l02548"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#afb43e889fe30a135e5b2ea447ec9e244">02548</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#afb43e889fe30a135e5b2ea447ec9e244">lane_align_done</a>              : 1;
<a name="l02549"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a9cdecdb1c0269623107b0a8f591a3431">02549</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a9cdecdb1c0269623107b0a8f591a3431">stat_cnt_ovfl</a>                : 1;
<a name="l02550"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a6450ba2d4a698acb4b4348948ee6ecd0">02550</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a6450ba2d4a698acb4b4348948ee6ecd0">lane_bad_word</a>                : 1;
<a name="l02551"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#af8d9877e62474ec54da1d9d4bcc5ff3e">02551</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#af8d9877e62474ec54da1d9d4bcc5ff3e">pkt_drop_rxf</a>                 : 1;
<a name="l02552"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a0d73902d0b449607312669caaa30cd52">02552</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a0d73902d0b449607312669caaa30cd52">pkt_drop_rid</a>                 : 1;
<a name="l02553"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a5ffc5ed54dcea2ab7463be92c418b43e">02553</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#a5ffc5ed54dcea2ab7463be92c418b43e">pkt_drop_sop</a>                 : 1;
<a name="l02554"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#ad5ba0a983bd22ecbe072bd96fbad01f6">02554</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xx.html#ad5ba0a983bd22ecbe072bd96fbad01f6">reserved_9_63</a>                : 55;
<a name="l02555"></a>02555 <span class="preprocessor">#endif</span>
<a name="l02556"></a>02556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__int.html#a7076f2692108e316c2b6102decdf8012">cn68xx</a>;
<a name="l02557"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html">02557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html">cvmx_ilk_rxx_int_cn68xxp1</a> {
<a name="l02558"></a>02558 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02559"></a>02559 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#adec077e68a7f12e992f525dd0bd0318b">reserved_8_63</a>                : 56;
<a name="l02560"></a>02560     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a3fef943b9ecf53d645428acf2da9c9b8">pkt_drop_rid</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to the lack of reassembly-ids or</span>
<a name="l02561"></a>02561 <span class="comment">                                                         because ILK_RXX_CFG1[PKT_ENA]=0 */</span>
<a name="l02562"></a>02562     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#afecbfc5b83016f0df90418ef830860a5">pkt_drop_rxf</a>                 : 1;  <span class="comment">/**&lt; Some/all of a packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX */</span>
<a name="l02563"></a>02563     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a20803217480d60badf18c0b6fabca0ea">lane_bad_word</a>                : 1;  <span class="comment">/**&lt; A lane encountered either a bad 64B/67B codeword or an unknown</span>
<a name="l02564"></a>02564 <span class="comment">                                                         control word type. */</span>
<a name="l02565"></a>02565     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a7748dae9407a0abe02351d70fe946368">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow */</span>
<a name="l02566"></a>02566     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a5cfc03a0e8af7fe912a59360f4f474fa">lane_align_done</a>              : 1;  <span class="comment">/**&lt; Lane alignment successful */</span>
<a name="l02567"></a>02567     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#afac51639688ba2347651b453ecbe5388">word_sync_done</a>               : 1;  <span class="comment">/**&lt; All enabled lanes have achieved word boundary lock and</span>
<a name="l02568"></a>02568 <span class="comment">                                                         scrambler synchronization.  Lane alignment may now be enabled. */</span>
<a name="l02569"></a>02569     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a70151e327466a14e05f83163b4d9ea1c">crc24_err</a>                    : 1;  <span class="comment">/**&lt; Burst CRC24 error.  All open packets will be receive an error. */</span>
<a name="l02570"></a>02570     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a7fe1f4faf2bd9158f9954e92dd3262f8">lane_align_fail</a>              : 1;  <span class="comment">/**&lt; Lane Alignment fails (4 tries).  Hardware will repeat lane</span>
<a name="l02571"></a>02571 <span class="comment">                                                         alignment until is succeeds or until ILK_RXx_CFG1[RX_ALIGN_ENA]</span>
<a name="l02572"></a>02572 <span class="comment">                                                         is cleared. */</span>
<a name="l02573"></a>02573 <span class="preprocessor">#else</span>
<a name="l02574"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a7fe1f4faf2bd9158f9954e92dd3262f8">02574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a7fe1f4faf2bd9158f9954e92dd3262f8">lane_align_fail</a>              : 1;
<a name="l02575"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a70151e327466a14e05f83163b4d9ea1c">02575</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a70151e327466a14e05f83163b4d9ea1c">crc24_err</a>                    : 1;
<a name="l02576"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#afac51639688ba2347651b453ecbe5388">02576</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#afac51639688ba2347651b453ecbe5388">word_sync_done</a>               : 1;
<a name="l02577"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a5cfc03a0e8af7fe912a59360f4f474fa">02577</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a5cfc03a0e8af7fe912a59360f4f474fa">lane_align_done</a>              : 1;
<a name="l02578"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a7748dae9407a0abe02351d70fe946368">02578</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a7748dae9407a0abe02351d70fe946368">stat_cnt_ovfl</a>                : 1;
<a name="l02579"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a20803217480d60badf18c0b6fabca0ea">02579</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a20803217480d60badf18c0b6fabca0ea">lane_bad_word</a>                : 1;
<a name="l02580"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#afecbfc5b83016f0df90418ef830860a5">02580</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#afecbfc5b83016f0df90418ef830860a5">pkt_drop_rxf</a>                 : 1;
<a name="l02581"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a3fef943b9ecf53d645428acf2da9c9b8">02581</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#a3fef943b9ecf53d645428acf2da9c9b8">pkt_drop_rid</a>                 : 1;
<a name="l02582"></a><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#adec077e68a7f12e992f525dd0bd0318b">02582</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__cn68xxp1.html#adec077e68a7f12e992f525dd0bd0318b">reserved_8_63</a>                : 56;
<a name="l02583"></a>02583 <span class="preprocessor">#endif</span>
<a name="l02584"></a>02584 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__int.html#a3fa54c0262e34fc15230987a08cf67e4">cn68xxp1</a>;
<a name="l02585"></a><a class="code" href="unioncvmx__ilk__rxx__int.html#a6c0160ce4041e044bcc6ec2cf2ca20ab">02585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html">cvmx_ilk_rxx_int_s</a>             <a class="code" href="unioncvmx__ilk__rxx__int.html#a6c0160ce4041e044bcc6ec2cf2ca20ab">cn78xx</a>;
<a name="l02586"></a><a class="code" href="unioncvmx__ilk__rxx__int.html#a42d1655a4ae7b2e86916cd083208c3f6">02586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int_1_1cvmx__ilk__rxx__int__s.html">cvmx_ilk_rxx_int_s</a>             <a class="code" href="unioncvmx__ilk__rxx__int.html#a42d1655a4ae7b2e86916cd083208c3f6">cn78xxp1</a>;
<a name="l02587"></a>02587 };
<a name="l02588"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab66e6f0de681f636ea31bd127d78ff60">02588</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__int.html" title="cvmx_ilk_rx::_int">cvmx_ilk_rxx_int</a> <a class="code" href="unioncvmx__ilk__rxx__int.html" title="cvmx_ilk_rx::_int">cvmx_ilk_rxx_int_t</a>;
<a name="l02589"></a>02589 <span class="comment"></span>
<a name="l02590"></a>02590 <span class="comment">/**</span>
<a name="l02591"></a>02591 <span class="comment"> * cvmx_ilk_rx#_int_en</span>
<a name="l02592"></a>02592 <span class="comment"> */</span>
<a name="l02593"></a><a class="code" href="unioncvmx__ilk__rxx__int__en.html">02593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__int__en.html" title="cvmx_ilk_rx::_int_en">cvmx_ilk_rxx_int_en</a> {
<a name="l02594"></a><a class="code" href="unioncvmx__ilk__rxx__int__en.html#a00fda36f132a58af2dda89a482d66d28">02594</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__int__en.html#a00fda36f132a58af2dda89a482d66d28">u64</a>;
<a name="l02595"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html">02595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html">cvmx_ilk_rxx_int_en_s</a> {
<a name="l02596"></a>02596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02597"></a>02597 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#ab807d6f34a1bf9d7c451167c0813e981">reserved_9_63</a>                : 55;
<a name="l02598"></a>02598     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a0baf7c85d1c009a0f58a0adfe201147f">pkt_drop_sop</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX,</span>
<a name="l02599"></a>02599 <span class="comment">                                                         lack of reassembly-ids or because ILK_RXX_CFG1[PKT_ENA]=0      | $PRW</span>
<a name="l02600"></a>02600 <span class="comment">                                                         because ILK_RXX_CFG1[PKT_ENA]=0</span>
<a name="l02601"></a>02601 <span class="comment"></span>
<a name="l02602"></a>02602 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l02603"></a>02603     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a36ac650dde5d891dbf7ad37b01631071">pkt_drop_rid</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to the lack of reassembly-ids or</span>
<a name="l02604"></a>02604 <span class="comment">                                                         because ILK_RXX_CFG1[PKT_ENA]=0 */</span>
<a name="l02605"></a>02605     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a268dbf8a05c4604e24f4fd24ad6c0b03">pkt_drop_rxf</a>                 : 1;  <span class="comment">/**&lt; Some/all of a packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX */</span>
<a name="l02606"></a>02606     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a9d1062142568f8ebbb4e3e663630ba13">lane_bad_word</a>                : 1;  <span class="comment">/**&lt; A lane encountered either a bad 64B/67B codeword or an unknown</span>
<a name="l02607"></a>02607 <span class="comment">                                                         control word type. */</span>
<a name="l02608"></a>02608     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a0a2e75d6fe7448f956c0ff0559e3fe8c">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow */</span>
<a name="l02609"></a>02609     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a2d4c1aadbbb4ea3c95c6be955f37a561">lane_align_done</a>              : 1;  <span class="comment">/**&lt; Lane alignment successful */</span>
<a name="l02610"></a>02610     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a439aa715986494d7dc5eee7778c63871">word_sync_done</a>               : 1;  <span class="comment">/**&lt; All enabled lanes have achieved word boundary lock and</span>
<a name="l02611"></a>02611 <span class="comment">                                                         scrambler synchronization.  Lane alignment may now be enabled. */</span>
<a name="l02612"></a>02612     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a1b886d4750d5720a2d479975d186dccd">crc24_err</a>                    : 1;  <span class="comment">/**&lt; Burst CRC24 error.  All open packets will be receive an error. */</span>
<a name="l02613"></a>02613     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a1c2958aa2f97e2d8d4135b8fa382e5c4">lane_align_fail</a>              : 1;  <span class="comment">/**&lt; Lane Alignment fails (4 tries) */</span>
<a name="l02614"></a>02614 <span class="preprocessor">#else</span>
<a name="l02615"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a1c2958aa2f97e2d8d4135b8fa382e5c4">02615</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a1c2958aa2f97e2d8d4135b8fa382e5c4">lane_align_fail</a>              : 1;
<a name="l02616"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a1b886d4750d5720a2d479975d186dccd">02616</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a1b886d4750d5720a2d479975d186dccd">crc24_err</a>                    : 1;
<a name="l02617"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a439aa715986494d7dc5eee7778c63871">02617</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a439aa715986494d7dc5eee7778c63871">word_sync_done</a>               : 1;
<a name="l02618"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a2d4c1aadbbb4ea3c95c6be955f37a561">02618</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a2d4c1aadbbb4ea3c95c6be955f37a561">lane_align_done</a>              : 1;
<a name="l02619"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a0a2e75d6fe7448f956c0ff0559e3fe8c">02619</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a0a2e75d6fe7448f956c0ff0559e3fe8c">stat_cnt_ovfl</a>                : 1;
<a name="l02620"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a9d1062142568f8ebbb4e3e663630ba13">02620</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a9d1062142568f8ebbb4e3e663630ba13">lane_bad_word</a>                : 1;
<a name="l02621"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a268dbf8a05c4604e24f4fd24ad6c0b03">02621</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a268dbf8a05c4604e24f4fd24ad6c0b03">pkt_drop_rxf</a>                 : 1;
<a name="l02622"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a36ac650dde5d891dbf7ad37b01631071">02622</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a36ac650dde5d891dbf7ad37b01631071">pkt_drop_rid</a>                 : 1;
<a name="l02623"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a0baf7c85d1c009a0f58a0adfe201147f">02623</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#a0baf7c85d1c009a0f58a0adfe201147f">pkt_drop_sop</a>                 : 1;
<a name="l02624"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#ab807d6f34a1bf9d7c451167c0813e981">02624</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html#ab807d6f34a1bf9d7c451167c0813e981">reserved_9_63</a>                : 55;
<a name="l02625"></a>02625 <span class="preprocessor">#endif</span>
<a name="l02626"></a>02626 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__int__en.html#acbbc8f3de38d3e9e6f92e3aa9edf54b3">s</a>;
<a name="l02627"></a><a class="code" href="unioncvmx__ilk__rxx__int__en.html#a55578c75a1db360f81f14b1c54d3916f">02627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__s.html">cvmx_ilk_rxx_int_en_s</a>          <a class="code" href="unioncvmx__ilk__rxx__int__en.html#a55578c75a1db360f81f14b1c54d3916f">cn68xx</a>;
<a name="l02628"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html">02628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html">cvmx_ilk_rxx_int_en_cn68xxp1</a> {
<a name="l02629"></a>02629 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02630"></a>02630 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a8cf2fa44a089ca5220d7fa04ba55d7c0">reserved_8_63</a>                : 56;
<a name="l02631"></a>02631     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a097dcc8bcf82ba1f83a78de290633ab7">pkt_drop_rid</a>                 : 1;  <span class="comment">/**&lt; Entire packet dropped due to the lack of reassembly-ids or</span>
<a name="l02632"></a>02632 <span class="comment">                                                         because ILK_RXX_CFG1[PKT_ENA]=0 */</span>
<a name="l02633"></a>02633     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a7efa1f6db764ef1e76b3849de8404b03">pkt_drop_rxf</a>                 : 1;  <span class="comment">/**&lt; Some/all of a packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX */</span>
<a name="l02634"></a>02634     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#ac11a0287f18897f4590122c13a47e973">lane_bad_word</a>                : 1;  <span class="comment">/**&lt; A lane encountered either a bad 64B/67B codeword or an unknown</span>
<a name="l02635"></a>02635 <span class="comment">                                                         control word type. */</span>
<a name="l02636"></a>02636     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a2b3ecf4909f77ea1bfcb4377647c091e">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow */</span>
<a name="l02637"></a>02637     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#ac8debafc49c66e30c26f5fdaab690e60">lane_align_done</a>              : 1;  <span class="comment">/**&lt; Lane alignment successful */</span>
<a name="l02638"></a>02638     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#aa7ef272164c04795ca0e0f4272665611">word_sync_done</a>               : 1;  <span class="comment">/**&lt; All enabled lanes have achieved word boundary lock and</span>
<a name="l02639"></a>02639 <span class="comment">                                                         scrambler synchronization.  Lane alignment may now be enabled. */</span>
<a name="l02640"></a>02640     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a0afe08950d63216bc6f8dcec0eace7ee">crc24_err</a>                    : 1;  <span class="comment">/**&lt; Burst CRC24 error.  All open packets will be receive an error. */</span>
<a name="l02641"></a>02641     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a0feeab3690c429d9ae1435bf017e5483">lane_align_fail</a>              : 1;  <span class="comment">/**&lt; Lane Alignment fails (4 tries) */</span>
<a name="l02642"></a>02642 <span class="preprocessor">#else</span>
<a name="l02643"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a0feeab3690c429d9ae1435bf017e5483">02643</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a0feeab3690c429d9ae1435bf017e5483">lane_align_fail</a>              : 1;
<a name="l02644"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a0afe08950d63216bc6f8dcec0eace7ee">02644</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a0afe08950d63216bc6f8dcec0eace7ee">crc24_err</a>                    : 1;
<a name="l02645"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#aa7ef272164c04795ca0e0f4272665611">02645</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#aa7ef272164c04795ca0e0f4272665611">word_sync_done</a>               : 1;
<a name="l02646"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#ac8debafc49c66e30c26f5fdaab690e60">02646</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#ac8debafc49c66e30c26f5fdaab690e60">lane_align_done</a>              : 1;
<a name="l02647"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a2b3ecf4909f77ea1bfcb4377647c091e">02647</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a2b3ecf4909f77ea1bfcb4377647c091e">stat_cnt_ovfl</a>                : 1;
<a name="l02648"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#ac11a0287f18897f4590122c13a47e973">02648</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#ac11a0287f18897f4590122c13a47e973">lane_bad_word</a>                : 1;
<a name="l02649"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a7efa1f6db764ef1e76b3849de8404b03">02649</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a7efa1f6db764ef1e76b3849de8404b03">pkt_drop_rxf</a>                 : 1;
<a name="l02650"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a097dcc8bcf82ba1f83a78de290633ab7">02650</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a097dcc8bcf82ba1f83a78de290633ab7">pkt_drop_rid</a>                 : 1;
<a name="l02651"></a><a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a8cf2fa44a089ca5220d7fa04ba55d7c0">02651</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__int__en_1_1cvmx__ilk__rxx__int__en__cn68xxp1.html#a8cf2fa44a089ca5220d7fa04ba55d7c0">reserved_8_63</a>                : 56;
<a name="l02652"></a>02652 <span class="preprocessor">#endif</span>
<a name="l02653"></a>02653 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__int__en.html#abbc5921db0d7c150cec9d119306f641b">cn68xxp1</a>;
<a name="l02654"></a>02654 };
<a name="l02655"></a><a class="code" href="cvmx-ilk-defs_8h.html#ae8ee3a08a9c7399ff64ca48c72e4a00e">02655</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__int__en.html" title="cvmx_ilk_rx::_int_en">cvmx_ilk_rxx_int_en</a> <a class="code" href="unioncvmx__ilk__rxx__int__en.html" title="cvmx_ilk_rx::_int_en">cvmx_ilk_rxx_int_en_t</a>;
<a name="l02656"></a>02656 <span class="comment"></span>
<a name="l02657"></a>02657 <span class="comment">/**</span>
<a name="l02658"></a>02658 <span class="comment"> * cvmx_ilk_rx#_jabber</span>
<a name="l02659"></a>02659 <span class="comment"> */</span>
<a name="l02660"></a><a class="code" href="unioncvmx__ilk__rxx__jabber.html">02660</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__jabber.html" title="cvmx_ilk_rx::_jabber">cvmx_ilk_rxx_jabber</a> {
<a name="l02661"></a><a class="code" href="unioncvmx__ilk__rxx__jabber.html#aa61e93efdbaaa35d61b9d98efb3144f5">02661</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__jabber.html#aa61e93efdbaaa35d61b9d98efb3144f5">u64</a>;
<a name="l02662"></a><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html">02662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html">cvmx_ilk_rxx_jabber_s</a> {
<a name="l02663"></a>02663 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html#a945043361430e6d49a949158bb7c8349">reserved_16_63</a>               : 48;
<a name="l02665"></a>02665     uint64_t <a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html#ab0ab7e7dfec45f362514d592621ec435">cnt</a>                          : 16; <span class="comment">/**&lt; Byte count for jabber check. Failing packets are truncated to CNT bytes.</span>
<a name="l02666"></a>02666 <span class="comment">                                                         Hardware tracks the size of up to two concurrent packets per link. If using segment mode</span>
<a name="l02667"></a>02667 <span class="comment">                                                         with more than two channels, some large packets might not be flagged or truncated.</span>
<a name="l02668"></a>02668 <span class="comment">                                                         CNT must be 8-byte aligned such that CNT[2:0] = 0x0. */</span>
<a name="l02669"></a>02669 <span class="preprocessor">#else</span>
<a name="l02670"></a><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html#ab0ab7e7dfec45f362514d592621ec435">02670</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html#ab0ab7e7dfec45f362514d592621ec435">cnt</a>                          : 16;
<a name="l02671"></a><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html#a945043361430e6d49a949158bb7c8349">02671</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html#a945043361430e6d49a949158bb7c8349">reserved_16_63</a>               : 48;
<a name="l02672"></a>02672 <span class="preprocessor">#endif</span>
<a name="l02673"></a>02673 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__jabber.html#a7a78523a6ae1fda3a8fa11a04ff6c12a">s</a>;
<a name="l02674"></a><a class="code" href="unioncvmx__ilk__rxx__jabber.html#a1a5c7528fc8042811ccfee9d40ce1d19">02674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html">cvmx_ilk_rxx_jabber_s</a>          <a class="code" href="unioncvmx__ilk__rxx__jabber.html#a1a5c7528fc8042811ccfee9d40ce1d19">cn68xx</a>;
<a name="l02675"></a><a class="code" href="unioncvmx__ilk__rxx__jabber.html#a32f944003d9c440377e2fddda5549c5c">02675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html">cvmx_ilk_rxx_jabber_s</a>          <a class="code" href="unioncvmx__ilk__rxx__jabber.html#a32f944003d9c440377e2fddda5549c5c">cn68xxp1</a>;
<a name="l02676"></a><a class="code" href="unioncvmx__ilk__rxx__jabber.html#a632ef1ddb9e0cedfc46d3cb74a4c3c23">02676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html">cvmx_ilk_rxx_jabber_s</a>          <a class="code" href="unioncvmx__ilk__rxx__jabber.html#a632ef1ddb9e0cedfc46d3cb74a4c3c23">cn78xx</a>;
<a name="l02677"></a><a class="code" href="unioncvmx__ilk__rxx__jabber.html#a88f2e670d772fb108d4ebd78c69f3170">02677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__jabber_1_1cvmx__ilk__rxx__jabber__s.html">cvmx_ilk_rxx_jabber_s</a>          <a class="code" href="unioncvmx__ilk__rxx__jabber.html#a88f2e670d772fb108d4ebd78c69f3170">cn78xxp1</a>;
<a name="l02678"></a>02678 };
<a name="l02679"></a><a class="code" href="cvmx-ilk-defs_8h.html#a9ed4cb3f613ae6fc7939ad397dad0704">02679</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__jabber.html" title="cvmx_ilk_rx::_jabber">cvmx_ilk_rxx_jabber</a> <a class="code" href="unioncvmx__ilk__rxx__jabber.html" title="cvmx_ilk_rx::_jabber">cvmx_ilk_rxx_jabber_t</a>;
<a name="l02680"></a>02680 <span class="comment"></span>
<a name="l02681"></a>02681 <span class="comment">/**</span>
<a name="l02682"></a>02682 <span class="comment"> * cvmx_ilk_rx#_mem_cal0</span>
<a name="l02683"></a>02683 <span class="comment"> *</span>
<a name="l02684"></a>02684 <span class="comment"> * Notes:</span>
<a name="l02685"></a>02685 <span class="comment"> * Software must program the calendar table prior to enabling the</span>
<a name="l02686"></a>02686 <span class="comment"> * link.</span>
<a name="l02687"></a>02687 <span class="comment"> *</span>
<a name="l02688"></a>02688 <span class="comment"> * Software must always write ILK_RXx_MEM_CAL0 then ILK_RXx_MEM_CAL1.</span>
<a name="l02689"></a>02689 <span class="comment"> * Software must never write them in reverse order or write one without</span>
<a name="l02690"></a>02690 <span class="comment"> * writing the other.</span>
<a name="l02691"></a>02691 <span class="comment"> *</span>
<a name="l02692"></a>02692 <span class="comment"> * A given calendar table entry has no effect on PKO pipe</span>
<a name="l02693"></a>02693 <span class="comment"> * backpressure when either:</span>
<a name="l02694"></a>02694 <span class="comment"> *  - ENTRY_CTLx=Link (1), or</span>
<a name="l02695"></a>02695 <span class="comment"> *  - ENTRY_CTLx=XON (3) and PORT_PIPEx is outside the range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02696"></a>02696 <span class="comment"> *</span>
<a name="l02697"></a>02697 <span class="comment"> * Within the 8 calendar table entries of one IDX value, if more</span>
<a name="l02698"></a>02698 <span class="comment"> * than one affects the same PKO pipe, XOFF always wins over XON,</span>
<a name="l02699"></a>02699 <span class="comment"> * regardless of the calendar table order.</span>
<a name="l02700"></a>02700 <span class="comment"> *</span>
<a name="l02701"></a>02701 <span class="comment"> * Software must always read ILK_RXx_MEM_CAL0 then ILK_RXx_MEM_CAL1.  Software</span>
<a name="l02702"></a>02702 <span class="comment"> * must never read them in reverse order or read one without reading the</span>
<a name="l02703"></a>02703 <span class="comment"> * other.</span>
<a name="l02704"></a>02704 <span class="comment"> */</span>
<a name="l02705"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html">02705</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html" title="cvmx_ilk_rx::_mem_cal0">cvmx_ilk_rxx_mem_cal0</a> {
<a name="l02706"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html#a1ba3791ec9a0de1b5a060a175a179b2c">02706</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html#a1ba3791ec9a0de1b5a060a175a179b2c">u64</a>;
<a name="l02707"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html">02707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html">cvmx_ilk_rxx_mem_cal0_s</a> {
<a name="l02708"></a>02708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#ad2bea44893379250ea7aac08ef0d5e60">reserved_36_63</a>               : 28;
<a name="l02710"></a>02710     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a6e9d34696042508a254d4add0fd9903d">entry_ctl3</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+3</span>
<a name="l02711"></a>02711 <span class="comment"></span>
<a name="l02712"></a>02712 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02713"></a>02713 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02714"></a>02714 <span class="comment">                                                                            by PORT_PIPE3.</span>
<a name="l02715"></a>02715 <span class="comment"></span>
<a name="l02716"></a>02716 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02717"></a>02717 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02718"></a>02718 <span class="comment">                                                                            PORT_PIPE3 is unused.</span>
<a name="l02719"></a>02719 <span class="comment"></span>
<a name="l02720"></a>02720 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02721"></a>02721 <span class="comment">                                                                            PORT_PIPE3.</span>
<a name="l02722"></a>02722 <span class="comment"></span>
<a name="l02723"></a>02723 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02724"></a>02724 <span class="comment">                                                                            PORT_PIPE3. The calendar table entry is</span>
<a name="l02725"></a>02725 <span class="comment">                                                                            effectively unused if PORT_PIPE3 is out of</span>
<a name="l02726"></a>02726 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02727"></a>02727 <span class="comment"></span>
<a name="l02728"></a>02728 <span class="comment">                                                         This field applies to one of bits &lt;52&gt;, &lt;44&gt;, or &lt;28&gt; in the</span>
<a name="l02729"></a>02729 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02730"></a>02730     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#afc3f2bb832727b64732d0d8516a902c5">port_pipe3</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+3</span>
<a name="l02731"></a>02731 <span class="comment"></span>
<a name="l02732"></a>02732 <span class="comment">                                                         PORT_PIPE3 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02733"></a>02733 <span class="comment">                                                         when ENTRY_CTL3 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02734"></a>02734     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a5d4cfd57159859d27bb5e92b0fe2cac4">entry_ctl2</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+2</span>
<a name="l02735"></a>02735 <span class="comment"></span>
<a name="l02736"></a>02736 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02737"></a>02737 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02738"></a>02738 <span class="comment">                                                                            by PORT_PIPE2.</span>
<a name="l02739"></a>02739 <span class="comment"></span>
<a name="l02740"></a>02740 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02741"></a>02741 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02742"></a>02742 <span class="comment">                                                                            PORT_PIPE2 is unused.</span>
<a name="l02743"></a>02743 <span class="comment"></span>
<a name="l02744"></a>02744 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02745"></a>02745 <span class="comment">                                                                            PORT_PIPE2.</span>
<a name="l02746"></a>02746 <span class="comment"></span>
<a name="l02747"></a>02747 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02748"></a>02748 <span class="comment">                                                                            PORT_PIPE2. The calendar table entry is</span>
<a name="l02749"></a>02749 <span class="comment">                                                                            effectively unused if PORT_PIPE2 is out of</span>
<a name="l02750"></a>02750 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02751"></a>02751 <span class="comment"></span>
<a name="l02752"></a>02752 <span class="comment">                                                         This field applies to one of bits &lt;53&gt;, &lt;45&gt;, or &lt;29&gt; in the</span>
<a name="l02753"></a>02753 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02754"></a>02754     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a2121ae4f4891b517c912be24cd092bb6">port_pipe2</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+2</span>
<a name="l02755"></a>02755 <span class="comment"></span>
<a name="l02756"></a>02756 <span class="comment">                                                         PORT_PIPE2 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02757"></a>02757 <span class="comment">                                                         when ENTRY_CTL2 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02758"></a>02758     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#adc47fdb057d28ea313d81fafb1d3deb1">entry_ctl1</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+1</span>
<a name="l02759"></a>02759 <span class="comment"></span>
<a name="l02760"></a>02760 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02761"></a>02761 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02762"></a>02762 <span class="comment">                                                                            by PORT_PIPE1.</span>
<a name="l02763"></a>02763 <span class="comment"></span>
<a name="l02764"></a>02764 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02765"></a>02765 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02766"></a>02766 <span class="comment">                                                                            PORT_PIPE1 is unused.</span>
<a name="l02767"></a>02767 <span class="comment"></span>
<a name="l02768"></a>02768 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02769"></a>02769 <span class="comment">                                                                            PORT_PIPE1.</span>
<a name="l02770"></a>02770 <span class="comment"></span>
<a name="l02771"></a>02771 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02772"></a>02772 <span class="comment">                                                                            PORT_PIPE1. The calendar table entry is</span>
<a name="l02773"></a>02773 <span class="comment">                                                                            effectively unused if PORT_PIPE1 is out of</span>
<a name="l02774"></a>02774 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02775"></a>02775 <span class="comment"></span>
<a name="l02776"></a>02776 <span class="comment">                                                         This field applies to one of bits &lt;54&gt;, &lt;46&gt;, or &lt;30&gt; in the</span>
<a name="l02777"></a>02777 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02778"></a>02778     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a0fb8e41cb22c3591d03b3cf3fc83e65a">port_pipe1</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+1</span>
<a name="l02779"></a>02779 <span class="comment"></span>
<a name="l02780"></a>02780 <span class="comment">                                                         PORT_PIPE1 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02781"></a>02781 <span class="comment">                                                         when ENTRY_CTL1 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02782"></a>02782     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#af0569e6ced1a483f69c35e5fd355ce91">entry_ctl0</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+0</span>
<a name="l02783"></a>02783 <span class="comment"></span>
<a name="l02784"></a>02784 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02785"></a>02785 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02786"></a>02786 <span class="comment">                                                                            by PORT_PIPE0.</span>
<a name="l02787"></a>02787 <span class="comment"></span>
<a name="l02788"></a>02788 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02789"></a>02789 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02790"></a>02790 <span class="comment">                                                                            PORT_PIPE0 is unused.</span>
<a name="l02791"></a>02791 <span class="comment"></span>
<a name="l02792"></a>02792 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02793"></a>02793 <span class="comment">                                                                            PORT_PIPE0.</span>
<a name="l02794"></a>02794 <span class="comment"></span>
<a name="l02795"></a>02795 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02796"></a>02796 <span class="comment">                                                                            PORT_PIPE0. The calendar table entry is</span>
<a name="l02797"></a>02797 <span class="comment">                                                                            effectively unused if PORT_PIPEx is out of</span>
<a name="l02798"></a>02798 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02799"></a>02799 <span class="comment"></span>
<a name="l02800"></a>02800 <span class="comment">                                                         This field applies to one of bits &lt;55&gt;, &lt;47&gt;, or &lt;31&gt; in the</span>
<a name="l02801"></a>02801 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02802"></a>02802     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a333cdf9ef973dfed238425582b8ef8d2">port_pipe0</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+0</span>
<a name="l02803"></a>02803 <span class="comment"></span>
<a name="l02804"></a>02804 <span class="comment">                                                         PORT_PIPE0 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02805"></a>02805 <span class="comment">                                                         when ENTRY_CTL0 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02806"></a>02806 <span class="preprocessor">#else</span>
<a name="l02807"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a333cdf9ef973dfed238425582b8ef8d2">02807</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a333cdf9ef973dfed238425582b8ef8d2">port_pipe0</a>                   : 7;
<a name="l02808"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#af0569e6ced1a483f69c35e5fd355ce91">02808</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#af0569e6ced1a483f69c35e5fd355ce91">entry_ctl0</a>                   : 2;
<a name="l02809"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a0fb8e41cb22c3591d03b3cf3fc83e65a">02809</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a0fb8e41cb22c3591d03b3cf3fc83e65a">port_pipe1</a>                   : 7;
<a name="l02810"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#adc47fdb057d28ea313d81fafb1d3deb1">02810</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#adc47fdb057d28ea313d81fafb1d3deb1">entry_ctl1</a>                   : 2;
<a name="l02811"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a2121ae4f4891b517c912be24cd092bb6">02811</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a2121ae4f4891b517c912be24cd092bb6">port_pipe2</a>                   : 7;
<a name="l02812"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a5d4cfd57159859d27bb5e92b0fe2cac4">02812</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a5d4cfd57159859d27bb5e92b0fe2cac4">entry_ctl2</a>                   : 2;
<a name="l02813"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#afc3f2bb832727b64732d0d8516a902c5">02813</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#afc3f2bb832727b64732d0d8516a902c5">port_pipe3</a>                   : 7;
<a name="l02814"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a6e9d34696042508a254d4add0fd9903d">02814</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#a6e9d34696042508a254d4add0fd9903d">entry_ctl3</a>                   : 2;
<a name="l02815"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#ad2bea44893379250ea7aac08ef0d5e60">02815</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html#ad2bea44893379250ea7aac08ef0d5e60">reserved_36_63</a>               : 28;
<a name="l02816"></a>02816 <span class="preprocessor">#endif</span>
<a name="l02817"></a>02817 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html#ad0f116d7ffc0cc06be565db85074f9d9">s</a>;
<a name="l02818"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html#a81a281ddbb4cbd09cc5da7787be8f901">02818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html">cvmx_ilk_rxx_mem_cal0_s</a>        <a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html#a81a281ddbb4cbd09cc5da7787be8f901">cn68xx</a>;
<a name="l02819"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html#a424716aff4487c4f3f9243059d18a831">02819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__cal0_1_1cvmx__ilk__rxx__mem__cal0__s.html">cvmx_ilk_rxx_mem_cal0_s</a>        <a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html#a424716aff4487c4f3f9243059d18a831">cn68xxp1</a>;
<a name="l02820"></a>02820 };
<a name="l02821"></a><a class="code" href="cvmx-ilk-defs_8h.html#a5b7682ae2faec03360d48779a6102fb9">02821</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html" title="cvmx_ilk_rx::_mem_cal0">cvmx_ilk_rxx_mem_cal0</a> <a class="code" href="unioncvmx__ilk__rxx__mem__cal0.html" title="cvmx_ilk_rx::_mem_cal0">cvmx_ilk_rxx_mem_cal0_t</a>;
<a name="l02822"></a>02822 <span class="comment"></span>
<a name="l02823"></a>02823 <span class="comment">/**</span>
<a name="l02824"></a>02824 <span class="comment"> * cvmx_ilk_rx#_mem_cal1</span>
<a name="l02825"></a>02825 <span class="comment"> *</span>
<a name="l02826"></a>02826 <span class="comment"> * Notes:</span>
<a name="l02827"></a>02827 <span class="comment"> * Software must program the calendar table prior to enabling the</span>
<a name="l02828"></a>02828 <span class="comment"> * link.</span>
<a name="l02829"></a>02829 <span class="comment"> *</span>
<a name="l02830"></a>02830 <span class="comment"> * Software must always write ILK_RXx_MEM_CAL0 then ILK_RXx_MEM_CAL1.</span>
<a name="l02831"></a>02831 <span class="comment"> * Software must never write them in reverse order or write one without</span>
<a name="l02832"></a>02832 <span class="comment"> * writing the other.</span>
<a name="l02833"></a>02833 <span class="comment"> *</span>
<a name="l02834"></a>02834 <span class="comment"> * A given calendar table entry has no effect on PKO pipe</span>
<a name="l02835"></a>02835 <span class="comment"> * backpressure when either:</span>
<a name="l02836"></a>02836 <span class="comment"> *  - ENTRY_CTLx=Link (1), or</span>
<a name="l02837"></a>02837 <span class="comment"> *  - ENTRY_CTLx=XON (3) and PORT_PIPEx is outside the range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02838"></a>02838 <span class="comment"> *</span>
<a name="l02839"></a>02839 <span class="comment"> * Within the 8 calendar table entries of one IDX value, if more</span>
<a name="l02840"></a>02840 <span class="comment"> * than one affects the same PKO pipe, XOFF always wins over XON,</span>
<a name="l02841"></a>02841 <span class="comment"> * regardless of the calendar table order.</span>
<a name="l02842"></a>02842 <span class="comment"> *</span>
<a name="l02843"></a>02843 <span class="comment"> * Software must always read ILK_RXx_MEM_CAL0 then ILK_Rx_MEM_CAL1.  Software</span>
<a name="l02844"></a>02844 <span class="comment"> * must never read them in reverse order or read one without reading the</span>
<a name="l02845"></a>02845 <span class="comment"> * other.</span>
<a name="l02846"></a>02846 <span class="comment"> */</span>
<a name="l02847"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html">02847</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html" title="cvmx_ilk_rx::_mem_cal1">cvmx_ilk_rxx_mem_cal1</a> {
<a name="l02848"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html#ac0ba9b966262bb324ba5f640543ea04d">02848</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html#ac0ba9b966262bb324ba5f640543ea04d">u64</a>;
<a name="l02849"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html">02849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html">cvmx_ilk_rxx_mem_cal1_s</a> {
<a name="l02850"></a>02850 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02851"></a>02851 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a8e94d2c12c9123d1d986b0f0902d3262">reserved_36_63</a>               : 28;
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a77b87f048ab0e5ea0f52f122c9f3199d">entry_ctl7</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+7</span>
<a name="l02853"></a>02853 <span class="comment"></span>
<a name="l02854"></a>02854 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02855"></a>02855 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02856"></a>02856 <span class="comment">                                                                            by PORT_PIPE7.</span>
<a name="l02857"></a>02857 <span class="comment"></span>
<a name="l02858"></a>02858 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02859"></a>02859 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02860"></a>02860 <span class="comment">                                                                            PORT_PIPE7 is unused.</span>
<a name="l02861"></a>02861 <span class="comment"></span>
<a name="l02862"></a>02862 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02863"></a>02863 <span class="comment">                                                                            PORT_PIPE7.</span>
<a name="l02864"></a>02864 <span class="comment"></span>
<a name="l02865"></a>02865 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02866"></a>02866 <span class="comment">                                                                            PORT_PIPE7. The calendar table entry is</span>
<a name="l02867"></a>02867 <span class="comment">                                                                            effectively unused if PORT_PIPE3 is out of</span>
<a name="l02868"></a>02868 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02869"></a>02869 <span class="comment"></span>
<a name="l02870"></a>02870 <span class="comment">                                                         This field applies to one of bits &lt;48&gt;, &lt;40&gt;, or &lt;24&gt; in the</span>
<a name="l02871"></a>02871 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02872"></a>02872     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#aeb50ed3402318d23f0ea8c546ea0e60b">port_pipe7</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+7</span>
<a name="l02873"></a>02873 <span class="comment"></span>
<a name="l02874"></a>02874 <span class="comment">                                                         PORT_PIPE7 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02875"></a>02875 <span class="comment">                                                         when ENTRY_CTL7 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02876"></a>02876     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a9cf05910dd6f7926e47906f84538ae73">entry_ctl6</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+6</span>
<a name="l02877"></a>02877 <span class="comment"></span>
<a name="l02878"></a>02878 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02879"></a>02879 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02880"></a>02880 <span class="comment">                                                                            by PORT_PIPE6.</span>
<a name="l02881"></a>02881 <span class="comment"></span>
<a name="l02882"></a>02882 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02883"></a>02883 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02884"></a>02884 <span class="comment">                                                                            PORT_PIPE6 is unused.</span>
<a name="l02885"></a>02885 <span class="comment"></span>
<a name="l02886"></a>02886 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02887"></a>02887 <span class="comment">                                                                            PORT_PIPE6.</span>
<a name="l02888"></a>02888 <span class="comment"></span>
<a name="l02889"></a>02889 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02890"></a>02890 <span class="comment">                                                                            PORT_PIPE6. The calendar table entry is</span>
<a name="l02891"></a>02891 <span class="comment">                                                                            effectively unused if PORT_PIPE6 is out of</span>
<a name="l02892"></a>02892 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02893"></a>02893 <span class="comment"></span>
<a name="l02894"></a>02894 <span class="comment">                                                         This field applies to one of bits &lt;49&gt;, &lt;41&gt;, or &lt;25&gt; in the</span>
<a name="l02895"></a>02895 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02896"></a>02896     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#aa53cd947a85e1ca10016a02e4a2261ca">port_pipe6</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+6</span>
<a name="l02897"></a>02897 <span class="comment"></span>
<a name="l02898"></a>02898 <span class="comment">                                                         PORT_PIPE6 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02899"></a>02899 <span class="comment">                                                         when ENTRY_CTL6 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02900"></a>02900     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a452df8cd960159e6ed1073ff18b28407">entry_ctl5</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+5</span>
<a name="l02901"></a>02901 <span class="comment"></span>
<a name="l02902"></a>02902 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02903"></a>02903 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02904"></a>02904 <span class="comment">                                                                            by PORT_PIPE5.</span>
<a name="l02905"></a>02905 <span class="comment"></span>
<a name="l02906"></a>02906 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02907"></a>02907 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02908"></a>02908 <span class="comment">                                                                            PORT_PIPE5 is unused.</span>
<a name="l02909"></a>02909 <span class="comment"></span>
<a name="l02910"></a>02910 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02911"></a>02911 <span class="comment">                                                                            PORT_PIPE5.</span>
<a name="l02912"></a>02912 <span class="comment"></span>
<a name="l02913"></a>02913 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02914"></a>02914 <span class="comment">                                                                            PORT_PIPE5. The calendar table entry is</span>
<a name="l02915"></a>02915 <span class="comment">                                                                            effectively unused if PORT_PIPE5 is out of</span>
<a name="l02916"></a>02916 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02917"></a>02917 <span class="comment"></span>
<a name="l02918"></a>02918 <span class="comment">                                                         This field applies to one of bits &lt;50&gt;, &lt;42&gt;, or &lt;26&gt; in the</span>
<a name="l02919"></a>02919 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#ad558c7b877861d1d54d78cbbffaad1d7">port_pipe5</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+5</span>
<a name="l02921"></a>02921 <span class="comment"></span>
<a name="l02922"></a>02922 <span class="comment">                                                         PORT_PIPE5 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02923"></a>02923 <span class="comment">                                                         when ENTRY_CTL5 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02924"></a>02924     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a2dfe47cb088dc0a88d3c276f2ef87f14">entry_ctl4</a>                   : 2;  <span class="comment">/**&lt; XON/XOFF destination for entry (IDX*8)+4</span>
<a name="l02925"></a>02925 <span class="comment"></span>
<a name="l02926"></a>02926 <span class="comment">                                                         - 0: PKO port-pipe  Apply backpressure received from the</span>
<a name="l02927"></a>02927 <span class="comment">                                                                            remote tranmitter to the PKO pipe selected</span>
<a name="l02928"></a>02928 <span class="comment">                                                                            by PORT_PIPE4.</span>
<a name="l02929"></a>02929 <span class="comment"></span>
<a name="l02930"></a>02930 <span class="comment">                                                         - 1: Link           Apply the backpressure received from the</span>
<a name="l02931"></a>02931 <span class="comment">                                                                            remote transmitter to link backpressure.</span>
<a name="l02932"></a>02932 <span class="comment">                                                                            PORT_PIPE4 is unused.</span>
<a name="l02933"></a>02933 <span class="comment"></span>
<a name="l02934"></a>02934 <span class="comment">                                                         - 2: XOFF           Apply XOFF to the PKO pipe selected by</span>
<a name="l02935"></a>02935 <span class="comment">                                                                            PORT_PIPE4.</span>
<a name="l02936"></a>02936 <span class="comment"></span>
<a name="l02937"></a>02937 <span class="comment">                                                         - 3: XON            Apply XON to the PKO pipe selected by</span>
<a name="l02938"></a>02938 <span class="comment">                                                                            PORT_PIPE4. The calendar table entry is</span>
<a name="l02939"></a>02939 <span class="comment">                                                                            effectively unused if PORT_PIPE4 is out of</span>
<a name="l02940"></a>02940 <span class="comment">                                                                            range of ILK_TXx_PIPE[BASE/NUMP].</span>
<a name="l02941"></a>02941 <span class="comment"></span>
<a name="l02942"></a>02942 <span class="comment">                                                         This field applies to one of bits &lt;51&gt;, &lt;43&gt;, or &lt;27&gt; in the</span>
<a name="l02943"></a>02943 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l02944"></a>02944     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a9eb2fccebd960fa02ba6301d543ca269">port_pipe4</a>                   : 7;  <span class="comment">/**&lt; Select PKO port-pipe for calendar table entry (IDX*8)+4</span>
<a name="l02945"></a>02945 <span class="comment"></span>
<a name="l02946"></a>02946 <span class="comment">                                                         PORT_PIPE4 must reside in the range of ILK_TXx_PIPE[BASE/NUMP]</span>
<a name="l02947"></a>02947 <span class="comment">                                                         when ENTRY_CTL4 is &quot;XOFF&quot; (2) or &quot;PKO port-pipe&quot; (0). */</span>
<a name="l02948"></a>02948 <span class="preprocessor">#else</span>
<a name="l02949"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a9eb2fccebd960fa02ba6301d543ca269">02949</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a9eb2fccebd960fa02ba6301d543ca269">port_pipe4</a>                   : 7;
<a name="l02950"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a2dfe47cb088dc0a88d3c276f2ef87f14">02950</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a2dfe47cb088dc0a88d3c276f2ef87f14">entry_ctl4</a>                   : 2;
<a name="l02951"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#ad558c7b877861d1d54d78cbbffaad1d7">02951</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#ad558c7b877861d1d54d78cbbffaad1d7">port_pipe5</a>                   : 7;
<a name="l02952"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a452df8cd960159e6ed1073ff18b28407">02952</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a452df8cd960159e6ed1073ff18b28407">entry_ctl5</a>                   : 2;
<a name="l02953"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#aa53cd947a85e1ca10016a02e4a2261ca">02953</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#aa53cd947a85e1ca10016a02e4a2261ca">port_pipe6</a>                   : 7;
<a name="l02954"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a9cf05910dd6f7926e47906f84538ae73">02954</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a9cf05910dd6f7926e47906f84538ae73">entry_ctl6</a>                   : 2;
<a name="l02955"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#aeb50ed3402318d23f0ea8c546ea0e60b">02955</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#aeb50ed3402318d23f0ea8c546ea0e60b">port_pipe7</a>                   : 7;
<a name="l02956"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a77b87f048ab0e5ea0f52f122c9f3199d">02956</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a77b87f048ab0e5ea0f52f122c9f3199d">entry_ctl7</a>                   : 2;
<a name="l02957"></a><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a8e94d2c12c9123d1d986b0f0902d3262">02957</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html#a8e94d2c12c9123d1d986b0f0902d3262">reserved_36_63</a>               : 28;
<a name="l02958"></a>02958 <span class="preprocessor">#endif</span>
<a name="l02959"></a>02959 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html#aa269cc450452fb54a221aff506b16d7b">s</a>;
<a name="l02960"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html#ac955a44bcdce1655565f3a8177517ae2">02960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html">cvmx_ilk_rxx_mem_cal1_s</a>        <a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html#ac955a44bcdce1655565f3a8177517ae2">cn68xx</a>;
<a name="l02961"></a><a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html#a6ea75fd11cfa66da3ac63843d59a57f3">02961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__cal1_1_1cvmx__ilk__rxx__mem__cal1__s.html">cvmx_ilk_rxx_mem_cal1_s</a>        <a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html#a6ea75fd11cfa66da3ac63843d59a57f3">cn68xxp1</a>;
<a name="l02962"></a>02962 };
<a name="l02963"></a><a class="code" href="cvmx-ilk-defs_8h.html#a551f4b7bde81dba3927c80f62700b46a">02963</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html" title="cvmx_ilk_rx::_mem_cal1">cvmx_ilk_rxx_mem_cal1</a> <a class="code" href="unioncvmx__ilk__rxx__mem__cal1.html" title="cvmx_ilk_rx::_mem_cal1">cvmx_ilk_rxx_mem_cal1_t</a>;
<a name="l02964"></a>02964 <span class="comment"></span>
<a name="l02965"></a>02965 <span class="comment">/**</span>
<a name="l02966"></a>02966 <span class="comment"> * cvmx_ilk_rx#_mem_stat0</span>
<a name="l02967"></a>02967 <span class="comment"> */</span>
<a name="l02968"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html">02968</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html" title="cvmx_ilk_rx::_mem_stat0">cvmx_ilk_rxx_mem_stat0</a> {
<a name="l02969"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html#aa1828c822220745bae8e88bb0c401a27">02969</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html#aa1828c822220745bae8e88bb0c401a27">u64</a>;
<a name="l02970"></a><a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html">02970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html">cvmx_ilk_rxx_mem_stat0_s</a> {
<a name="l02971"></a>02971 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02972"></a>02972 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html#af99cfea8ccdf7b628e104a15adce8e8d">reserved_28_63</a>               : 36;
<a name="l02973"></a>02973     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html#a065d4035a4ee79d9a8adfa48656d1acc">rx_pkt</a>                       : 28; <span class="comment">/**&lt; Number of packets received (256M)</span>
<a name="l02974"></a>02974 <span class="comment">                                                         Channel selected by ILK_RXx_IDX_STAT0[IDX].  Saturates.</span>
<a name="l02975"></a>02975 <span class="comment">                                                         Interrupt on saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l02976"></a>02976 <span class="preprocessor">#else</span>
<a name="l02977"></a><a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html#a065d4035a4ee79d9a8adfa48656d1acc">02977</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html#a065d4035a4ee79d9a8adfa48656d1acc">rx_pkt</a>                       : 28;
<a name="l02978"></a><a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html#af99cfea8ccdf7b628e104a15adce8e8d">02978</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html#af99cfea8ccdf7b628e104a15adce8e8d">reserved_28_63</a>               : 36;
<a name="l02979"></a>02979 <span class="preprocessor">#endif</span>
<a name="l02980"></a>02980 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html#a2beef7b5cd3097c2e592f55344dffd00">s</a>;
<a name="l02981"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html#ae31d1aeffa6d854e46c40c29b89a6e80">02981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html">cvmx_ilk_rxx_mem_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html#ae31d1aeffa6d854e46c40c29b89a6e80">cn68xx</a>;
<a name="l02982"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html#aef17c12123c12386198caf2e450326b7">02982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__stat0_1_1cvmx__ilk__rxx__mem__stat0__s.html">cvmx_ilk_rxx_mem_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html#aef17c12123c12386198caf2e450326b7">cn68xxp1</a>;
<a name="l02983"></a>02983 };
<a name="l02984"></a><a class="code" href="cvmx-ilk-defs_8h.html#af29f953956dbdb8a4967c8afebc3b85b">02984</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html" title="cvmx_ilk_rx::_mem_stat0">cvmx_ilk_rxx_mem_stat0</a> <a class="code" href="unioncvmx__ilk__rxx__mem__stat0.html" title="cvmx_ilk_rx::_mem_stat0">cvmx_ilk_rxx_mem_stat0_t</a>;
<a name="l02985"></a>02985 <span class="comment"></span>
<a name="l02986"></a>02986 <span class="comment">/**</span>
<a name="l02987"></a>02987 <span class="comment"> * cvmx_ilk_rx#_mem_stat1</span>
<a name="l02988"></a>02988 <span class="comment"> */</span>
<a name="l02989"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html">02989</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html" title="cvmx_ilk_rx::_mem_stat1">cvmx_ilk_rxx_mem_stat1</a> {
<a name="l02990"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html#a2d7c08daea60914557592843af241b52">02990</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html#a2d7c08daea60914557592843af241b52">u64</a>;
<a name="l02991"></a><a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html">02991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html">cvmx_ilk_rxx_mem_stat1_s</a> {
<a name="l02992"></a>02992 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02993"></a>02993 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html#ad03095504c0bbfd3c1874067f446a827">reserved_36_63</a>               : 28;
<a name="l02994"></a>02994     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html#afeeacf140de5198cc4169aecfa420ec2">rx_bytes</a>                     : 36; <span class="comment">/**&lt; Number of bytes received (64GB)</span>
<a name="l02995"></a>02995 <span class="comment">                                                         Channel selected by ILK_RXx_IDX_STAT1[IDX].    Saturates.</span>
<a name="l02996"></a>02996 <span class="comment">                                                         Interrupt on saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l02997"></a>02997 <span class="preprocessor">#else</span>
<a name="l02998"></a><a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html#afeeacf140de5198cc4169aecfa420ec2">02998</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html#afeeacf140de5198cc4169aecfa420ec2">rx_bytes</a>                     : 36;
<a name="l02999"></a><a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html#ad03095504c0bbfd3c1874067f446a827">02999</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html#ad03095504c0bbfd3c1874067f446a827">reserved_36_63</a>               : 28;
<a name="l03000"></a>03000 <span class="preprocessor">#endif</span>
<a name="l03001"></a>03001 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html#a9189e6d777aa3d91181d3af8f3064c6b">s</a>;
<a name="l03002"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html#a45fc5644cfc25b4f9389e442f78807c6">03002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html">cvmx_ilk_rxx_mem_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html#a45fc5644cfc25b4f9389e442f78807c6">cn68xx</a>;
<a name="l03003"></a><a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html#a591bb4457d90234e22c25c5a4fcc3a21">03003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__mem__stat1_1_1cvmx__ilk__rxx__mem__stat1__s.html">cvmx_ilk_rxx_mem_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html#a591bb4457d90234e22c25c5a4fcc3a21">cn68xxp1</a>;
<a name="l03004"></a>03004 };
<a name="l03005"></a><a class="code" href="cvmx-ilk-defs_8h.html#a5972c14ed0f7115bf905b76876f77734">03005</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html" title="cvmx_ilk_rx::_mem_stat1">cvmx_ilk_rxx_mem_stat1</a> <a class="code" href="unioncvmx__ilk__rxx__mem__stat1.html" title="cvmx_ilk_rx::_mem_stat1">cvmx_ilk_rxx_mem_stat1_t</a>;
<a name="l03006"></a>03006 <span class="comment"></span>
<a name="l03007"></a>03007 <span class="comment">/**</span>
<a name="l03008"></a>03008 <span class="comment"> * cvmx_ilk_rx#_pkt_cnt#</span>
<a name="l03009"></a>03009 <span class="comment"> */</span>
<a name="l03010"></a><a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html">03010</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html" title="cvmx_ilk_rx::_pkt_cnt#">cvmx_ilk_rxx_pkt_cntx</a> {
<a name="l03011"></a><a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html#a8d52470369cb401f94180313efb0647e">03011</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html#a8d52470369cb401f94180313efb0647e">u64</a>;
<a name="l03012"></a><a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html">03012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html">cvmx_ilk_rxx_pkt_cntx_s</a> {
<a name="l03013"></a>03013 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03014"></a>03014 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html#ac395b266b4ce416e4eb17dbdc6f0a495">reserved_34_63</a>               : 30;
<a name="l03015"></a>03015     uint64_t <a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html#a2debc365e4694b64e52672efe9ddaca5">rx_pkt</a>                       : 34; <span class="comment">/**&lt; Number of packets received per channel. Wraps on overflow. On overflow, sets</span>
<a name="l03016"></a>03016 <span class="comment">                                                         ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03017"></a>03017 <span class="preprocessor">#else</span>
<a name="l03018"></a><a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html#a2debc365e4694b64e52672efe9ddaca5">03018</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html#a2debc365e4694b64e52672efe9ddaca5">rx_pkt</a>                       : 34;
<a name="l03019"></a><a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html#ac395b266b4ce416e4eb17dbdc6f0a495">03019</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html#ac395b266b4ce416e4eb17dbdc6f0a495">reserved_34_63</a>               : 30;
<a name="l03020"></a>03020 <span class="preprocessor">#endif</span>
<a name="l03021"></a>03021 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html#a547c0e372239dbc3b2b1c561f1c3cc62">s</a>;
<a name="l03022"></a><a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html#ac3e1a21aaeb05c98aca584ccd10d3b14">03022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html">cvmx_ilk_rxx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html#ac3e1a21aaeb05c98aca584ccd10d3b14">cn78xx</a>;
<a name="l03023"></a><a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html#a6ffd1ba50d48674dce127a0416749328">03023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__pkt__cntx_1_1cvmx__ilk__rxx__pkt__cntx__s.html">cvmx_ilk_rxx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html#a6ffd1ba50d48674dce127a0416749328">cn78xxp1</a>;
<a name="l03024"></a>03024 };
<a name="l03025"></a><a class="code" href="cvmx-ilk-defs_8h.html#a1ba5ec7eb8d1e3358886355f4f619f32">03025</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html" title="cvmx_ilk_rx::_pkt_cnt#">cvmx_ilk_rxx_pkt_cntx</a> <a class="code" href="unioncvmx__ilk__rxx__pkt__cntx.html" title="cvmx_ilk_rx::_pkt_cnt#">cvmx_ilk_rxx_pkt_cntx_t</a>;
<a name="l03026"></a>03026 <span class="comment"></span>
<a name="l03027"></a>03027 <span class="comment">/**</span>
<a name="l03028"></a>03028 <span class="comment"> * cvmx_ilk_rx#_rid</span>
<a name="l03029"></a>03029 <span class="comment"> */</span>
<a name="l03030"></a><a class="code" href="unioncvmx__ilk__rxx__rid.html">03030</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__rid.html" title="cvmx_ilk_rx::_rid">cvmx_ilk_rxx_rid</a> {
<a name="l03031"></a><a class="code" href="unioncvmx__ilk__rxx__rid.html#a7f8777ac00c5c33d4d4f4ee20f0a9253">03031</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__rid.html#a7f8777ac00c5c33d4d4f4ee20f0a9253">u64</a>;
<a name="l03032"></a><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html">03032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html">cvmx_ilk_rxx_rid_s</a> {
<a name="l03033"></a>03033 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03034"></a>03034 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html#a5493736ccc1a32750fed4f5d955fd643">reserved_7_63</a>                : 57;
<a name="l03035"></a>03035     uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html#a84ca9f5e45713ce0f9b4ea40d80e539b">max_cnt</a>                      : 7;  <span class="comment">/**&lt; Maximum number of reassembly IDs allowed for a given link. If an SOP arrives and the link</span>
<a name="l03036"></a>03036 <span class="comment">                                                         has already allocated at least MAX_CNT reassembly IDs, the packet is dropped.</span>
<a name="l03037"></a>03037 <span class="comment">                                                         An SOP allocates a reassembly ID; an EOP frees a reassembly ID. */</span>
<a name="l03038"></a>03038 <span class="preprocessor">#else</span>
<a name="l03039"></a><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html#a84ca9f5e45713ce0f9b4ea40d80e539b">03039</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html#a84ca9f5e45713ce0f9b4ea40d80e539b">max_cnt</a>                      : 7;
<a name="l03040"></a><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html#a5493736ccc1a32750fed4f5d955fd643">03040</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html#a5493736ccc1a32750fed4f5d955fd643">reserved_7_63</a>                : 57;
<a name="l03041"></a>03041 <span class="preprocessor">#endif</span>
<a name="l03042"></a>03042 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__rid.html#a0b0963290b4ba33bb56c032701ae0a9c">s</a>;
<a name="l03043"></a><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html">03043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html">cvmx_ilk_rxx_rid_cn68xx</a> {
<a name="l03044"></a>03044 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03045"></a>03045 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html#aa55845a30cdd75adc818274a113a7306">reserved_6_63</a>                : 58;
<a name="l03046"></a>03046     uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html#af0724ea92807c682f0c77a87dffbdbb1">max_cnt</a>                      : 6;  <span class="comment">/**&lt; Maximum number of reassembly-ids allowed for a given link.  If</span>
<a name="l03047"></a>03047 <span class="comment">                                                         an SOP arrives and the link has already allocated at least</span>
<a name="l03048"></a>03048 <span class="comment">                                                         MAX_CNT reassembly-ids, the packet will be dropped.</span>
<a name="l03049"></a>03049 <span class="comment"></span>
<a name="l03050"></a>03050 <span class="comment">                                                         Note: An an SOP allocates a reassembly-ids.</span>
<a name="l03051"></a>03051 <span class="comment">                                                         Note: An an EOP frees a reassembly-ids.</span>
<a name="l03052"></a>03052 <span class="comment"></span>
<a name="l03053"></a>03053 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l03054"></a>03054 <span class="preprocessor">#else</span>
<a name="l03055"></a><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html#af0724ea92807c682f0c77a87dffbdbb1">03055</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html#af0724ea92807c682f0c77a87dffbdbb1">max_cnt</a>                      : 6;
<a name="l03056"></a><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html#aa55845a30cdd75adc818274a113a7306">03056</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__cn68xx.html#aa55845a30cdd75adc818274a113a7306">reserved_6_63</a>                : 58;
<a name="l03057"></a>03057 <span class="preprocessor">#endif</span>
<a name="l03058"></a>03058 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__rid.html#a6dbde200088294106fbfc7f8d3b5bb98">cn68xx</a>;
<a name="l03059"></a><a class="code" href="unioncvmx__ilk__rxx__rid.html#ad8ac27bf4819e311494e3415e54e6d04">03059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html">cvmx_ilk_rxx_rid_s</a>             <a class="code" href="unioncvmx__ilk__rxx__rid.html#ad8ac27bf4819e311494e3415e54e6d04">cn78xx</a>;
<a name="l03060"></a><a class="code" href="unioncvmx__ilk__rxx__rid.html#acdd8fe88797f00bb0fa02375cca44f27">03060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__rid_1_1cvmx__ilk__rxx__rid__s.html">cvmx_ilk_rxx_rid_s</a>             <a class="code" href="unioncvmx__ilk__rxx__rid.html#acdd8fe88797f00bb0fa02375cca44f27">cn78xxp1</a>;
<a name="l03061"></a>03061 };
<a name="l03062"></a><a class="code" href="cvmx-ilk-defs_8h.html#a95306dd9e6f49ad1ca2c932a8115d1f4">03062</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__rid.html" title="cvmx_ilk_rx::_rid">cvmx_ilk_rxx_rid</a> <a class="code" href="unioncvmx__ilk__rxx__rid.html" title="cvmx_ilk_rx::_rid">cvmx_ilk_rxx_rid_t</a>;
<a name="l03063"></a>03063 <span class="comment"></span>
<a name="l03064"></a>03064 <span class="comment">/**</span>
<a name="l03065"></a>03065 <span class="comment"> * cvmx_ilk_rx#_stat0</span>
<a name="l03066"></a>03066 <span class="comment"> */</span>
<a name="l03067"></a><a class="code" href="unioncvmx__ilk__rxx__stat0.html">03067</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat0.html" title="cvmx_ilk_rx::_stat0">cvmx_ilk_rxx_stat0</a> {
<a name="l03068"></a><a class="code" href="unioncvmx__ilk__rxx__stat0.html#a38e77624e2961ba290b48f53a48a532d">03068</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat0.html#a38e77624e2961ba290b48f53a48a532d">u64</a>;
<a name="l03069"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html">03069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html">cvmx_ilk_rxx_stat0_s</a> {
<a name="l03070"></a>03070 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03071"></a>03071 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html#a2b8e4c8958842b7c81ebb159f2f320b7">reserved_35_63</a>               : 29;
<a name="l03072"></a>03072     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html#ac5dda39a57d8e01f083435cc54492cd3">crc24_match_cnt</a>              : 35; <span class="comment">/**&lt; Indicates the number of CRC24 matches received. Wraps on overflow if</span>
<a name="l03073"></a>03073 <span class="comment">                                                         ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets</span>
<a name="l03074"></a>03074 <span class="comment">                                                         ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03075"></a>03075 <span class="preprocessor">#else</span>
<a name="l03076"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html#ac5dda39a57d8e01f083435cc54492cd3">03076</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html#ac5dda39a57d8e01f083435cc54492cd3">crc24_match_cnt</a>              : 35;
<a name="l03077"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html#a2b8e4c8958842b7c81ebb159f2f320b7">03077</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html#a2b8e4c8958842b7c81ebb159f2f320b7">reserved_35_63</a>               : 29;
<a name="l03078"></a>03078 <span class="preprocessor">#endif</span>
<a name="l03079"></a>03079 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat0.html#a901d4c2c88235d7ad621a4c6fc517d8b">s</a>;
<a name="l03080"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html">03080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html">cvmx_ilk_rxx_stat0_cn68xx</a> {
<a name="l03081"></a>03081 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03082"></a>03082 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html#afe90315540f4127812c22fe13583aa42">reserved_33_63</a>               : 31;
<a name="l03083"></a>03083     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html#acd5777faa9b1f9d26e7976573186d9dc">crc24_match_cnt</a>              : 33; <span class="comment">/**&lt; Number of CRC24 matches received.  Saturates.  Interrupt on</span>
<a name="l03084"></a>03084 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03085"></a>03085 <span class="preprocessor">#else</span>
<a name="l03086"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html#acd5777faa9b1f9d26e7976573186d9dc">03086</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html#acd5777faa9b1f9d26e7976573186d9dc">crc24_match_cnt</a>              : 33;
<a name="l03087"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html#afe90315540f4127812c22fe13583aa42">03087</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xx.html#afe90315540f4127812c22fe13583aa42">reserved_33_63</a>               : 31;
<a name="l03088"></a>03088 <span class="preprocessor">#endif</span>
<a name="l03089"></a>03089 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat0.html#a7c8ca1b1fbdb64abf0d10866482d7079">cn68xx</a>;
<a name="l03090"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html">03090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html">cvmx_ilk_rxx_stat0_cn68xxp1</a> {
<a name="l03091"></a>03091 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03092"></a>03092 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html#ab7ad8dd97b2d240d88f6575d9a34c6eb">reserved_27_63</a>               : 37;
<a name="l03093"></a>03093     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html#aae14c1af0d5bc7309d23e2c975e0dc8c">crc24_match_cnt</a>              : 27; <span class="comment">/**&lt; Number of CRC24 matches received.  Saturates.  Interrupt on</span>
<a name="l03094"></a>03094 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03095"></a>03095 <span class="preprocessor">#else</span>
<a name="l03096"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html#aae14c1af0d5bc7309d23e2c975e0dc8c">03096</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html#aae14c1af0d5bc7309d23e2c975e0dc8c">crc24_match_cnt</a>              : 27;
<a name="l03097"></a><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html#ab7ad8dd97b2d240d88f6575d9a34c6eb">03097</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__cn68xxp1.html#ab7ad8dd97b2d240d88f6575d9a34c6eb">reserved_27_63</a>               : 37;
<a name="l03098"></a>03098 <span class="preprocessor">#endif</span>
<a name="l03099"></a>03099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat0.html#a0418001a2cc51f2e5bf7594a0fdfbc72">cn68xxp1</a>;
<a name="l03100"></a><a class="code" href="unioncvmx__ilk__rxx__stat0.html#ac7c1acf3c97d4ce03a23fd080f7ea9b2">03100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html">cvmx_ilk_rxx_stat0_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat0.html#ac7c1acf3c97d4ce03a23fd080f7ea9b2">cn78xx</a>;
<a name="l03101"></a><a class="code" href="unioncvmx__ilk__rxx__stat0.html#a9f996da4c4cb1d133806041e78452460">03101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat0_1_1cvmx__ilk__rxx__stat0__s.html">cvmx_ilk_rxx_stat0_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat0.html#a9f996da4c4cb1d133806041e78452460">cn78xxp1</a>;
<a name="l03102"></a>03102 };
<a name="l03103"></a><a class="code" href="cvmx-ilk-defs_8h.html#a0aabe41bdc38c260a78603861a0026e2">03103</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat0.html" title="cvmx_ilk_rx::_stat0">cvmx_ilk_rxx_stat0</a> <a class="code" href="unioncvmx__ilk__rxx__stat0.html" title="cvmx_ilk_rx::_stat0">cvmx_ilk_rxx_stat0_t</a>;
<a name="l03104"></a>03104 <span class="comment"></span>
<a name="l03105"></a>03105 <span class="comment">/**</span>
<a name="l03106"></a>03106 <span class="comment"> * cvmx_ilk_rx#_stat1</span>
<a name="l03107"></a>03107 <span class="comment"> */</span>
<a name="l03108"></a><a class="code" href="unioncvmx__ilk__rxx__stat1.html">03108</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat1.html" title="cvmx_ilk_rx::_stat1">cvmx_ilk_rxx_stat1</a> {
<a name="l03109"></a><a class="code" href="unioncvmx__ilk__rxx__stat1.html#abc8a806f2baa6d8be75d9e96726625c9">03109</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat1.html#abc8a806f2baa6d8be75d9e96726625c9">u64</a>;
<a name="l03110"></a><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html">03110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html">cvmx_ilk_rxx_stat1_s</a> {
<a name="l03111"></a>03111 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03112"></a>03112 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html#ac998e8473785ec0a23329380d4b01120">reserved_20_63</a>               : 44;
<a name="l03113"></a>03113     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html#a804a225ce295ebe941be1d988f199d8f">crc24_err_cnt</a>                : 20; <span class="comment">/**&lt; Indicates the number of bursts with a detected CRC error. Wraps on overflow if</span>
<a name="l03114"></a>03114 <span class="comment">                                                         ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets</span>
<a name="l03115"></a>03115 <span class="comment">                                                         ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03116"></a>03116 <span class="preprocessor">#else</span>
<a name="l03117"></a><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html#a804a225ce295ebe941be1d988f199d8f">03117</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html#a804a225ce295ebe941be1d988f199d8f">crc24_err_cnt</a>                : 20;
<a name="l03118"></a><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html#ac998e8473785ec0a23329380d4b01120">03118</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html#ac998e8473785ec0a23329380d4b01120">reserved_20_63</a>               : 44;
<a name="l03119"></a>03119 <span class="preprocessor">#endif</span>
<a name="l03120"></a>03120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat1.html#ab98ea27a2cfbd782f565a3b8b3bfe454">s</a>;
<a name="l03121"></a><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html">03121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html">cvmx_ilk_rxx_stat1_cn68xx</a> {
<a name="l03122"></a>03122 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03123"></a>03123 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html#a143967cf5c73f95afbf734743f92296a">reserved_18_63</a>               : 46;
<a name="l03124"></a>03124     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html#a4bf2e7f86a080ea111178ba4a9d7fa4d">crc24_err_cnt</a>                : 18; <span class="comment">/**&lt; Number of bursts with a detected CRC error.  Saturates.</span>
<a name="l03125"></a>03125 <span class="comment">                                                         Interrupt on saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03126"></a>03126 <span class="preprocessor">#else</span>
<a name="l03127"></a><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html#a4bf2e7f86a080ea111178ba4a9d7fa4d">03127</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html#a4bf2e7f86a080ea111178ba4a9d7fa4d">crc24_err_cnt</a>                : 18;
<a name="l03128"></a><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html#a143967cf5c73f95afbf734743f92296a">03128</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html#a143967cf5c73f95afbf734743f92296a">reserved_18_63</a>               : 46;
<a name="l03129"></a>03129 <span class="preprocessor">#endif</span>
<a name="l03130"></a>03130 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat1.html#ab0d1eaa280afc265f6362dbe0f013fa0">cn68xx</a>;
<a name="l03131"></a><a class="code" href="unioncvmx__ilk__rxx__stat1.html#a6f9417ed4e625d59cbcb2e5d36cb0982">03131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__cn68xx.html">cvmx_ilk_rxx_stat1_cn68xx</a>      <a class="code" href="unioncvmx__ilk__rxx__stat1.html#a6f9417ed4e625d59cbcb2e5d36cb0982">cn68xxp1</a>;
<a name="l03132"></a><a class="code" href="unioncvmx__ilk__rxx__stat1.html#a13da00c89625c5ec43d9f0b55e3f8b04">03132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html">cvmx_ilk_rxx_stat1_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat1.html#a13da00c89625c5ec43d9f0b55e3f8b04">cn78xx</a>;
<a name="l03133"></a><a class="code" href="unioncvmx__ilk__rxx__stat1.html#aba020bf4612ce728594c26f12c978a5c">03133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat1_1_1cvmx__ilk__rxx__stat1__s.html">cvmx_ilk_rxx_stat1_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat1.html#aba020bf4612ce728594c26f12c978a5c">cn78xxp1</a>;
<a name="l03134"></a>03134 };
<a name="l03135"></a><a class="code" href="cvmx-ilk-defs_8h.html#a6c77e7e1067933114de84a8d6ba4e80b">03135</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat1.html" title="cvmx_ilk_rx::_stat1">cvmx_ilk_rxx_stat1</a> <a class="code" href="unioncvmx__ilk__rxx__stat1.html" title="cvmx_ilk_rx::_stat1">cvmx_ilk_rxx_stat1_t</a>;
<a name="l03136"></a>03136 <span class="comment"></span>
<a name="l03137"></a>03137 <span class="comment">/**</span>
<a name="l03138"></a>03138 <span class="comment"> * cvmx_ilk_rx#_stat2</span>
<a name="l03139"></a>03139 <span class="comment"> */</span>
<a name="l03140"></a><a class="code" href="unioncvmx__ilk__rxx__stat2.html">03140</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat2.html" title="cvmx_ilk_rx::_stat2">cvmx_ilk_rxx_stat2</a> {
<a name="l03141"></a><a class="code" href="unioncvmx__ilk__rxx__stat2.html#adbb6fb28ef5a3e9f4503ae14e0507976">03141</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat2.html#adbb6fb28ef5a3e9f4503ae14e0507976">u64</a>;
<a name="l03142"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html">03142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html">cvmx_ilk_rxx_stat2_s</a> {
<a name="l03143"></a>03143 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03144"></a>03144 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#ac1f2a10b14aa53ee0d4f5fcbc7108878">reserved_50_63</a>               : 14;
<a name="l03145"></a>03145     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#ae599adfd95e9239bbca3519b87018236">brst_not_full_cnt</a>            : 18; <span class="comment">/**&lt; Indicates the number of bursts received that terminated without an EOP and contained fewer</span>
<a name="l03146"></a>03146 <span class="comment">                                                         than BurstMax words. Wraps on overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise,</span>
<a name="l03147"></a>03147 <span class="comment">                                                         saturates. On overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03148"></a>03148     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#a2d8f0913d868bad702d7fd355e741973">reserved_30_31</a>               : 2;
<a name="l03149"></a>03149     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#a115d59d16011d0ad15cd516de9409960">brst_cnt</a>                     : 30; <span class="comment">/**&lt; Indicates the number of bursts correctly received. (i.e. good CRC24, not in violation of</span>
<a name="l03150"></a>03150 <span class="comment">                                                         BurstMax or BurstShort). Wraps on overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1.</span>
<a name="l03151"></a>03151 <span class="comment">                                                         Otherwise, saturates. On overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03152"></a>03152 <span class="preprocessor">#else</span>
<a name="l03153"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#a115d59d16011d0ad15cd516de9409960">03153</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#a115d59d16011d0ad15cd516de9409960">brst_cnt</a>                     : 30;
<a name="l03154"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#a2d8f0913d868bad702d7fd355e741973">03154</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#a2d8f0913d868bad702d7fd355e741973">reserved_30_31</a>               : 2;
<a name="l03155"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#ae599adfd95e9239bbca3519b87018236">03155</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#ae599adfd95e9239bbca3519b87018236">brst_not_full_cnt</a>            : 18;
<a name="l03156"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#ac1f2a10b14aa53ee0d4f5fcbc7108878">03156</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html#ac1f2a10b14aa53ee0d4f5fcbc7108878">reserved_50_63</a>               : 14;
<a name="l03157"></a>03157 <span class="preprocessor">#endif</span>
<a name="l03158"></a>03158 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat2.html#a269d0e49601fcdbe741dd8f7048b12f3">s</a>;
<a name="l03159"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html">03159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html">cvmx_ilk_rxx_stat2_cn68xx</a> {
<a name="l03160"></a>03160 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03161"></a>03161 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#ae2276bde2143699a304515a2beeb8b88">reserved_48_63</a>               : 16;
<a name="l03162"></a>03162     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#a29d198aed0a64ce38487b699322c2eff">brst_not_full_cnt</a>            : 16; <span class="comment">/**&lt; Number of bursts received which terminated without an eop and</span>
<a name="l03163"></a>03163 <span class="comment">                                                         contained fewer than BurstMax words.  Saturates.  Interrupt on</span>
<a name="l03164"></a>03164 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03165"></a>03165     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#ac73e707428c4f15dd1ae001a05bc44c0">reserved_28_31</a>               : 4;
<a name="l03166"></a>03166     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#aff56191fab2fb454f4051ed79577875f">brst_cnt</a>                     : 28; <span class="comment">/**&lt; Number of bursts correctly received. (ie. good CRC24, not in</span>
<a name="l03167"></a>03167 <span class="comment">                                                         violation of BurstMax or BurstShort) */</span>
<a name="l03168"></a>03168 <span class="preprocessor">#else</span>
<a name="l03169"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#aff56191fab2fb454f4051ed79577875f">03169</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#aff56191fab2fb454f4051ed79577875f">brst_cnt</a>                     : 28;
<a name="l03170"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#ac73e707428c4f15dd1ae001a05bc44c0">03170</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#ac73e707428c4f15dd1ae001a05bc44c0">reserved_28_31</a>               : 4;
<a name="l03171"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#a29d198aed0a64ce38487b699322c2eff">03171</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#a29d198aed0a64ce38487b699322c2eff">brst_not_full_cnt</a>            : 16;
<a name="l03172"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#ae2276bde2143699a304515a2beeb8b88">03172</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xx.html#ae2276bde2143699a304515a2beeb8b88">reserved_48_63</a>               : 16;
<a name="l03173"></a>03173 <span class="preprocessor">#endif</span>
<a name="l03174"></a>03174 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat2.html#a070f9b97e476bc344726b3a5fe329cb4">cn68xx</a>;
<a name="l03175"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html">03175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html">cvmx_ilk_rxx_stat2_cn68xxp1</a> {
<a name="l03176"></a>03176 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03177"></a>03177 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a2a78882ba31099dd14ef0a8be312a866">reserved_48_63</a>               : 16;
<a name="l03178"></a>03178     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a620770232426ca3ec6a6871bfc48c175">brst_not_full_cnt</a>            : 16; <span class="comment">/**&lt; Number of bursts received which terminated without an eop and</span>
<a name="l03179"></a>03179 <span class="comment">                                                         contained fewer than BurstMax words.  Saturates.  Interrupt on</span>
<a name="l03180"></a>03180 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03181"></a>03181     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a389519e6258a5fdd0650c1d6956151d4">reserved_16_31</a>               : 16;
<a name="l03182"></a>03182     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a01b1c75562dbcefb95df4b0519d918e2">brst_cnt</a>                     : 16; <span class="comment">/**&lt; Number of bursts correctly received. (ie. good CRC24, not in</span>
<a name="l03183"></a>03183 <span class="comment">                                                         violation of BurstMax or BurstShort) */</span>
<a name="l03184"></a>03184 <span class="preprocessor">#else</span>
<a name="l03185"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a01b1c75562dbcefb95df4b0519d918e2">03185</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a01b1c75562dbcefb95df4b0519d918e2">brst_cnt</a>                     : 16;
<a name="l03186"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a389519e6258a5fdd0650c1d6956151d4">03186</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a389519e6258a5fdd0650c1d6956151d4">reserved_16_31</a>               : 16;
<a name="l03187"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a620770232426ca3ec6a6871bfc48c175">03187</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a620770232426ca3ec6a6871bfc48c175">brst_not_full_cnt</a>            : 16;
<a name="l03188"></a><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a2a78882ba31099dd14ef0a8be312a866">03188</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__cn68xxp1.html#a2a78882ba31099dd14ef0a8be312a866">reserved_48_63</a>               : 16;
<a name="l03189"></a>03189 <span class="preprocessor">#endif</span>
<a name="l03190"></a>03190 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat2.html#a54b4c50e2be3673a2dda6254a7263675">cn68xxp1</a>;
<a name="l03191"></a><a class="code" href="unioncvmx__ilk__rxx__stat2.html#a0a078c57c624cc41559c78b470745b4f">03191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html">cvmx_ilk_rxx_stat2_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat2.html#a0a078c57c624cc41559c78b470745b4f">cn78xx</a>;
<a name="l03192"></a><a class="code" href="unioncvmx__ilk__rxx__stat2.html#a612217940277e36775ca4065f39cfcfc">03192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat2_1_1cvmx__ilk__rxx__stat2__s.html">cvmx_ilk_rxx_stat2_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat2.html#a612217940277e36775ca4065f39cfcfc">cn78xxp1</a>;
<a name="l03193"></a>03193 };
<a name="l03194"></a><a class="code" href="cvmx-ilk-defs_8h.html#a71ab6969cbc0b0025dd2ad885c184a12">03194</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat2.html" title="cvmx_ilk_rx::_stat2">cvmx_ilk_rxx_stat2</a> <a class="code" href="unioncvmx__ilk__rxx__stat2.html" title="cvmx_ilk_rx::_stat2">cvmx_ilk_rxx_stat2_t</a>;
<a name="l03195"></a>03195 <span class="comment"></span>
<a name="l03196"></a>03196 <span class="comment">/**</span>
<a name="l03197"></a>03197 <span class="comment"> * cvmx_ilk_rx#_stat3</span>
<a name="l03198"></a>03198 <span class="comment"> */</span>
<a name="l03199"></a><a class="code" href="unioncvmx__ilk__rxx__stat3.html">03199</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat3.html" title="cvmx_ilk_rx::_stat3">cvmx_ilk_rxx_stat3</a> {
<a name="l03200"></a><a class="code" href="unioncvmx__ilk__rxx__stat3.html#a88af829e43310268053d45c6d45b7caf">03200</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat3.html#a88af829e43310268053d45c6d45b7caf">u64</a>;
<a name="l03201"></a><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html">03201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html">cvmx_ilk_rxx_stat3_s</a> {
<a name="l03202"></a>03202 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03203"></a>03203 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html#a98510b10fe76b84cdcbcf04e9bb0351b">reserved_18_63</a>               : 46;
<a name="l03204"></a>03204     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html#a5b0511875e8503f4835e49ea59c4a413">brst_max_err_cnt</a>             : 18; <span class="comment">/**&lt; Indicates the number of bursts received longer than the BurstMax parameter. Wraps on</span>
<a name="l03205"></a>03205 <span class="comment">                                                         overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On</span>
<a name="l03206"></a>03206 <span class="comment">                                                         overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03207"></a>03207 <span class="preprocessor">#else</span>
<a name="l03208"></a><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html#a5b0511875e8503f4835e49ea59c4a413">03208</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html#a5b0511875e8503f4835e49ea59c4a413">brst_max_err_cnt</a>             : 18;
<a name="l03209"></a><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html#a98510b10fe76b84cdcbcf04e9bb0351b">03209</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html#a98510b10fe76b84cdcbcf04e9bb0351b">reserved_18_63</a>               : 46;
<a name="l03210"></a>03210 <span class="preprocessor">#endif</span>
<a name="l03211"></a>03211 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat3.html#a588f65fec32fc40dd45a360c742e5e81">s</a>;
<a name="l03212"></a><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html">03212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html">cvmx_ilk_rxx_stat3_cn68xx</a> {
<a name="l03213"></a>03213 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03214"></a>03214 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html#a101b03e603d97d59cbc9ae67a0cef7c0">reserved_16_63</a>               : 48;
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html#a77d755b99edf3d7eb3b1db3257c773c2">brst_max_err_cnt</a>             : 16; <span class="comment">/**&lt; Number of bursts received longer than the BurstMax parameter */</span>
<a name="l03216"></a>03216 <span class="preprocessor">#else</span>
<a name="l03217"></a><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html#a77d755b99edf3d7eb3b1db3257c773c2">03217</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html#a77d755b99edf3d7eb3b1db3257c773c2">brst_max_err_cnt</a>             : 16;
<a name="l03218"></a><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html#a101b03e603d97d59cbc9ae67a0cef7c0">03218</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html#a101b03e603d97d59cbc9ae67a0cef7c0">reserved_16_63</a>               : 48;
<a name="l03219"></a>03219 <span class="preprocessor">#endif</span>
<a name="l03220"></a>03220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat3.html#a879532f22f4477849d69c8f6f5c33d2c">cn68xx</a>;
<a name="l03221"></a><a class="code" href="unioncvmx__ilk__rxx__stat3.html#a04620e597ff55212ceae85e996c6cf5c">03221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__cn68xx.html">cvmx_ilk_rxx_stat3_cn68xx</a>      <a class="code" href="unioncvmx__ilk__rxx__stat3.html#a04620e597ff55212ceae85e996c6cf5c">cn68xxp1</a>;
<a name="l03222"></a><a class="code" href="unioncvmx__ilk__rxx__stat3.html#abaea363b1d3c1d818a8e9bfeab7bc134">03222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html">cvmx_ilk_rxx_stat3_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat3.html#abaea363b1d3c1d818a8e9bfeab7bc134">cn78xx</a>;
<a name="l03223"></a><a class="code" href="unioncvmx__ilk__rxx__stat3.html#ac133a94d00f430ae86cafb6114e14999">03223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat3_1_1cvmx__ilk__rxx__stat3__s.html">cvmx_ilk_rxx_stat3_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat3.html#ac133a94d00f430ae86cafb6114e14999">cn78xxp1</a>;
<a name="l03224"></a>03224 };
<a name="l03225"></a><a class="code" href="cvmx-ilk-defs_8h.html#a4c7af1f82c17a8275a6dc79e31b81e67">03225</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat3.html" title="cvmx_ilk_rx::_stat3">cvmx_ilk_rxx_stat3</a> <a class="code" href="unioncvmx__ilk__rxx__stat3.html" title="cvmx_ilk_rx::_stat3">cvmx_ilk_rxx_stat3_t</a>;
<a name="l03226"></a>03226 <span class="comment"></span>
<a name="l03227"></a>03227 <span class="comment">/**</span>
<a name="l03228"></a>03228 <span class="comment"> * cvmx_ilk_rx#_stat4</span>
<a name="l03229"></a>03229 <span class="comment"> */</span>
<a name="l03230"></a><a class="code" href="unioncvmx__ilk__rxx__stat4.html">03230</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat4.html" title="cvmx_ilk_rx::_stat4">cvmx_ilk_rxx_stat4</a> {
<a name="l03231"></a><a class="code" href="unioncvmx__ilk__rxx__stat4.html#ab54105de28342d9bdddf4bda90dca54d">03231</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat4.html#ab54105de28342d9bdddf4bda90dca54d">u64</a>;
<a name="l03232"></a><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html">03232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html">cvmx_ilk_rxx_stat4_s</a> {
<a name="l03233"></a>03233 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03234"></a>03234 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html#af62c1482b6a942eb2cd4cf60cf832417">reserved_18_63</a>               : 46;
<a name="l03235"></a>03235     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html#a6ab61e11b7991ed306d8a19e380e8911">brst_shrt_err_cnt</a>            : 18; <span class="comment">/**&lt; Indicates the number of bursts received that violate the BurstShort parameter. Wraps on</span>
<a name="l03236"></a>03236 <span class="comment">                                                         overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On</span>
<a name="l03237"></a>03237 <span class="comment">                                                         overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03238"></a>03238 <span class="preprocessor">#else</span>
<a name="l03239"></a><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html#a6ab61e11b7991ed306d8a19e380e8911">03239</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html#a6ab61e11b7991ed306d8a19e380e8911">brst_shrt_err_cnt</a>            : 18;
<a name="l03240"></a><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html#af62c1482b6a942eb2cd4cf60cf832417">03240</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html#af62c1482b6a942eb2cd4cf60cf832417">reserved_18_63</a>               : 46;
<a name="l03241"></a>03241 <span class="preprocessor">#endif</span>
<a name="l03242"></a>03242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat4.html#a8c265bc7da174ea7dbaee4fb5c2d44ae">s</a>;
<a name="l03243"></a><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html">03243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html">cvmx_ilk_rxx_stat4_cn68xx</a> {
<a name="l03244"></a>03244 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03245"></a>03245 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html#a587e1e83092a294658d190acfc171a0d">reserved_16_63</a>               : 48;
<a name="l03246"></a>03246     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html#a2b10d77b0224e080bb2931f2d5d26b09">brst_shrt_err_cnt</a>            : 16; <span class="comment">/**&lt; Number of bursts received that violate the BurstShort</span>
<a name="l03247"></a>03247 <span class="comment">                                                         parameter.  Saturates.  Interrupt on saturation if</span>
<a name="l03248"></a>03248 <span class="comment">                                                         ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03249"></a>03249 <span class="preprocessor">#else</span>
<a name="l03250"></a><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html#a2b10d77b0224e080bb2931f2d5d26b09">03250</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html#a2b10d77b0224e080bb2931f2d5d26b09">brst_shrt_err_cnt</a>            : 16;
<a name="l03251"></a><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html#a587e1e83092a294658d190acfc171a0d">03251</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html#a587e1e83092a294658d190acfc171a0d">reserved_16_63</a>               : 48;
<a name="l03252"></a>03252 <span class="preprocessor">#endif</span>
<a name="l03253"></a>03253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat4.html#a50d1fce987ba4807d3aaf3247103d927">cn68xx</a>;
<a name="l03254"></a><a class="code" href="unioncvmx__ilk__rxx__stat4.html#ae798e89c47e83adb36a75a64110c3bba">03254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__cn68xx.html">cvmx_ilk_rxx_stat4_cn68xx</a>      <a class="code" href="unioncvmx__ilk__rxx__stat4.html#ae798e89c47e83adb36a75a64110c3bba">cn68xxp1</a>;
<a name="l03255"></a><a class="code" href="unioncvmx__ilk__rxx__stat4.html#a1fd0be646259a7051437050fa4695f30">03255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html">cvmx_ilk_rxx_stat4_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat4.html#a1fd0be646259a7051437050fa4695f30">cn78xx</a>;
<a name="l03256"></a><a class="code" href="unioncvmx__ilk__rxx__stat4.html#a205d331dc20d88288a01c301f1270376">03256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat4_1_1cvmx__ilk__rxx__stat4__s.html">cvmx_ilk_rxx_stat4_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat4.html#a205d331dc20d88288a01c301f1270376">cn78xxp1</a>;
<a name="l03257"></a>03257 };
<a name="l03258"></a><a class="code" href="cvmx-ilk-defs_8h.html#a14b79042e4f6711932b9147767b88877">03258</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat4.html" title="cvmx_ilk_rx::_stat4">cvmx_ilk_rxx_stat4</a> <a class="code" href="unioncvmx__ilk__rxx__stat4.html" title="cvmx_ilk_rx::_stat4">cvmx_ilk_rxx_stat4_t</a>;
<a name="l03259"></a>03259 <span class="comment"></span>
<a name="l03260"></a>03260 <span class="comment">/**</span>
<a name="l03261"></a>03261 <span class="comment"> * cvmx_ilk_rx#_stat5</span>
<a name="l03262"></a>03262 <span class="comment"> */</span>
<a name="l03263"></a><a class="code" href="unioncvmx__ilk__rxx__stat5.html">03263</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat5.html" title="cvmx_ilk_rx::_stat5">cvmx_ilk_rxx_stat5</a> {
<a name="l03264"></a><a class="code" href="unioncvmx__ilk__rxx__stat5.html#a4246f8eecef986084038a518eaec9383">03264</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat5.html#a4246f8eecef986084038a518eaec9383">u64</a>;
<a name="l03265"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html">03265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html">cvmx_ilk_rxx_stat5_s</a> {
<a name="l03266"></a>03266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03267"></a>03267 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html#a30e1a775270a2729ffc675fa63babda2">reserved_25_63</a>               : 39;
<a name="l03268"></a>03268     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html#a2a9ae1bb15936e87f6757c4267634290">align_cnt</a>                    : 25; <span class="comment">/**&lt; Indicates the number of alignment sequences received (i.e. those that do not violate the</span>
<a name="l03269"></a>03269 <span class="comment">                                                         current alignment). Wraps on overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise,</span>
<a name="l03270"></a>03270 <span class="comment">                                                         saturates. On overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03271"></a>03271 <span class="preprocessor">#else</span>
<a name="l03272"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html#a2a9ae1bb15936e87f6757c4267634290">03272</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html#a2a9ae1bb15936e87f6757c4267634290">align_cnt</a>                    : 25;
<a name="l03273"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html#a30e1a775270a2729ffc675fa63babda2">03273</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html#a30e1a775270a2729ffc675fa63babda2">reserved_25_63</a>               : 39;
<a name="l03274"></a>03274 <span class="preprocessor">#endif</span>
<a name="l03275"></a>03275 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat5.html#a452ae019496db7b5ff542574ea774ce3">s</a>;
<a name="l03276"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html">03276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html">cvmx_ilk_rxx_stat5_cn68xx</a> {
<a name="l03277"></a>03277 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03278"></a>03278 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html#a923d83b836061f2b109be0562c91c069">reserved_23_63</a>               : 41;
<a name="l03279"></a>03279     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html#a321da0d72932313502154b54747032d3">align_cnt</a>                    : 23; <span class="comment">/**&lt; Number of alignment sequences received  (ie. those that do not</span>
<a name="l03280"></a>03280 <span class="comment">                                                         violate the current alignment).  Saturates.  Interrupt on</span>
<a name="l03281"></a>03281 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03282"></a>03282 <span class="preprocessor">#else</span>
<a name="l03283"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html#a321da0d72932313502154b54747032d3">03283</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html#a321da0d72932313502154b54747032d3">align_cnt</a>                    : 23;
<a name="l03284"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html#a923d83b836061f2b109be0562c91c069">03284</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xx.html#a923d83b836061f2b109be0562c91c069">reserved_23_63</a>               : 41;
<a name="l03285"></a>03285 <span class="preprocessor">#endif</span>
<a name="l03286"></a>03286 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat5.html#a4763d552318420bff20f91a02513e4d5">cn68xx</a>;
<a name="l03287"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html">03287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html">cvmx_ilk_rxx_stat5_cn68xxp1</a> {
<a name="l03288"></a>03288 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03289"></a>03289 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html#aed002ce996e235d3e42bc3d286aaabc3">reserved_16_63</a>               : 48;
<a name="l03290"></a>03290     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html#a32c45856700f9dfb72062cbb430b13c7">align_cnt</a>                    : 16; <span class="comment">/**&lt; Number of alignment sequences received  (ie. those that do not</span>
<a name="l03291"></a>03291 <span class="comment">                                                         violate the current alignment).  Saturates.  Interrupt on</span>
<a name="l03292"></a>03292 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03293"></a>03293 <span class="preprocessor">#else</span>
<a name="l03294"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html#a32c45856700f9dfb72062cbb430b13c7">03294</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html#a32c45856700f9dfb72062cbb430b13c7">align_cnt</a>                    : 16;
<a name="l03295"></a><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html#aed002ce996e235d3e42bc3d286aaabc3">03295</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__cn68xxp1.html#aed002ce996e235d3e42bc3d286aaabc3">reserved_16_63</a>               : 48;
<a name="l03296"></a>03296 <span class="preprocessor">#endif</span>
<a name="l03297"></a>03297 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat5.html#a7f062799b54504860c7747dd61ce73fb">cn68xxp1</a>;
<a name="l03298"></a><a class="code" href="unioncvmx__ilk__rxx__stat5.html#ab5ef367a2f9e81f421083c636da3eb4f">03298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html">cvmx_ilk_rxx_stat5_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat5.html#ab5ef367a2f9e81f421083c636da3eb4f">cn78xx</a>;
<a name="l03299"></a><a class="code" href="unioncvmx__ilk__rxx__stat5.html#a890d17407b9352c8389df0d0faa8d155">03299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat5_1_1cvmx__ilk__rxx__stat5__s.html">cvmx_ilk_rxx_stat5_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat5.html#a890d17407b9352c8389df0d0faa8d155">cn78xxp1</a>;
<a name="l03300"></a>03300 };
<a name="l03301"></a><a class="code" href="cvmx-ilk-defs_8h.html#aab5dda26e3af448c87000da10ef23d91">03301</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat5.html" title="cvmx_ilk_rx::_stat5">cvmx_ilk_rxx_stat5</a> <a class="code" href="unioncvmx__ilk__rxx__stat5.html" title="cvmx_ilk_rx::_stat5">cvmx_ilk_rxx_stat5_t</a>;
<a name="l03302"></a>03302 <span class="comment"></span>
<a name="l03303"></a>03303 <span class="comment">/**</span>
<a name="l03304"></a>03304 <span class="comment"> * cvmx_ilk_rx#_stat6</span>
<a name="l03305"></a>03305 <span class="comment"> */</span>
<a name="l03306"></a><a class="code" href="unioncvmx__ilk__rxx__stat6.html">03306</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat6.html" title="cvmx_ilk_rx::_stat6">cvmx_ilk_rxx_stat6</a> {
<a name="l03307"></a><a class="code" href="unioncvmx__ilk__rxx__stat6.html#a09c5e66848b2ad7c82ae13208011123a">03307</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat6.html#a09c5e66848b2ad7c82ae13208011123a">u64</a>;
<a name="l03308"></a><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html">03308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html">cvmx_ilk_rxx_stat6_s</a> {
<a name="l03309"></a>03309 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03310"></a>03310 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html#a561b430a27c20a9073e68a82b34e9713">reserved_18_63</a>               : 46;
<a name="l03311"></a>03311     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html#aa30b668dbe614da3c812c78621943eab">align_err_cnt</a>                : 18; <span class="comment">/**&lt; Indicates the number of alignment sequences received in error (i.e. those that violate the</span>
<a name="l03312"></a>03312 <span class="comment">                                                         current alignment). Wraps on overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise,</span>
<a name="l03313"></a>03313 <span class="comment">                                                         saturates. On overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03314"></a>03314 <span class="preprocessor">#else</span>
<a name="l03315"></a><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html#aa30b668dbe614da3c812c78621943eab">03315</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html#aa30b668dbe614da3c812c78621943eab">align_err_cnt</a>                : 18;
<a name="l03316"></a><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html#a561b430a27c20a9073e68a82b34e9713">03316</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html#a561b430a27c20a9073e68a82b34e9713">reserved_18_63</a>               : 46;
<a name="l03317"></a>03317 <span class="preprocessor">#endif</span>
<a name="l03318"></a>03318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat6.html#a507c1a69584bf9a2c16ad400fe21cb1d">s</a>;
<a name="l03319"></a><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html">03319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html">cvmx_ilk_rxx_stat6_cn68xx</a> {
<a name="l03320"></a>03320 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03321"></a>03321 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html#a1e6e18f351d3ee9d6f07d1fff349d8e9">reserved_16_63</a>               : 48;
<a name="l03322"></a>03322     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html#aa450d392d144b163dc8d2282f29e4850">align_err_cnt</a>                : 16; <span class="comment">/**&lt; Number of alignment sequences received in error (ie. those that</span>
<a name="l03323"></a>03323 <span class="comment">                                                         violate the current alignment).  Saturates.  Interrupt on</span>
<a name="l03324"></a>03324 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03325"></a>03325 <span class="preprocessor">#else</span>
<a name="l03326"></a><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html#aa450d392d144b163dc8d2282f29e4850">03326</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html#aa450d392d144b163dc8d2282f29e4850">align_err_cnt</a>                : 16;
<a name="l03327"></a><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html#a1e6e18f351d3ee9d6f07d1fff349d8e9">03327</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html#a1e6e18f351d3ee9d6f07d1fff349d8e9">reserved_16_63</a>               : 48;
<a name="l03328"></a>03328 <span class="preprocessor">#endif</span>
<a name="l03329"></a>03329 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat6.html#a46212587badecdfd9217356e44e935ae">cn68xx</a>;
<a name="l03330"></a><a class="code" href="unioncvmx__ilk__rxx__stat6.html#a2d64824d584de2815f5b1c05c46d3f49">03330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__cn68xx.html">cvmx_ilk_rxx_stat6_cn68xx</a>      <a class="code" href="unioncvmx__ilk__rxx__stat6.html#a2d64824d584de2815f5b1c05c46d3f49">cn68xxp1</a>;
<a name="l03331"></a><a class="code" href="unioncvmx__ilk__rxx__stat6.html#ad402f63dc5a193beb60277a865a70fb8">03331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html">cvmx_ilk_rxx_stat6_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat6.html#ad402f63dc5a193beb60277a865a70fb8">cn78xx</a>;
<a name="l03332"></a><a class="code" href="unioncvmx__ilk__rxx__stat6.html#a3bb07db007f34c8d26bba4603ea242bb">03332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat6_1_1cvmx__ilk__rxx__stat6__s.html">cvmx_ilk_rxx_stat6_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat6.html#a3bb07db007f34c8d26bba4603ea242bb">cn78xxp1</a>;
<a name="l03333"></a>03333 };
<a name="l03334"></a><a class="code" href="cvmx-ilk-defs_8h.html#a508becbdc9f09e82965bb6d8716ae08b">03334</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat6.html" title="cvmx_ilk_rx::_stat6">cvmx_ilk_rxx_stat6</a> <a class="code" href="unioncvmx__ilk__rxx__stat6.html" title="cvmx_ilk_rx::_stat6">cvmx_ilk_rxx_stat6_t</a>;
<a name="l03335"></a>03335 <span class="comment"></span>
<a name="l03336"></a>03336 <span class="comment">/**</span>
<a name="l03337"></a>03337 <span class="comment"> * cvmx_ilk_rx#_stat7</span>
<a name="l03338"></a>03338 <span class="comment"> */</span>
<a name="l03339"></a><a class="code" href="unioncvmx__ilk__rxx__stat7.html">03339</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat7.html" title="cvmx_ilk_rx::_stat7">cvmx_ilk_rxx_stat7</a> {
<a name="l03340"></a><a class="code" href="unioncvmx__ilk__rxx__stat7.html#a93c794807c1a274536b14d76eaed4d2d">03340</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat7.html#a93c794807c1a274536b14d76eaed4d2d">u64</a>;
<a name="l03341"></a><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html">03341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html">cvmx_ilk_rxx_stat7_s</a> {
<a name="l03342"></a>03342 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03343"></a>03343 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html#a6c72217b7c3bc829929ff5d596b04030">reserved_18_63</a>               : 46;
<a name="l03344"></a>03344     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html#a384881a3468329a1ce23fb5d12683538">bad_64b67b_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of bad 64/67 bit code words.Wraps on overflow if</span>
<a name="l03345"></a>03345 <span class="comment">                                                         ILK_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets</span>
<a name="l03346"></a>03346 <span class="comment">                                                         ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03347"></a>03347 <span class="preprocessor">#else</span>
<a name="l03348"></a><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html#a384881a3468329a1ce23fb5d12683538">03348</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html#a384881a3468329a1ce23fb5d12683538">bad_64b67b_cnt</a>               : 18;
<a name="l03349"></a><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html#a6c72217b7c3bc829929ff5d596b04030">03349</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html#a6c72217b7c3bc829929ff5d596b04030">reserved_18_63</a>               : 46;
<a name="l03350"></a>03350 <span class="preprocessor">#endif</span>
<a name="l03351"></a>03351 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat7.html#a0b07ac08038a2b1a37468f3174cf41a0">s</a>;
<a name="l03352"></a><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html">03352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html">cvmx_ilk_rxx_stat7_cn68xx</a> {
<a name="l03353"></a>03353 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03354"></a>03354 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html#a99b9faa59f67f6769159396221158cd5">reserved_16_63</a>               : 48;
<a name="l03355"></a>03355     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html#ae6ee52ca982fa90b74a4c15ce07671e6">bad_64b67b_cnt</a>               : 16; <span class="comment">/**&lt; Number of bad 64B/67B codewords.  Saturates.  Interrupt on</span>
<a name="l03356"></a>03356 <span class="comment">                                                         saturation if ILK_RXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l03357"></a>03357 <span class="preprocessor">#else</span>
<a name="l03358"></a><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html#ae6ee52ca982fa90b74a4c15ce07671e6">03358</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html#ae6ee52ca982fa90b74a4c15ce07671e6">bad_64b67b_cnt</a>               : 16;
<a name="l03359"></a><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html#a99b9faa59f67f6769159396221158cd5">03359</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html#a99b9faa59f67f6769159396221158cd5">reserved_16_63</a>               : 48;
<a name="l03360"></a>03360 <span class="preprocessor">#endif</span>
<a name="l03361"></a>03361 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat7.html#a2d16730df9b76fe40824a347f98cf8f4">cn68xx</a>;
<a name="l03362"></a><a class="code" href="unioncvmx__ilk__rxx__stat7.html#af115ab7fc482f2ebb315a153a445dc08">03362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__cn68xx.html">cvmx_ilk_rxx_stat7_cn68xx</a>      <a class="code" href="unioncvmx__ilk__rxx__stat7.html#af115ab7fc482f2ebb315a153a445dc08">cn68xxp1</a>;
<a name="l03363"></a><a class="code" href="unioncvmx__ilk__rxx__stat7.html#aabbff8079b3be6ed763f9a779d24fe9d">03363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html">cvmx_ilk_rxx_stat7_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat7.html#aabbff8079b3be6ed763f9a779d24fe9d">cn78xx</a>;
<a name="l03364"></a><a class="code" href="unioncvmx__ilk__rxx__stat7.html#abead3f7486b4f2befb8dfc0e3810cbb1">03364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat7_1_1cvmx__ilk__rxx__stat7__s.html">cvmx_ilk_rxx_stat7_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat7.html#abead3f7486b4f2befb8dfc0e3810cbb1">cn78xxp1</a>;
<a name="l03365"></a>03365 };
<a name="l03366"></a><a class="code" href="cvmx-ilk-defs_8h.html#a9378d92e1e3cace7afd88c4e954d75c2">03366</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat7.html" title="cvmx_ilk_rx::_stat7">cvmx_ilk_rxx_stat7</a> <a class="code" href="unioncvmx__ilk__rxx__stat7.html" title="cvmx_ilk_rx::_stat7">cvmx_ilk_rxx_stat7_t</a>;
<a name="l03367"></a>03367 <span class="comment"></span>
<a name="l03368"></a>03368 <span class="comment">/**</span>
<a name="l03369"></a>03369 <span class="comment"> * cvmx_ilk_rx#_stat8</span>
<a name="l03370"></a>03370 <span class="comment"> */</span>
<a name="l03371"></a><a class="code" href="unioncvmx__ilk__rxx__stat8.html">03371</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat8.html" title="cvmx_ilk_rx::_stat8">cvmx_ilk_rxx_stat8</a> {
<a name="l03372"></a><a class="code" href="unioncvmx__ilk__rxx__stat8.html#ae8a2fec31c7701f91b11acc834f5dac1">03372</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat8.html#ae8a2fec31c7701f91b11acc834f5dac1">u64</a>;
<a name="l03373"></a><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html">03373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html">cvmx_ilk_rxx_stat8_s</a> {
<a name="l03374"></a>03374 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03375"></a>03375 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a2b0afd64b2574ecca5d5882c72aa49db">reserved_32_63</a>               : 32;
<a name="l03376"></a>03376     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a6ffc8008d5986903a33974f2077ad8d7">pkt_drop_rid_cnt</a>             : 16; <span class="comment">/**&lt; Indicates the number of packets dropped due to the lack of reassembly IDs or because</span>
<a name="l03377"></a>03377 <span class="comment">                                                         ILK_RX()_CFG1[PKT_ENA] = 0. Wraps on overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1.</span>
<a name="l03378"></a>03378 <span class="comment">                                                         Otherwise, saturates. On overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03379"></a>03379     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a755ea37ca576b4f9d57719eb900f5011">pkt_drop_rxf_cnt</a>             : 16; <span class="comment">/**&lt; Indicates the number of packets dropped due to RX_FIFO_CNT &gt;= RX_FIFO_MAX. Wraps on</span>
<a name="l03380"></a>03380 <span class="comment">                                                         overflow if ILK_RX()_CFG0[LNK_STATS_WRAP]=1.Otherwise, saturates. On</span>
<a name="l03381"></a>03381 <span class="comment">                                                         overflow/saturate, sets ILK_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03382"></a>03382 <span class="preprocessor">#else</span>
<a name="l03383"></a><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a755ea37ca576b4f9d57719eb900f5011">03383</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a755ea37ca576b4f9d57719eb900f5011">pkt_drop_rxf_cnt</a>             : 16;
<a name="l03384"></a><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a6ffc8008d5986903a33974f2077ad8d7">03384</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a6ffc8008d5986903a33974f2077ad8d7">pkt_drop_rid_cnt</a>             : 16;
<a name="l03385"></a><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a2b0afd64b2574ecca5d5882c72aa49db">03385</a>     uint64_t <a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html#a2b0afd64b2574ecca5d5882c72aa49db">reserved_32_63</a>               : 32;
<a name="l03386"></a>03386 <span class="preprocessor">#endif</span>
<a name="l03387"></a>03387 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat8.html#a5f02fd73ddd8496da5b4f599eebbd30d">s</a>;
<a name="l03388"></a><a class="code" href="unioncvmx__ilk__rxx__stat8.html#abe3f0c9090e8506769ffe063f7bfefff">03388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html">cvmx_ilk_rxx_stat8_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat8.html#abe3f0c9090e8506769ffe063f7bfefff">cn68xx</a>;
<a name="l03389"></a><a class="code" href="unioncvmx__ilk__rxx__stat8.html#af22a38c1edea6ffdebb76b8f0459b470">03389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html">cvmx_ilk_rxx_stat8_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat8.html#af22a38c1edea6ffdebb76b8f0459b470">cn68xxp1</a>;
<a name="l03390"></a><a class="code" href="unioncvmx__ilk__rxx__stat8.html#ab365806adc73673ab2774dc3018416b2">03390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html">cvmx_ilk_rxx_stat8_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat8.html#ab365806adc73673ab2774dc3018416b2">cn78xx</a>;
<a name="l03391"></a><a class="code" href="unioncvmx__ilk__rxx__stat8.html#a5303efff8e5750095c18f02eb263f07d">03391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat8_1_1cvmx__ilk__rxx__stat8__s.html">cvmx_ilk_rxx_stat8_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat8.html#a5303efff8e5750095c18f02eb263f07d">cn78xxp1</a>;
<a name="l03392"></a>03392 };
<a name="l03393"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2285276acf989c95d6554f49cc5292f2">03393</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat8.html" title="cvmx_ilk_rx::_stat8">cvmx_ilk_rxx_stat8</a> <a class="code" href="unioncvmx__ilk__rxx__stat8.html" title="cvmx_ilk_rx::_stat8">cvmx_ilk_rxx_stat8_t</a>;
<a name="l03394"></a>03394 <span class="comment"></span>
<a name="l03395"></a>03395 <span class="comment">/**</span>
<a name="l03396"></a>03396 <span class="comment"> * cvmx_ilk_rx#_stat9</span>
<a name="l03397"></a>03397 <span class="comment"> *</span>
<a name="l03398"></a>03398 <span class="comment"> * This register is reserved.</span>
<a name="l03399"></a>03399 <span class="comment"> *</span>
<a name="l03400"></a>03400 <span class="comment"> */</span>
<a name="l03401"></a><a class="code" href="unioncvmx__ilk__rxx__stat9.html">03401</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat9.html" title="cvmx_ilk_rx::_stat9">cvmx_ilk_rxx_stat9</a> {
<a name="l03402"></a><a class="code" href="unioncvmx__ilk__rxx__stat9.html#ace1757748c5eb55bfdeb40189a516f08">03402</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxx__stat9.html#ace1757748c5eb55bfdeb40189a516f08">u64</a>;
<a name="l03403"></a><a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html">03403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html">cvmx_ilk_rxx_stat9_s</a> {
<a name="l03404"></a>03404 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03405"></a>03405 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html#ad69a5d50bc5e9bb0f8fee8649049e06f">reserved_0_63</a>                : 64;
<a name="l03406"></a>03406 <span class="preprocessor">#else</span>
<a name="l03407"></a><a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html#ad69a5d50bc5e9bb0f8fee8649049e06f">03407</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html#ad69a5d50bc5e9bb0f8fee8649049e06f">reserved_0_63</a>                : 64;
<a name="l03408"></a>03408 <span class="preprocessor">#endif</span>
<a name="l03409"></a>03409 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxx__stat9.html#a4acbfd4ee6f1e319c3882fb1b5cce955">s</a>;
<a name="l03410"></a><a class="code" href="unioncvmx__ilk__rxx__stat9.html#abe5d561c290e402ec10846751eb4dda8">03410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html">cvmx_ilk_rxx_stat9_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat9.html#abe5d561c290e402ec10846751eb4dda8">cn68xx</a>;
<a name="l03411"></a><a class="code" href="unioncvmx__ilk__rxx__stat9.html#a295f2d52d54ef3dce3214478d756ddb3">03411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html">cvmx_ilk_rxx_stat9_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat9.html#a295f2d52d54ef3dce3214478d756ddb3">cn68xxp1</a>;
<a name="l03412"></a><a class="code" href="unioncvmx__ilk__rxx__stat9.html#ac527b377ef0c029e8ba2731bd2ea127b">03412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html">cvmx_ilk_rxx_stat9_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat9.html#ac527b377ef0c029e8ba2731bd2ea127b">cn78xx</a>;
<a name="l03413"></a><a class="code" href="unioncvmx__ilk__rxx__stat9.html#a66197f2f5ca235b12d499440bb6f4741">03413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxx__stat9_1_1cvmx__ilk__rxx__stat9__s.html">cvmx_ilk_rxx_stat9_s</a>           <a class="code" href="unioncvmx__ilk__rxx__stat9.html#a66197f2f5ca235b12d499440bb6f4741">cn78xxp1</a>;
<a name="l03414"></a>03414 };
<a name="l03415"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab3d5ae281a13ffc827ede6f1a6eaba77">03415</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxx__stat9.html" title="cvmx_ilk_rx::_stat9">cvmx_ilk_rxx_stat9</a> <a class="code" href="unioncvmx__ilk__rxx__stat9.html" title="cvmx_ilk_rx::_stat9">cvmx_ilk_rxx_stat9_t</a>;
<a name="l03416"></a>03416 <span class="comment"></span>
<a name="l03417"></a>03417 <span class="comment">/**</span>
<a name="l03418"></a>03418 <span class="comment"> * cvmx_ilk_rx_lne#_cfg</span>
<a name="l03419"></a>03419 <span class="comment"> */</span>
<a name="l03420"></a><a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html">03420</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html" title="cvmx_ilk_rx_lne::_cfg">cvmx_ilk_rx_lnex_cfg</a> {
<a name="l03421"></a><a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#a569aeeb23f8e69205512dcf55cd3eae9">03421</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#a569aeeb23f8e69205512dcf55cd3eae9">u64</a>;
<a name="l03422"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html">03422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html">cvmx_ilk_rx_lnex_cfg_s</a> {
<a name="l03423"></a>03423 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03424"></a>03424 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a1ca838dcf1bbe66406e18ef7402deaac">reserved_9_63</a>                : 55;
<a name="l03425"></a>03425     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a56603c3aa5c60dd5af59a3130fc0a70f">rx_dis_psh_skip</a>              : 1;  <span class="comment">/**&lt; When asserted, skip words are discarded in the lane logic; when deasserted, skip words are</span>
<a name="l03426"></a>03426 <span class="comment">                                                         destripped.</span>
<a name="l03427"></a>03427 <span class="comment">                                                         If the lane is in internal loopback mode, this field is ignored and skip words are always</span>
<a name="l03428"></a>03428 <span class="comment">                                                         discarded in the lane logic. */</span>
<a name="l03429"></a>03429     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a66ccc0dfdb9e5be0cc0ccfa570764089">reserved_7_7</a>                 : 1;
<a name="l03430"></a>03430     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a4c384fefc1419a4427eb35874b890247">rx_dis_disp_chk</a>              : 1;  <span class="comment">/**&lt; Disable the RX disparity check, see ILK_RX_LNE()_INT[DISP_ERR]. */</span>
<a name="l03431"></a>03431     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a36b890ac0baeaf68c51026b9447fc87c">rx_scrm_sync</a>                 : 1;  <span class="comment">/**&lt; RX scrambler-synchronization status. A 1 means synchronization has been achieved. */</span>
<a name="l03432"></a>03432     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a136ec12ffe02f81f6b54381156cd98e8">rx_bdry_sync</a>                 : 1;  <span class="comment">/**&lt; RX word-boundary-synchronization status. A 1 means synchronization has been achieved */</span>
<a name="l03433"></a>03433     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a99dfcaf5c736cf0a4b53145ab23004ab">rx_dis_ukwn</a>                  : 1;  <span class="comment">/**&lt; Disable normal response to unknown words. Unknown words are still logged but do not cause</span>
<a name="l03434"></a>03434 <span class="comment">                                                         an error to all open channels. */</span>
<a name="l03435"></a>03435     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a498821f0fe8afed295086ae1257868e6">rx_dis_scram</a>                 : 1;  <span class="comment">/**&lt; Disable lane scrambler. For diagnostic use only. */</span>
<a name="l03436"></a>03436     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#ac8d20e86fc33684bae0a4d3ed47d358d">stat_rdclr</a>                   : 1;  <span class="comment">/**&lt; A CSR read operation to ILK_RX_LNEn_STAT* clears the selected counter after returning its</span>
<a name="l03437"></a>03437 <span class="comment">                                                         current value. */</span>
<a name="l03438"></a>03438     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a987d0f50026ed954d16fe8cf1124759d">stat_ena</a>                     : 1;  <span class="comment">/**&lt; Enable RX lane statistics counters. */</span>
<a name="l03439"></a>03439 <span class="preprocessor">#else</span>
<a name="l03440"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a987d0f50026ed954d16fe8cf1124759d">03440</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a987d0f50026ed954d16fe8cf1124759d">stat_ena</a>                     : 1;
<a name="l03441"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#ac8d20e86fc33684bae0a4d3ed47d358d">03441</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#ac8d20e86fc33684bae0a4d3ed47d358d">stat_rdclr</a>                   : 1;
<a name="l03442"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a498821f0fe8afed295086ae1257868e6">03442</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a498821f0fe8afed295086ae1257868e6">rx_dis_scram</a>                 : 1;
<a name="l03443"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a99dfcaf5c736cf0a4b53145ab23004ab">03443</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a99dfcaf5c736cf0a4b53145ab23004ab">rx_dis_ukwn</a>                  : 1;
<a name="l03444"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a136ec12ffe02f81f6b54381156cd98e8">03444</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a136ec12ffe02f81f6b54381156cd98e8">rx_bdry_sync</a>                 : 1;
<a name="l03445"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a36b890ac0baeaf68c51026b9447fc87c">03445</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a36b890ac0baeaf68c51026b9447fc87c">rx_scrm_sync</a>                 : 1;
<a name="l03446"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a4c384fefc1419a4427eb35874b890247">03446</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a4c384fefc1419a4427eb35874b890247">rx_dis_disp_chk</a>              : 1;
<a name="l03447"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a66ccc0dfdb9e5be0cc0ccfa570764089">03447</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a66ccc0dfdb9e5be0cc0ccfa570764089">reserved_7_7</a>                 : 1;
<a name="l03448"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a56603c3aa5c60dd5af59a3130fc0a70f">03448</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a56603c3aa5c60dd5af59a3130fc0a70f">rx_dis_psh_skip</a>              : 1;
<a name="l03449"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a1ca838dcf1bbe66406e18ef7402deaac">03449</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html#a1ca838dcf1bbe66406e18ef7402deaac">reserved_9_63</a>                : 55;
<a name="l03450"></a>03450 <span class="preprocessor">#endif</span>
<a name="l03451"></a>03451 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#a9cb6c91c19cfbf9db37668cf4e5aed8e">s</a>;
<a name="l03452"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html">03452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html">cvmx_ilk_rx_lnex_cfg_cn68xx</a> {
<a name="l03453"></a>03453 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03454"></a>03454 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aa8b36497c395d44a78ff5d474b9f1645">reserved_9_63</a>                : 55;
<a name="l03455"></a>03455     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a3d72e30c0cb86aa8978f2b3d838ae5c7">rx_dis_psh_skip</a>              : 1;  <span class="comment">/**&lt; When RX_DIS_PSH_SKIP=0, skip words are de-stripped.</span>
<a name="l03456"></a>03456 <span class="comment">                                                         When RX_DIS_PSH_SKIP=1, skip words are discarded in the lane</span>
<a name="l03457"></a>03457 <span class="comment">                                                         logic.</span>
<a name="l03458"></a>03458 <span class="comment"></span>
<a name="l03459"></a>03459 <span class="comment">                                                         If the lane is in internal loopback mode, RX_DIS_PSH_SKIP</span>
<a name="l03460"></a>03460 <span class="comment">                                                         is ignored and skip words are always discarded in the lane</span>
<a name="l03461"></a>03461 <span class="comment">                                                         logic.</span>
<a name="l03462"></a>03462 <span class="comment"></span>
<a name="l03463"></a>03463 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l03464"></a>03464     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a73f5db35961b9a6ee61c2d10359d3f31">reserved_6_7</a>                 : 2;
<a name="l03465"></a>03465     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aaeb1d3e2b58e2694c40beef195fa3aae">rx_scrm_sync</a>                 : 1;  <span class="comment">/**&lt; Rx scrambler synchronization status</span>
<a name="l03466"></a>03466 <span class="comment">                                                         &apos;1&apos; means synchronization achieved</span>
<a name="l03467"></a>03467 <span class="comment"></span>
<a name="l03468"></a>03468 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l03469"></a>03469     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a2e14a869fd54d54877e8471b83305898">rx_bdry_sync</a>                 : 1;  <span class="comment">/**&lt; Rx word boundary sync status</span>
<a name="l03470"></a>03470 <span class="comment">                                                         &apos;1&apos; means synchronization achieved */</span>
<a name="l03471"></a>03471     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aa4f08563472d95dde905036dc05d5072">rx_dis_ukwn</a>                  : 1;  <span class="comment">/**&lt; Disable normal response to unknown words.  They are still</span>
<a name="l03472"></a>03472 <span class="comment">                                                         logged but do not cause an error to all open channels. */</span>
<a name="l03473"></a>03473     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#ac8e0d406c0e1b0b8b3e255a6ccff364c">rx_dis_scram</a>                 : 1;  <span class="comment">/**&lt; Disable lane scrambler (debug) */</span>
<a name="l03474"></a>03474     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a149ac438731eb88fa89a501479754b81">stat_rdclr</a>                   : 1;  <span class="comment">/**&lt; CSR read to ILK_RX_LNEx_STAT* clears the selected counter after</span>
<a name="l03475"></a>03475 <span class="comment">                                                         returning its current value. */</span>
<a name="l03476"></a>03476     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a537c505dffdee955df378491fc2d89f9">stat_ena</a>                     : 1;  <span class="comment">/**&lt; Enable RX lane statistics counters */</span>
<a name="l03477"></a>03477 <span class="preprocessor">#else</span>
<a name="l03478"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a537c505dffdee955df378491fc2d89f9">03478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a537c505dffdee955df378491fc2d89f9">stat_ena</a>                     : 1;
<a name="l03479"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a149ac438731eb88fa89a501479754b81">03479</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a149ac438731eb88fa89a501479754b81">stat_rdclr</a>                   : 1;
<a name="l03480"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#ac8e0d406c0e1b0b8b3e255a6ccff364c">03480</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#ac8e0d406c0e1b0b8b3e255a6ccff364c">rx_dis_scram</a>                 : 1;
<a name="l03481"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aa4f08563472d95dde905036dc05d5072">03481</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aa4f08563472d95dde905036dc05d5072">rx_dis_ukwn</a>                  : 1;
<a name="l03482"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a2e14a869fd54d54877e8471b83305898">03482</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a2e14a869fd54d54877e8471b83305898">rx_bdry_sync</a>                 : 1;
<a name="l03483"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aaeb1d3e2b58e2694c40beef195fa3aae">03483</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aaeb1d3e2b58e2694c40beef195fa3aae">rx_scrm_sync</a>                 : 1;
<a name="l03484"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a73f5db35961b9a6ee61c2d10359d3f31">03484</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a73f5db35961b9a6ee61c2d10359d3f31">reserved_6_7</a>                 : 2;
<a name="l03485"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a3d72e30c0cb86aa8978f2b3d838ae5c7">03485</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#a3d72e30c0cb86aa8978f2b3d838ae5c7">rx_dis_psh_skip</a>              : 1;
<a name="l03486"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aa8b36497c395d44a78ff5d474b9f1645">03486</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xx.html#aa8b36497c395d44a78ff5d474b9f1645">reserved_9_63</a>                : 55;
<a name="l03487"></a>03487 <span class="preprocessor">#endif</span>
<a name="l03488"></a>03488 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#a6d7b422d0ee23569155e6020a72a518d">cn68xx</a>;
<a name="l03489"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html">03489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html">cvmx_ilk_rx_lnex_cfg_cn68xxp1</a> {
<a name="l03490"></a>03490 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03491"></a>03491 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a2c7a4529bd9104e228ce78a6495ed300">reserved_5_63</a>                : 59;
<a name="l03492"></a>03492     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#ada3d89fcdde98f168ba48e36d80763f1">rx_bdry_sync</a>                 : 1;  <span class="comment">/**&lt; Rx word boundary sync status</span>
<a name="l03493"></a>03493 <span class="comment">                                                         &apos;1&apos; means synchronization achieved */</span>
<a name="l03494"></a>03494     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#adbecf329a240f14ab28e20f344ffb436">rx_dis_ukwn</a>                  : 1;  <span class="comment">/**&lt; Disable normal response to unknown words.  They are still</span>
<a name="l03495"></a>03495 <span class="comment">                                                         logged but do not cause an error to all open channels */</span>
<a name="l03496"></a>03496     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a9c5d7ff11872ec1d75d8d5c9891a2358">rx_dis_scram</a>                 : 1;  <span class="comment">/**&lt; Disable lane scrambler (debug) */</span>
<a name="l03497"></a>03497     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a3e86b7b1d8ad86f33c2af074f2c2b110">stat_rdclr</a>                   : 1;  <span class="comment">/**&lt; CSR read to ILK_RX_LNEx_STAT* clears the selected counter after</span>
<a name="l03498"></a>03498 <span class="comment">                                                         returning its current value. */</span>
<a name="l03499"></a>03499     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a3976ec8bbde00932758601af2f0acf6a">stat_ena</a>                     : 1;  <span class="comment">/**&lt; Enable RX lane statistics counters */</span>
<a name="l03500"></a>03500 <span class="preprocessor">#else</span>
<a name="l03501"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a3976ec8bbde00932758601af2f0acf6a">03501</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a3976ec8bbde00932758601af2f0acf6a">stat_ena</a>                     : 1;
<a name="l03502"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a3e86b7b1d8ad86f33c2af074f2c2b110">03502</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a3e86b7b1d8ad86f33c2af074f2c2b110">stat_rdclr</a>                   : 1;
<a name="l03503"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a9c5d7ff11872ec1d75d8d5c9891a2358">03503</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a9c5d7ff11872ec1d75d8d5c9891a2358">rx_dis_scram</a>                 : 1;
<a name="l03504"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#adbecf329a240f14ab28e20f344ffb436">03504</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#adbecf329a240f14ab28e20f344ffb436">rx_dis_ukwn</a>                  : 1;
<a name="l03505"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#ada3d89fcdde98f168ba48e36d80763f1">03505</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#ada3d89fcdde98f168ba48e36d80763f1">rx_bdry_sync</a>                 : 1;
<a name="l03506"></a><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a2c7a4529bd9104e228ce78a6495ed300">03506</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__cn68xxp1.html#a2c7a4529bd9104e228ce78a6495ed300">reserved_5_63</a>                : 59;
<a name="l03507"></a>03507 <span class="preprocessor">#endif</span>
<a name="l03508"></a>03508 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#a311610299ab801778e7562d313809d85">cn68xxp1</a>;
<a name="l03509"></a><a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#ae320aee13f1516a60fb286f26a63231d">03509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html">cvmx_ilk_rx_lnex_cfg_s</a>         <a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#ae320aee13f1516a60fb286f26a63231d">cn78xx</a>;
<a name="l03510"></a><a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#a2bb2bad9a8ec7347014230f46754234c">03510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__cfg_1_1cvmx__ilk__rx__lnex__cfg__s.html">cvmx_ilk_rx_lnex_cfg_s</a>         <a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html#a2bb2bad9a8ec7347014230f46754234c">cn78xxp1</a>;
<a name="l03511"></a>03511 };
<a name="l03512"></a><a class="code" href="cvmx-ilk-defs_8h.html#a625e1f2fe211cba5640999c7be382373">03512</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html" title="cvmx_ilk_rx_lne::_cfg">cvmx_ilk_rx_lnex_cfg</a> <a class="code" href="unioncvmx__ilk__rx__lnex__cfg.html" title="cvmx_ilk_rx_lne::_cfg">cvmx_ilk_rx_lnex_cfg_t</a>;
<a name="l03513"></a>03513 <span class="comment"></span>
<a name="l03514"></a>03514 <span class="comment">/**</span>
<a name="l03515"></a>03515 <span class="comment"> * cvmx_ilk_rx_lne#_int</span>
<a name="l03516"></a>03516 <span class="comment"> */</span>
<a name="l03517"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int.html">03517</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__int.html" title="cvmx_ilk_rx_lne::_int">cvmx_ilk_rx_lnex_int</a> {
<a name="l03518"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int.html#ad77887a7275eaf29fa1c1ad7c42f2546">03518</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__int.html#ad77887a7275eaf29fa1c1ad7c42f2546">u64</a>;
<a name="l03519"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html">03519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html">cvmx_ilk_rx_lnex_int_s</a> {
<a name="l03520"></a>03520 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03521"></a>03521 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a9a664eb06cf758312241be41e718f1fe">reserved_10_63</a>               : 54;
<a name="l03522"></a>03522     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a48715dca17306136c3fe4d94ea8858f9">disp_err</a>                     : 1;  <span class="comment">/**&lt; RX disparity error encountered. Throws ILK_INTSN_E::ILK_RXLNE()_DISP_ERR. */</span>
<a name="l03523"></a>03523     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a86b650c81a2131e0d4391b1f1859e795">bad_64b67b</a>                   : 1;  <span class="comment">/**&lt; Bad 64/67 bit code word encountered. Once the bad word reaches the burst control unit (as</span>
<a name="l03524"></a>03524 <span class="comment">                                                         denoted by ILK_RX()_INT[LANE_BAD_WORD]) it is discarded and all open packets receive</span>
<a name="l03525"></a>03525 <span class="comment">                                                         an error. Throws ILK_INTSN_E::ILK_RXLNE()_BAD_64B67B. */</span>
<a name="l03526"></a>03526     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ac5adb822a5fb528a42c2c3ca59403032">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Rx lane statistic counter overflow. Throws ILK_INTSN_E::ILK_RXLNE()_STAT_CNT_OVFL. */</span>
<a name="l03527"></a>03527     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ae72c289638721431e6b18d4696a8c7de">stat_msg</a>                     : 1;  <span class="comment">/**&lt; Status bits for the link or a lane transitioned from a 1 (healthy) to a 0 (problem).</span>
<a name="l03528"></a>03528 <span class="comment">                                                         Throws ILK_INTSN_E::ILK_RXLNE()_STAT_MSG. */</span>
<a name="l03529"></a>03529     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a9e40ce5c95da4df413202056cdc5a1ea">dskew_fifo_ovfl</a>              : 1;  <span class="comment">/**&lt; RX deskew FIFO overflow occurred. Throws ILK_INTSN_E::ILK_RXLNE()_DSKEW_FIFO_OVFL. */</span>
<a name="l03530"></a>03530     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a82babd0e2150f72efc34b170be249e28">scrm_sync_loss</a>               : 1;  <span class="comment">/**&lt; Four consecutive bad sync words or three consecutive scramble state mismatches. Throws</span>
<a name="l03531"></a>03531 <span class="comment">                                                         ILK_INTSN_E::ILK_RXLNE()_SCRM_SYNC_LOSS. */</span>
<a name="l03532"></a>03532     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ac387ef1fb87db5f271433c63ee7f9aab">ukwn_cntl_word</a>               : 1;  <span class="comment">/**&lt; Unknown framing control word. Block type does not match any of (SYNC,SCRAM,SKIP,DIAG).</span>
<a name="l03533"></a>03533 <span class="comment">                                                         Throws ILK_INTSN_E::ILK_RXLNE()_UKWN_CNTL_WORD. */</span>
<a name="l03534"></a>03534     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ad1b8e5015b4646876966234c2b681e6b">crc32_err</a>                    : 1;  <span class="comment">/**&lt; Diagnostic CRC32 errors. Throws ILK_INTSN_E::ILK_RXLNE()_CRC32_ERR. */</span>
<a name="l03535"></a>03535     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a421d32c79244029edf118d6dbcefb29b">bdry_sync_loss</a>               : 1;  <span class="comment">/**&lt; RX logic loses word boundary sync (16 tries). Hardware will automatically attempt to</span>
<a name="l03536"></a>03536 <span class="comment">                                                         regain word boundary sync. Throws ILK_INTSN_E::ILK_RXLNE()_BDRY_SYNC_LOSS. */</span>
<a name="l03537"></a>03537     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a4cfa34dc4cec6f88f9b12e9a68027c49">serdes_lock_loss</a>             : 1;  <span class="comment">/**&lt; RX SerDes loses lock. Throws ILK_INTSN_E::ILK_RXLNE()_SERDES_LOCK_LOSS. */</span>
<a name="l03538"></a>03538 <span class="preprocessor">#else</span>
<a name="l03539"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a4cfa34dc4cec6f88f9b12e9a68027c49">03539</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a4cfa34dc4cec6f88f9b12e9a68027c49">serdes_lock_loss</a>             : 1;
<a name="l03540"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a421d32c79244029edf118d6dbcefb29b">03540</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a421d32c79244029edf118d6dbcefb29b">bdry_sync_loss</a>               : 1;
<a name="l03541"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ad1b8e5015b4646876966234c2b681e6b">03541</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ad1b8e5015b4646876966234c2b681e6b">crc32_err</a>                    : 1;
<a name="l03542"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ac387ef1fb87db5f271433c63ee7f9aab">03542</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ac387ef1fb87db5f271433c63ee7f9aab">ukwn_cntl_word</a>               : 1;
<a name="l03543"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a82babd0e2150f72efc34b170be249e28">03543</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a82babd0e2150f72efc34b170be249e28">scrm_sync_loss</a>               : 1;
<a name="l03544"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a9e40ce5c95da4df413202056cdc5a1ea">03544</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a9e40ce5c95da4df413202056cdc5a1ea">dskew_fifo_ovfl</a>              : 1;
<a name="l03545"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ae72c289638721431e6b18d4696a8c7de">03545</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ae72c289638721431e6b18d4696a8c7de">stat_msg</a>                     : 1;
<a name="l03546"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ac5adb822a5fb528a42c2c3ca59403032">03546</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#ac5adb822a5fb528a42c2c3ca59403032">stat_cnt_ovfl</a>                : 1;
<a name="l03547"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a86b650c81a2131e0d4391b1f1859e795">03547</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a86b650c81a2131e0d4391b1f1859e795">bad_64b67b</a>                   : 1;
<a name="l03548"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a48715dca17306136c3fe4d94ea8858f9">03548</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a48715dca17306136c3fe4d94ea8858f9">disp_err</a>                     : 1;
<a name="l03549"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a9a664eb06cf758312241be41e718f1fe">03549</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html#a9a664eb06cf758312241be41e718f1fe">reserved_10_63</a>               : 54;
<a name="l03550"></a>03550 <span class="preprocessor">#endif</span>
<a name="l03551"></a>03551 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__int.html#a1e4b426980a164ff6a4cbe22ab96a5e4">s</a>;
<a name="l03552"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html">03552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html">cvmx_ilk_rx_lnex_int_cn68xx</a> {
<a name="l03553"></a>03553 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03554"></a>03554 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#af0615977d3cb32c2c53e738131ef321a">reserved_9_63</a>                : 55;
<a name="l03555"></a>03555     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#ad63710070f81b7997d628d558bbbc431">bad_64b67b</a>                   : 1;  <span class="comment">/**&lt; Bad 64B/67B codeword encountered.  Once the bad word reaches</span>
<a name="l03556"></a>03556 <span class="comment">                                                         the burst control unit (as deonted by</span>
<a name="l03557"></a>03557 <span class="comment">                                                         ILK_RXx_INT[LANE_BAD_WORD]) it will be tossed and all open</span>
<a name="l03558"></a>03558 <span class="comment">                                                         packets will receive an error. */</span>
<a name="l03559"></a>03559     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a73ac84e4145559ce747d4c7c6fc79bb6">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Rx lane statistic counter overflow */</span>
<a name="l03560"></a>03560     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a3d79eb4fa74a3b656107aa65d53b80e4">stat_msg</a>                     : 1;  <span class="comment">/**&lt; Status bits for the link or a lane transitioned from a &apos;1&apos;</span>
<a name="l03561"></a>03561 <span class="comment">                                                         (healthy) to a &apos;0&apos; (problem) */</span>
<a name="l03562"></a>03562     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#ae61e7d2d8c8c83271eb6b47e95c884fc">dskew_fifo_ovfl</a>              : 1;  <span class="comment">/**&lt; Rx deskew fifo overflow occurred. */</span>
<a name="l03563"></a>03563     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#abf3d4e5cf014b9e39f1881bdc01956f7">scrm_sync_loss</a>               : 1;  <span class="comment">/**&lt; 4 consecutive bad sync words or 3 consecutive scramble state</span>
<a name="l03564"></a>03564 <span class="comment">                                                         mismatches */</span>
<a name="l03565"></a>03565     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a21cfb0b117196e7cebed2d5bc8a66b3d">ukwn_cntl_word</a>               : 1;  <span class="comment">/**&lt; Unknown framing control word. Block type does not match any of</span>
<a name="l03566"></a>03566 <span class="comment">                                                         (SYNC,SCRAM,SKIP,DIAG) */</span>
<a name="l03567"></a>03567     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a853e37ca0d81be22db3b09a3b7188e84">crc32_err</a>                    : 1;  <span class="comment">/**&lt; Diagnostic CRC32 errors */</span>
<a name="l03568"></a>03568     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#abb2ccc8f9f00f21dea5cb99f5b9213fe">bdry_sync_loss</a>               : 1;  <span class="comment">/**&lt; Rx logic loses word boundary sync (16 tries).  Hardware will</span>
<a name="l03569"></a>03569 <span class="comment">                                                         automatically attempt to regain word boundary sync */</span>
<a name="l03570"></a>03570     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a1a89dab1304401f14879db10deca53cf">serdes_lock_loss</a>             : 1;  <span class="comment">/**&lt; Rx SERDES loses lock */</span>
<a name="l03571"></a>03571 <span class="preprocessor">#else</span>
<a name="l03572"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a1a89dab1304401f14879db10deca53cf">03572</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a1a89dab1304401f14879db10deca53cf">serdes_lock_loss</a>             : 1;
<a name="l03573"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#abb2ccc8f9f00f21dea5cb99f5b9213fe">03573</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#abb2ccc8f9f00f21dea5cb99f5b9213fe">bdry_sync_loss</a>               : 1;
<a name="l03574"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a853e37ca0d81be22db3b09a3b7188e84">03574</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a853e37ca0d81be22db3b09a3b7188e84">crc32_err</a>                    : 1;
<a name="l03575"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a21cfb0b117196e7cebed2d5bc8a66b3d">03575</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a21cfb0b117196e7cebed2d5bc8a66b3d">ukwn_cntl_word</a>               : 1;
<a name="l03576"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#abf3d4e5cf014b9e39f1881bdc01956f7">03576</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#abf3d4e5cf014b9e39f1881bdc01956f7">scrm_sync_loss</a>               : 1;
<a name="l03577"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#ae61e7d2d8c8c83271eb6b47e95c884fc">03577</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#ae61e7d2d8c8c83271eb6b47e95c884fc">dskew_fifo_ovfl</a>              : 1;
<a name="l03578"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a3d79eb4fa74a3b656107aa65d53b80e4">03578</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a3d79eb4fa74a3b656107aa65d53b80e4">stat_msg</a>                     : 1;
<a name="l03579"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a73ac84e4145559ce747d4c7c6fc79bb6">03579</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#a73ac84e4145559ce747d4c7c6fc79bb6">stat_cnt_ovfl</a>                : 1;
<a name="l03580"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#ad63710070f81b7997d628d558bbbc431">03580</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#ad63710070f81b7997d628d558bbbc431">bad_64b67b</a>                   : 1;
<a name="l03581"></a><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#af0615977d3cb32c2c53e738131ef321a">03581</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html#af0615977d3cb32c2c53e738131ef321a">reserved_9_63</a>                : 55;
<a name="l03582"></a>03582 <span class="preprocessor">#endif</span>
<a name="l03583"></a>03583 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__int.html#ac5a28f8c3f5922453610c7909ea1eaad">cn68xx</a>;
<a name="l03584"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int.html#a0343ebcd05acea296f2b0599f0df3250">03584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__cn68xx.html">cvmx_ilk_rx_lnex_int_cn68xx</a>    <a class="code" href="unioncvmx__ilk__rx__lnex__int.html#a0343ebcd05acea296f2b0599f0df3250">cn68xxp1</a>;
<a name="l03585"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int.html#a48f577abaf71e7f17cbfb3137dc7c600">03585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html">cvmx_ilk_rx_lnex_int_s</a>         <a class="code" href="unioncvmx__ilk__rx__lnex__int.html#a48f577abaf71e7f17cbfb3137dc7c600">cn78xx</a>;
<a name="l03586"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int.html#a27e143030e8f109594aab04f0d1a5d68">03586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int_1_1cvmx__ilk__rx__lnex__int__s.html">cvmx_ilk_rx_lnex_int_s</a>         <a class="code" href="unioncvmx__ilk__rx__lnex__int.html#a27e143030e8f109594aab04f0d1a5d68">cn78xxp1</a>;
<a name="l03587"></a>03587 };
<a name="l03588"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8d144977977a337ab7d2e7d5f4db5ddc">03588</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__int.html" title="cvmx_ilk_rx_lne::_int">cvmx_ilk_rx_lnex_int</a> <a class="code" href="unioncvmx__ilk__rx__lnex__int.html" title="cvmx_ilk_rx_lne::_int">cvmx_ilk_rx_lnex_int_t</a>;
<a name="l03589"></a>03589 <span class="comment"></span>
<a name="l03590"></a>03590 <span class="comment">/**</span>
<a name="l03591"></a>03591 <span class="comment"> * cvmx_ilk_rx_lne#_int_en</span>
<a name="l03592"></a>03592 <span class="comment"> */</span>
<a name="l03593"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html">03593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html" title="cvmx_ilk_rx_lne::_int_en">cvmx_ilk_rx_lnex_int_en</a> {
<a name="l03594"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html#a7e2af1c9f1bcd8e62e1de70c74c1018a">03594</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html#a7e2af1c9f1bcd8e62e1de70c74c1018a">u64</a>;
<a name="l03595"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html">03595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html">cvmx_ilk_rx_lnex_int_en_s</a> {
<a name="l03596"></a>03596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03597"></a>03597 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ab622f7fa098a6dfa08f255c8262ddfcb">reserved_9_63</a>                : 55;
<a name="l03598"></a>03598     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a653146d9a1bc1b3894d6b11f26268f36">bad_64b67b</a>                   : 1;  <span class="comment">/**&lt; Bad 64B/67B codeword encountered.  Once the bad word reaches</span>
<a name="l03599"></a>03599 <span class="comment">                                                         the burst control unit (as deonted by</span>
<a name="l03600"></a>03600 <span class="comment">                                                         ILK_RXx_INT[LANE_BAD_WORD]) it will be tossed and all open</span>
<a name="l03601"></a>03601 <span class="comment">                                                         packets will receive an error. */</span>
<a name="l03602"></a>03602     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a5b935ee22353264f96e69e8d83e6e89b">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Rx lane statistic counter overflow */</span>
<a name="l03603"></a>03603     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ac38dd649393bf1b999d848c86959c99b">stat_msg</a>                     : 1;  <span class="comment">/**&lt; Status bits for the link or a lane transitioned from a &apos;1&apos;</span>
<a name="l03604"></a>03604 <span class="comment">                                                         (healthy) to a &apos;0&apos; (problem) */</span>
<a name="l03605"></a>03605     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a0ba05b35207145744a851c496754f491">dskew_fifo_ovfl</a>              : 1;  <span class="comment">/**&lt; Rx deskew fifo overflow occurred. */</span>
<a name="l03606"></a>03606     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a4326c09af734dff2fce789ffbc9c9b97">scrm_sync_loss</a>               : 1;  <span class="comment">/**&lt; 4 consecutive bad sync words or 3 consecutive scramble state</span>
<a name="l03607"></a>03607 <span class="comment">                                                         mismatches */</span>
<a name="l03608"></a>03608     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a417aaf9449ed6c5b3c74566a49210940">ukwn_cntl_word</a>               : 1;  <span class="comment">/**&lt; Unknown framing control word. Block type does not match any of</span>
<a name="l03609"></a>03609 <span class="comment">                                                         (SYNC,SCRAM,SKIP,DIAG) */</span>
<a name="l03610"></a>03610     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a39de3a1f308be9ae9f75f55f07882477">crc32_err</a>                    : 1;  <span class="comment">/**&lt; Diagnostic CRC32 error */</span>
<a name="l03611"></a>03611     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ade69446acb0abc90b398fbe0fb9e6fe5">bdry_sync_loss</a>               : 1;  <span class="comment">/**&lt; Rx logic loses word boundary sync (16 tries).  Hardware will</span>
<a name="l03612"></a>03612 <span class="comment">                                                         automatically attempt to regain word boundary sync */</span>
<a name="l03613"></a>03613     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#aba44c16fc945e2bdf62f8575e4e4d565">serdes_lock_loss</a>             : 1;  <span class="comment">/**&lt; Rx SERDES loses lock */</span>
<a name="l03614"></a>03614 <span class="preprocessor">#else</span>
<a name="l03615"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#aba44c16fc945e2bdf62f8575e4e4d565">03615</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#aba44c16fc945e2bdf62f8575e4e4d565">serdes_lock_loss</a>             : 1;
<a name="l03616"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ade69446acb0abc90b398fbe0fb9e6fe5">03616</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ade69446acb0abc90b398fbe0fb9e6fe5">bdry_sync_loss</a>               : 1;
<a name="l03617"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a39de3a1f308be9ae9f75f55f07882477">03617</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a39de3a1f308be9ae9f75f55f07882477">crc32_err</a>                    : 1;
<a name="l03618"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a417aaf9449ed6c5b3c74566a49210940">03618</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a417aaf9449ed6c5b3c74566a49210940">ukwn_cntl_word</a>               : 1;
<a name="l03619"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a4326c09af734dff2fce789ffbc9c9b97">03619</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a4326c09af734dff2fce789ffbc9c9b97">scrm_sync_loss</a>               : 1;
<a name="l03620"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a0ba05b35207145744a851c496754f491">03620</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a0ba05b35207145744a851c496754f491">dskew_fifo_ovfl</a>              : 1;
<a name="l03621"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ac38dd649393bf1b999d848c86959c99b">03621</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ac38dd649393bf1b999d848c86959c99b">stat_msg</a>                     : 1;
<a name="l03622"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a5b935ee22353264f96e69e8d83e6e89b">03622</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a5b935ee22353264f96e69e8d83e6e89b">stat_cnt_ovfl</a>                : 1;
<a name="l03623"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a653146d9a1bc1b3894d6b11f26268f36">03623</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#a653146d9a1bc1b3894d6b11f26268f36">bad_64b67b</a>                   : 1;
<a name="l03624"></a><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ab622f7fa098a6dfa08f255c8262ddfcb">03624</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html#ab622f7fa098a6dfa08f255c8262ddfcb">reserved_9_63</a>                : 55;
<a name="l03625"></a>03625 <span class="preprocessor">#endif</span>
<a name="l03626"></a>03626 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html#a5d9ef11f0120acfaa22e37295ea61bd7">s</a>;
<a name="l03627"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html#aa8b593c14d27a32aeca6fd9a10528e76">03627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html">cvmx_ilk_rx_lnex_int_en_s</a>      <a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html#aa8b593c14d27a32aeca6fd9a10528e76">cn68xx</a>;
<a name="l03628"></a><a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html#adb1a80b555fc3aa587e552cc23cccccc">03628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__int__en_1_1cvmx__ilk__rx__lnex__int__en__s.html">cvmx_ilk_rx_lnex_int_en_s</a>      <a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html#adb1a80b555fc3aa587e552cc23cccccc">cn68xxp1</a>;
<a name="l03629"></a>03629 };
<a name="l03630"></a><a class="code" href="cvmx-ilk-defs_8h.html#aa13f9871f4aa8a7479311895347e87de">03630</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html" title="cvmx_ilk_rx_lne::_int_en">cvmx_ilk_rx_lnex_int_en</a> <a class="code" href="unioncvmx__ilk__rx__lnex__int__en.html" title="cvmx_ilk_rx_lne::_int_en">cvmx_ilk_rx_lnex_int_en_t</a>;
<a name="l03631"></a>03631 <span class="comment"></span>
<a name="l03632"></a>03632 <span class="comment">/**</span>
<a name="l03633"></a>03633 <span class="comment"> * cvmx_ilk_rx_lne#_stat0</span>
<a name="l03634"></a>03634 <span class="comment"> */</span>
<a name="l03635"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html">03635</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html" title="cvmx_ilk_rx_lne::_stat0">cvmx_ilk_rx_lnex_stat0</a> {
<a name="l03636"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#abcd70bd266c3232e3e3488481c5232a7">03636</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#abcd70bd266c3232e3e3488481c5232a7">u64</a>;
<a name="l03637"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html">03637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html">cvmx_ilk_rx_lnex_stat0_s</a> {
<a name="l03638"></a>03638 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03639"></a>03639 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html#a2c2bb031f4463ee638baf92dada102f8">reserved_18_63</a>               : 46;
<a name="l03640"></a>03640     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html#ae32dab65603f7c17c7b7c59459d056c0">ser_lock_loss_cnt</a>            : 18; <span class="comment">/**&lt; Indicates the number of times the lane lost clock-data-recovery. On overflow, saturates</span>
<a name="l03641"></a>03641 <span class="comment">                                                         and sets ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03642"></a>03642 <span class="preprocessor">#else</span>
<a name="l03643"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html#ae32dab65603f7c17c7b7c59459d056c0">03643</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html#ae32dab65603f7c17c7b7c59459d056c0">ser_lock_loss_cnt</a>            : 18;
<a name="l03644"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html#a2c2bb031f4463ee638baf92dada102f8">03644</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html#a2c2bb031f4463ee638baf92dada102f8">reserved_18_63</a>               : 46;
<a name="l03645"></a>03645 <span class="preprocessor">#endif</span>
<a name="l03646"></a>03646 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#a186dbd923ea24ebb9cc60b09b6d89b36">s</a>;
<a name="l03647"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#afd967793a7b1e29e66aeaae32cdeb704">03647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html">cvmx_ilk_rx_lnex_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#afd967793a7b1e29e66aeaae32cdeb704">cn68xx</a>;
<a name="l03648"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#a2892d684486a730334167a4ae241fbf5">03648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html">cvmx_ilk_rx_lnex_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#a2892d684486a730334167a4ae241fbf5">cn68xxp1</a>;
<a name="l03649"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#a4c2abeaba626c6d5486df4a14e7cc519">03649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html">cvmx_ilk_rx_lnex_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#a4c2abeaba626c6d5486df4a14e7cc519">cn78xx</a>;
<a name="l03650"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#a8fc789a01e36f7a220fbe562d293a66d">03650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat0_1_1cvmx__ilk__rx__lnex__stat0__s.html">cvmx_ilk_rx_lnex_stat0_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html#a8fc789a01e36f7a220fbe562d293a66d">cn78xxp1</a>;
<a name="l03651"></a>03651 };
<a name="l03652"></a><a class="code" href="cvmx-ilk-defs_8h.html#a0999cc0ea34053d154f4e85c054bcfb6">03652</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html" title="cvmx_ilk_rx_lne::_stat0">cvmx_ilk_rx_lnex_stat0</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat0.html" title="cvmx_ilk_rx_lne::_stat0">cvmx_ilk_rx_lnex_stat0_t</a>;
<a name="l03653"></a>03653 <span class="comment"></span>
<a name="l03654"></a>03654 <span class="comment">/**</span>
<a name="l03655"></a>03655 <span class="comment"> * cvmx_ilk_rx_lne#_stat1</span>
<a name="l03656"></a>03656 <span class="comment"> */</span>
<a name="l03657"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html">03657</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html" title="cvmx_ilk_rx_lne::_stat1">cvmx_ilk_rx_lnex_stat1</a> {
<a name="l03658"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a43d50542a1b6e4804142e8e20539021e">03658</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a43d50542a1b6e4804142e8e20539021e">u64</a>;
<a name="l03659"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html">03659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html">cvmx_ilk_rx_lnex_stat1_s</a> {
<a name="l03660"></a>03660 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03661"></a>03661 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html#a6597ccb13f2b1c351394ff5cfad4e93f">reserved_18_63</a>               : 46;
<a name="l03662"></a>03662     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html#a55e14ddd6c1a8a78437b7ad5cab637e9">bdry_sync_loss_cnt</a>           : 18; <span class="comment">/**&lt; Indicates the number of times a lane lost word-boundary synchronization. On overflow,</span>
<a name="l03663"></a>03663 <span class="comment">                                                         saturates and sets ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03664"></a>03664 <span class="preprocessor">#else</span>
<a name="l03665"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html#a55e14ddd6c1a8a78437b7ad5cab637e9">03665</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html#a55e14ddd6c1a8a78437b7ad5cab637e9">bdry_sync_loss_cnt</a>           : 18;
<a name="l03666"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html#a6597ccb13f2b1c351394ff5cfad4e93f">03666</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html#a6597ccb13f2b1c351394ff5cfad4e93f">reserved_18_63</a>               : 46;
<a name="l03667"></a>03667 <span class="preprocessor">#endif</span>
<a name="l03668"></a>03668 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#af66740cd249affd10a850d33c410b154">s</a>;
<a name="l03669"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a89260b64975a39e2b13af980c94b2d11">03669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html">cvmx_ilk_rx_lnex_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a89260b64975a39e2b13af980c94b2d11">cn68xx</a>;
<a name="l03670"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a917c5f711ab1904f7a32855d2737e46e">03670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html">cvmx_ilk_rx_lnex_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a917c5f711ab1904f7a32855d2737e46e">cn68xxp1</a>;
<a name="l03671"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a5895d7be9176a572e63ded21f438667d">03671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html">cvmx_ilk_rx_lnex_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#a5895d7be9176a572e63ded21f438667d">cn78xx</a>;
<a name="l03672"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#ae31b8b4752dd31eed6f22183efb51d4f">03672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat1_1_1cvmx__ilk__rx__lnex__stat1__s.html">cvmx_ilk_rx_lnex_stat1_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html#ae31b8b4752dd31eed6f22183efb51d4f">cn78xxp1</a>;
<a name="l03673"></a>03673 };
<a name="l03674"></a><a class="code" href="cvmx-ilk-defs_8h.html#ac6b3b0948e753e0bad453e0b50c927ef">03674</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html" title="cvmx_ilk_rx_lne::_stat1">cvmx_ilk_rx_lnex_stat1</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat1.html" title="cvmx_ilk_rx_lne::_stat1">cvmx_ilk_rx_lnex_stat1_t</a>;
<a name="l03675"></a>03675 <span class="comment"></span>
<a name="l03676"></a>03676 <span class="comment">/**</span>
<a name="l03677"></a>03677 <span class="comment"> * cvmx_ilk_rx_lne#_stat10</span>
<a name="l03678"></a>03678 <span class="comment"> */</span>
<a name="l03679"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html">03679</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html" title="cvmx_ilk_rx_lne::_stat10">cvmx_ilk_rx_lnex_stat10</a> {
<a name="l03680"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html#a999d02f5042600a5d8de64f2bfd55d31">03680</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html#a999d02f5042600a5d8de64f2bfd55d31">u64</a>;
<a name="l03681"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html">03681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html">cvmx_ilk_rx_lnex_stat10_s</a> {
<a name="l03682"></a>03682 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03683"></a>03683 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a9cfb32e38c472706897342e0e657ae67">reserved_43_63</a>               : 21;
<a name="l03684"></a>03684     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a9ad84f710f9f497d3a646d355626a6c9">prbs_bad</a>                     : 11; <span class="comment">/**&lt; Indicates the number of training frames with bad PRBS. On overflow, saturates and sets</span>
<a name="l03685"></a>03685 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a409caea94df928ef444e1bb71f911e6a">reserved_11_31</a>               : 21;
<a name="l03687"></a>03687     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a2c0259385f459b0493ce32481297a7d5">prbs_good</a>                    : 11; <span class="comment">/**&lt; Indicates the number of training frames with correct PRBS. On overflow, saturates and sets</span>
<a name="l03688"></a>03688 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03689"></a>03689 <span class="preprocessor">#else</span>
<a name="l03690"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a2c0259385f459b0493ce32481297a7d5">03690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a2c0259385f459b0493ce32481297a7d5">prbs_good</a>                    : 11;
<a name="l03691"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a409caea94df928ef444e1bb71f911e6a">03691</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a409caea94df928ef444e1bb71f911e6a">reserved_11_31</a>               : 21;
<a name="l03692"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a9ad84f710f9f497d3a646d355626a6c9">03692</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a9ad84f710f9f497d3a646d355626a6c9">prbs_bad</a>                     : 11;
<a name="l03693"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a9cfb32e38c472706897342e0e657ae67">03693</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html#a9cfb32e38c472706897342e0e657ae67">reserved_43_63</a>               : 21;
<a name="l03694"></a>03694 <span class="preprocessor">#endif</span>
<a name="l03695"></a>03695 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html#ac54b959150490f0c3ffccc60e1116a9b">s</a>;
<a name="l03696"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html#a1b240e57f5bfa1835f39b6fd44cd49f5">03696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html">cvmx_ilk_rx_lnex_stat10_s</a>      <a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html#a1b240e57f5bfa1835f39b6fd44cd49f5">cn78xx</a>;
<a name="l03697"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html#a9a2e071762a066a58282f87491f99a4b">03697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat10_1_1cvmx__ilk__rx__lnex__stat10__s.html">cvmx_ilk_rx_lnex_stat10_s</a>      <a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html#a9a2e071762a066a58282f87491f99a4b">cn78xxp1</a>;
<a name="l03698"></a>03698 };
<a name="l03699"></a><a class="code" href="cvmx-ilk-defs_8h.html#a1917b200153edbf94d5b5710cdeabfe0">03699</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html" title="cvmx_ilk_rx_lne::_stat10">cvmx_ilk_rx_lnex_stat10</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat10.html" title="cvmx_ilk_rx_lne::_stat10">cvmx_ilk_rx_lnex_stat10_t</a>;
<a name="l03700"></a>03700 <span class="comment"></span>
<a name="l03701"></a>03701 <span class="comment">/**</span>
<a name="l03702"></a>03702 <span class="comment"> * cvmx_ilk_rx_lne#_stat2</span>
<a name="l03703"></a>03703 <span class="comment"> */</span>
<a name="l03704"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html">03704</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html" title="cvmx_ilk_rx_lne::_stat2">cvmx_ilk_rx_lnex_stat2</a> {
<a name="l03705"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#acca45303b47e117959052be723061d7b">03705</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#acca45303b47e117959052be723061d7b">u64</a>;
<a name="l03706"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html">03706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html">cvmx_ilk_rx_lnex_stat2_s</a> {
<a name="l03707"></a>03707 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03708"></a>03708 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a201f061331324a2d069c2a822246b52a">reserved_50_63</a>               : 14;
<a name="l03709"></a>03709     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a04a9e02ed5aa68b63bada42394085e8b">syncw_good_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of good synchronization words. On overflow, saturates and sets</span>
<a name="l03710"></a>03710 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03711"></a>03711     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a66929d1d34d5441894f8f706f8b1e212">reserved_18_31</a>               : 14;
<a name="l03712"></a>03712     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#ae63e9ff59348054317a4bfa792108d46">syncw_bad_cnt</a>                : 18; <span class="comment">/**&lt; Indicates the number of bad synchronization words. On overflow, saturates and sets</span>
<a name="l03713"></a>03713 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03714"></a>03714 <span class="preprocessor">#else</span>
<a name="l03715"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#ae63e9ff59348054317a4bfa792108d46">03715</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#ae63e9ff59348054317a4bfa792108d46">syncw_bad_cnt</a>                : 18;
<a name="l03716"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a66929d1d34d5441894f8f706f8b1e212">03716</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a66929d1d34d5441894f8f706f8b1e212">reserved_18_31</a>               : 14;
<a name="l03717"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a04a9e02ed5aa68b63bada42394085e8b">03717</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a04a9e02ed5aa68b63bada42394085e8b">syncw_good_cnt</a>               : 18;
<a name="l03718"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a201f061331324a2d069c2a822246b52a">03718</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html#a201f061331324a2d069c2a822246b52a">reserved_50_63</a>               : 14;
<a name="l03719"></a>03719 <span class="preprocessor">#endif</span>
<a name="l03720"></a>03720 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#a77d35c5fde0020c5b406e4e2c8516dad">s</a>;
<a name="l03721"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#aeca7c0b9acea9b6d6bcaf9295d38f52a">03721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html">cvmx_ilk_rx_lnex_stat2_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#aeca7c0b9acea9b6d6bcaf9295d38f52a">cn68xx</a>;
<a name="l03722"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#aebfa15ef19eb6fb3844db1143cfadc46">03722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html">cvmx_ilk_rx_lnex_stat2_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#aebfa15ef19eb6fb3844db1143cfadc46">cn68xxp1</a>;
<a name="l03723"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#a1fbdbe3882df677232304abb21f02442">03723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html">cvmx_ilk_rx_lnex_stat2_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#a1fbdbe3882df677232304abb21f02442">cn78xx</a>;
<a name="l03724"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#a9d88db7782d8b2b28a63a3ee63545eae">03724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat2_1_1cvmx__ilk__rx__lnex__stat2__s.html">cvmx_ilk_rx_lnex_stat2_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html#a9d88db7782d8b2b28a63a3ee63545eae">cn78xxp1</a>;
<a name="l03725"></a>03725 };
<a name="l03726"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8ebd8e4ae111039f207e0d89cbf67274">03726</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html" title="cvmx_ilk_rx_lne::_stat2">cvmx_ilk_rx_lnex_stat2</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat2.html" title="cvmx_ilk_rx_lne::_stat2">cvmx_ilk_rx_lnex_stat2_t</a>;
<a name="l03727"></a>03727 <span class="comment"></span>
<a name="l03728"></a>03728 <span class="comment">/**</span>
<a name="l03729"></a>03729 <span class="comment"> * cvmx_ilk_rx_lne#_stat3</span>
<a name="l03730"></a>03730 <span class="comment"> */</span>
<a name="l03731"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html">03731</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html" title="cvmx_ilk_rx_lne::_stat3">cvmx_ilk_rx_lnex_stat3</a> {
<a name="l03732"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#aebe37249b469ff9b43b6ad390273b0b1">03732</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#aebe37249b469ff9b43b6ad390273b0b1">u64</a>;
<a name="l03733"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html">03733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html">cvmx_ilk_rx_lnex_stat3_s</a> {
<a name="l03734"></a>03734 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03735"></a>03735 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html#a9d8c26386f8d73d41f5031bca65507ac">reserved_18_63</a>               : 46;
<a name="l03736"></a>03736     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html#abad7124380e3f4dacafe5272b4d6af7c">bad_64b67b_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of bad 64/67 bit words, meaning bit &lt;65&gt; or bit &lt;64&gt; has been</span>
<a name="l03737"></a>03737 <span class="comment">                                                         corrupted. On overflow, saturates and sets ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03738"></a>03738 <span class="preprocessor">#else</span>
<a name="l03739"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html#abad7124380e3f4dacafe5272b4d6af7c">03739</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html#abad7124380e3f4dacafe5272b4d6af7c">bad_64b67b_cnt</a>               : 18;
<a name="l03740"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html#a9d8c26386f8d73d41f5031bca65507ac">03740</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html#a9d8c26386f8d73d41f5031bca65507ac">reserved_18_63</a>               : 46;
<a name="l03741"></a>03741 <span class="preprocessor">#endif</span>
<a name="l03742"></a>03742 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#af9d5649ddc356e053590971b220baeab">s</a>;
<a name="l03743"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#addc06d81b59ebf9283c004f8e41dd842">03743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html">cvmx_ilk_rx_lnex_stat3_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#addc06d81b59ebf9283c004f8e41dd842">cn68xx</a>;
<a name="l03744"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#adf334e004d06199d8ad4aa1902b12bf4">03744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html">cvmx_ilk_rx_lnex_stat3_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#adf334e004d06199d8ad4aa1902b12bf4">cn68xxp1</a>;
<a name="l03745"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#ad78d0b20f9016b45e5ace561772569ed">03745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html">cvmx_ilk_rx_lnex_stat3_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#ad78d0b20f9016b45e5ace561772569ed">cn78xx</a>;
<a name="l03746"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#a1944cd5654e18cdd61a1ee979decb179">03746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat3_1_1cvmx__ilk__rx__lnex__stat3__s.html">cvmx_ilk_rx_lnex_stat3_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html#a1944cd5654e18cdd61a1ee979decb179">cn78xxp1</a>;
<a name="l03747"></a>03747 };
<a name="l03748"></a><a class="code" href="cvmx-ilk-defs_8h.html#aac631c892ec1dba38dad9d1defdae4a1">03748</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html" title="cvmx_ilk_rx_lne::_stat3">cvmx_ilk_rx_lnex_stat3</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat3.html" title="cvmx_ilk_rx_lne::_stat3">cvmx_ilk_rx_lnex_stat3_t</a>;
<a name="l03749"></a>03749 <span class="comment"></span>
<a name="l03750"></a>03750 <span class="comment">/**</span>
<a name="l03751"></a>03751 <span class="comment"> * cvmx_ilk_rx_lne#_stat4</span>
<a name="l03752"></a>03752 <span class="comment"> */</span>
<a name="l03753"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html">03753</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html" title="cvmx_ilk_rx_lne::_stat4">cvmx_ilk_rx_lnex_stat4</a> {
<a name="l03754"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a3cd4249a00c6f0a0ae1096da07ef8ec8">03754</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a3cd4249a00c6f0a0ae1096da07ef8ec8">u64</a>;
<a name="l03755"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html">03755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html">cvmx_ilk_rx_lnex_stat4_s</a> {
<a name="l03756"></a>03756 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03757"></a>03757 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#aa7452e304d7b645e73d0bf0c6514e89a">reserved_59_63</a>               : 5;
<a name="l03758"></a>03758     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#ad942fc9ce4e6d8ec2b76da425271a9fd">cntl_word_cnt</a>                : 27; <span class="comment">/**&lt; Indicates the number of control words received. SOn overflow, saturates and sets</span>
<a name="l03759"></a>03759 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03760"></a>03760     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#a08ec5023c7a3681bf2b60a2303cb8307">reserved_27_31</a>               : 5;
<a name="l03761"></a>03761     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#aa26b52a7ac7e8e8e9cd1627be56335a3">data_word_cnt</a>                : 27; <span class="comment">/**&lt; Indicates the number of data words received. On overflow, saturates and sets</span>
<a name="l03762"></a>03762 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03763"></a>03763 <span class="preprocessor">#else</span>
<a name="l03764"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#aa26b52a7ac7e8e8e9cd1627be56335a3">03764</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#aa26b52a7ac7e8e8e9cd1627be56335a3">data_word_cnt</a>                : 27;
<a name="l03765"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#a08ec5023c7a3681bf2b60a2303cb8307">03765</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#a08ec5023c7a3681bf2b60a2303cb8307">reserved_27_31</a>               : 5;
<a name="l03766"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#ad942fc9ce4e6d8ec2b76da425271a9fd">03766</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#ad942fc9ce4e6d8ec2b76da425271a9fd">cntl_word_cnt</a>                : 27;
<a name="l03767"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#aa7452e304d7b645e73d0bf0c6514e89a">03767</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html#aa7452e304d7b645e73d0bf0c6514e89a">reserved_59_63</a>               : 5;
<a name="l03768"></a>03768 <span class="preprocessor">#endif</span>
<a name="l03769"></a>03769 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#ad39d6dfb72a6cf1be0836d34f1efb439">s</a>;
<a name="l03770"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#aaab8d96a53f13d35c9b02a6509c5204f">03770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html">cvmx_ilk_rx_lnex_stat4_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#aaab8d96a53f13d35c9b02a6509c5204f">cn68xx</a>;
<a name="l03771"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a3019eaf41747c7ee26b720386c738fa3">03771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html">cvmx_ilk_rx_lnex_stat4_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a3019eaf41747c7ee26b720386c738fa3">cn68xxp1</a>;
<a name="l03772"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a6d5be8ffa9d8b4cbf9f3352e2225fab3">03772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html">cvmx_ilk_rx_lnex_stat4_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a6d5be8ffa9d8b4cbf9f3352e2225fab3">cn78xx</a>;
<a name="l03773"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a8a4ec2a42680584c923475616bc2327f">03773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat4_1_1cvmx__ilk__rx__lnex__stat4__s.html">cvmx_ilk_rx_lnex_stat4_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html#a8a4ec2a42680584c923475616bc2327f">cn78xxp1</a>;
<a name="l03774"></a>03774 };
<a name="l03775"></a><a class="code" href="cvmx-ilk-defs_8h.html#a6626ace26fad3b16be7e33c6c86f250c">03775</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html" title="cvmx_ilk_rx_lne::_stat4">cvmx_ilk_rx_lnex_stat4</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat4.html" title="cvmx_ilk_rx_lne::_stat4">cvmx_ilk_rx_lnex_stat4_t</a>;
<a name="l03776"></a>03776 <span class="comment"></span>
<a name="l03777"></a>03777 <span class="comment">/**</span>
<a name="l03778"></a>03778 <span class="comment"> * cvmx_ilk_rx_lne#_stat5</span>
<a name="l03779"></a>03779 <span class="comment"> */</span>
<a name="l03780"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html">03780</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html" title="cvmx_ilk_rx_lne::_stat5">cvmx_ilk_rx_lnex_stat5</a> {
<a name="l03781"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a7ebda837fb945d3f2dcceec55b379a86">03781</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a7ebda837fb945d3f2dcceec55b379a86">u64</a>;
<a name="l03782"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html">03782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html">cvmx_ilk_rx_lnex_stat5_s</a> {
<a name="l03783"></a>03783 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03784"></a>03784 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html#a9a4486e4ebd02fd6551b3968586ba455">reserved_18_63</a>               : 46;
<a name="l03785"></a>03785     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html#af04f8adcb2c1844bea6317a88509d09b">unkwn_word_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of unknown control words.On overflow, saturates and sets</span>
<a name="l03786"></a>03786 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03787"></a>03787 <span class="preprocessor">#else</span>
<a name="l03788"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html#af04f8adcb2c1844bea6317a88509d09b">03788</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html#af04f8adcb2c1844bea6317a88509d09b">unkwn_word_cnt</a>               : 18;
<a name="l03789"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html#a9a4486e4ebd02fd6551b3968586ba455">03789</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html#a9a4486e4ebd02fd6551b3968586ba455">reserved_18_63</a>               : 46;
<a name="l03790"></a>03790 <span class="preprocessor">#endif</span>
<a name="l03791"></a>03791 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a99237cb084874af10056adf0fed5143e">s</a>;
<a name="l03792"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a9d6982f497eecc5698b2cc597cceba29">03792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html">cvmx_ilk_rx_lnex_stat5_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a9d6982f497eecc5698b2cc597cceba29">cn68xx</a>;
<a name="l03793"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a93831ba31c2435d30f8322656f4c2760">03793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html">cvmx_ilk_rx_lnex_stat5_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a93831ba31c2435d30f8322656f4c2760">cn68xxp1</a>;
<a name="l03794"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a585640eddd0978532a1fcb1848e2f6f9">03794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html">cvmx_ilk_rx_lnex_stat5_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a585640eddd0978532a1fcb1848e2f6f9">cn78xx</a>;
<a name="l03795"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a52b1c44fb333b64874d26bd8e783def7">03795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat5_1_1cvmx__ilk__rx__lnex__stat5__s.html">cvmx_ilk_rx_lnex_stat5_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html#a52b1c44fb333b64874d26bd8e783def7">cn78xxp1</a>;
<a name="l03796"></a>03796 };
<a name="l03797"></a><a class="code" href="cvmx-ilk-defs_8h.html#a498a8cb3afa94e1d85361eaf29c3fed4">03797</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html" title="cvmx_ilk_rx_lne::_stat5">cvmx_ilk_rx_lnex_stat5</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat5.html" title="cvmx_ilk_rx_lne::_stat5">cvmx_ilk_rx_lnex_stat5_t</a>;
<a name="l03798"></a>03798 <span class="comment"></span>
<a name="l03799"></a>03799 <span class="comment">/**</span>
<a name="l03800"></a>03800 <span class="comment"> * cvmx_ilk_rx_lne#_stat6</span>
<a name="l03801"></a>03801 <span class="comment"> */</span>
<a name="l03802"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html">03802</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html" title="cvmx_ilk_rx_lne::_stat6">cvmx_ilk_rx_lnex_stat6</a> {
<a name="l03803"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a36bc5c97db058f8f8caac965cd41ad20">03803</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a36bc5c97db058f8f8caac965cd41ad20">u64</a>;
<a name="l03804"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html">03804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html">cvmx_ilk_rx_lnex_stat6_s</a> {
<a name="l03805"></a>03805 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03806"></a>03806 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html#a0f58d37c65f833f1214cbdb29c213ffa">reserved_18_63</a>               : 46;
<a name="l03807"></a>03807     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html#aee1a0362f43063831d47d3835c2ee1f8">scrm_sync_loss_cnt</a>           : 18; <span class="comment">/**&lt; Indicates the number of times scrambler synchronization was lost (due to either four</span>
<a name="l03808"></a>03808 <span class="comment">                                                         consecutive bad sync words or three consecutive scrambler-state mismatches). On overflow,</span>
<a name="l03809"></a>03809 <span class="comment">                                                         saturates and sets ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03810"></a>03810 <span class="preprocessor">#else</span>
<a name="l03811"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html#aee1a0362f43063831d47d3835c2ee1f8">03811</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html#aee1a0362f43063831d47d3835c2ee1f8">scrm_sync_loss_cnt</a>           : 18;
<a name="l03812"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html#a0f58d37c65f833f1214cbdb29c213ffa">03812</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html#a0f58d37c65f833f1214cbdb29c213ffa">reserved_18_63</a>               : 46;
<a name="l03813"></a>03813 <span class="preprocessor">#endif</span>
<a name="l03814"></a>03814 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a63e2333585b015e10d2d39fd2ea17c51">s</a>;
<a name="l03815"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a6ca0d71e9fe35503bc97fac70b88aaa7">03815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html">cvmx_ilk_rx_lnex_stat6_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a6ca0d71e9fe35503bc97fac70b88aaa7">cn68xx</a>;
<a name="l03816"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a7e1be869b80babf5e21784c253278933">03816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html">cvmx_ilk_rx_lnex_stat6_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a7e1be869b80babf5e21784c253278933">cn68xxp1</a>;
<a name="l03817"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#abd6b19407b99ed40b4f70304aa9a63fc">03817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html">cvmx_ilk_rx_lnex_stat6_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#abd6b19407b99ed40b4f70304aa9a63fc">cn78xx</a>;
<a name="l03818"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a718e105bb34a9bb031e8f1dadefa667d">03818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat6_1_1cvmx__ilk__rx__lnex__stat6__s.html">cvmx_ilk_rx_lnex_stat6_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html#a718e105bb34a9bb031e8f1dadefa667d">cn78xxp1</a>;
<a name="l03819"></a>03819 };
<a name="l03820"></a><a class="code" href="cvmx-ilk-defs_8h.html#addbb616707eae5200cf5ab09a3614b75">03820</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html" title="cvmx_ilk_rx_lne::_stat6">cvmx_ilk_rx_lnex_stat6</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat6.html" title="cvmx_ilk_rx_lne::_stat6">cvmx_ilk_rx_lnex_stat6_t</a>;
<a name="l03821"></a>03821 <span class="comment"></span>
<a name="l03822"></a>03822 <span class="comment">/**</span>
<a name="l03823"></a>03823 <span class="comment"> * cvmx_ilk_rx_lne#_stat7</span>
<a name="l03824"></a>03824 <span class="comment"> */</span>
<a name="l03825"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html">03825</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html" title="cvmx_ilk_rx_lne::_stat7">cvmx_ilk_rx_lnex_stat7</a> {
<a name="l03826"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#a18c728e17af143953492f07b0c9d8d33">03826</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#a18c728e17af143953492f07b0c9d8d33">u64</a>;
<a name="l03827"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html">03827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html">cvmx_ilk_rx_lnex_stat7_s</a> {
<a name="l03828"></a>03828 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03829"></a>03829 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html#a2feff8bf836b51cc6dbf1f8c8efc7c05">reserved_18_63</a>               : 46;
<a name="l03830"></a>03830     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html#aad6f7eb9375df00a48c2e52ffb1f04fc">scrm_match_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of scrambler-state matches received. On overflow, saturates and sets</span>
<a name="l03831"></a>03831 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03832"></a>03832 <span class="preprocessor">#else</span>
<a name="l03833"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html#aad6f7eb9375df00a48c2e52ffb1f04fc">03833</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html#aad6f7eb9375df00a48c2e52ffb1f04fc">scrm_match_cnt</a>               : 18;
<a name="l03834"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html#a2feff8bf836b51cc6dbf1f8c8efc7c05">03834</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html#a2feff8bf836b51cc6dbf1f8c8efc7c05">reserved_18_63</a>               : 46;
<a name="l03835"></a>03835 <span class="preprocessor">#endif</span>
<a name="l03836"></a>03836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#a14cf5474a2ef442af6429359672a957d">s</a>;
<a name="l03837"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#ab21ceaea4d90a5fe53dcdc8669c2a5db">03837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html">cvmx_ilk_rx_lnex_stat7_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#ab21ceaea4d90a5fe53dcdc8669c2a5db">cn68xx</a>;
<a name="l03838"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#aad8fe61e82d67afcf90a83b485ecdc1c">03838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html">cvmx_ilk_rx_lnex_stat7_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#aad8fe61e82d67afcf90a83b485ecdc1c">cn68xxp1</a>;
<a name="l03839"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#a8a718c81ad65519ef3299c2a25466583">03839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html">cvmx_ilk_rx_lnex_stat7_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#a8a718c81ad65519ef3299c2a25466583">cn78xx</a>;
<a name="l03840"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#aa19c44a76ff96703081bd49bb71d0cfa">03840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat7_1_1cvmx__ilk__rx__lnex__stat7__s.html">cvmx_ilk_rx_lnex_stat7_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html#aa19c44a76ff96703081bd49bb71d0cfa">cn78xxp1</a>;
<a name="l03841"></a>03841 };
<a name="l03842"></a><a class="code" href="cvmx-ilk-defs_8h.html#abbb9639c1a0037b0a6ce95bc5e1ecbdf">03842</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html" title="cvmx_ilk_rx_lne::_stat7">cvmx_ilk_rx_lnex_stat7</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat7.html" title="cvmx_ilk_rx_lne::_stat7">cvmx_ilk_rx_lnex_stat7_t</a>;
<a name="l03843"></a>03843 <span class="comment"></span>
<a name="l03844"></a>03844 <span class="comment">/**</span>
<a name="l03845"></a>03845 <span class="comment"> * cvmx_ilk_rx_lne#_stat8</span>
<a name="l03846"></a>03846 <span class="comment"> */</span>
<a name="l03847"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html">03847</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html" title="cvmx_ilk_rx_lne::_stat8">cvmx_ilk_rx_lnex_stat8</a> {
<a name="l03848"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#ae7409bfdd8a563b8f9f32f734a0a21e4">03848</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#ae7409bfdd8a563b8f9f32f734a0a21e4">u64</a>;
<a name="l03849"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html">03849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html">cvmx_ilk_rx_lnex_stat8_s</a> {
<a name="l03850"></a>03850 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03851"></a>03851 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html#a968a4354cec69863ad7825d7fd17de5b">reserved_18_63</a>               : 46;
<a name="l03852"></a>03852     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html#a16bd64ab685daa9bf27725698b97d06a">skipw_good_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of good skip words. On overflow, saturates and sets</span>
<a name="l03853"></a>03853 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03854"></a>03854 <span class="preprocessor">#else</span>
<a name="l03855"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html#a16bd64ab685daa9bf27725698b97d06a">03855</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html#a16bd64ab685daa9bf27725698b97d06a">skipw_good_cnt</a>               : 18;
<a name="l03856"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html#a968a4354cec69863ad7825d7fd17de5b">03856</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html#a968a4354cec69863ad7825d7fd17de5b">reserved_18_63</a>               : 46;
<a name="l03857"></a>03857 <span class="preprocessor">#endif</span>
<a name="l03858"></a>03858 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#a4b125fff5be41c2cd8e98bc6c0cb9748">s</a>;
<a name="l03859"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#a5db8d3681fb3a9694786548879fc8f12">03859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html">cvmx_ilk_rx_lnex_stat8_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#a5db8d3681fb3a9694786548879fc8f12">cn68xx</a>;
<a name="l03860"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#aa87cc52fd87faa7f6928e320944ff81b">03860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html">cvmx_ilk_rx_lnex_stat8_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#aa87cc52fd87faa7f6928e320944ff81b">cn68xxp1</a>;
<a name="l03861"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#ab4f1b68e91c2d9de0e491c44b6f3c72d">03861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html">cvmx_ilk_rx_lnex_stat8_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#ab4f1b68e91c2d9de0e491c44b6f3c72d">cn78xx</a>;
<a name="l03862"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#a19d99c2414a205650aafb296642773a9">03862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat8_1_1cvmx__ilk__rx__lnex__stat8__s.html">cvmx_ilk_rx_lnex_stat8_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html#a19d99c2414a205650aafb296642773a9">cn78xxp1</a>;
<a name="l03863"></a>03863 };
<a name="l03864"></a><a class="code" href="cvmx-ilk-defs_8h.html#a286477835aa1fbc329437b81ad796568">03864</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html" title="cvmx_ilk_rx_lne::_stat8">cvmx_ilk_rx_lnex_stat8</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat8.html" title="cvmx_ilk_rx_lne::_stat8">cvmx_ilk_rx_lnex_stat8_t</a>;
<a name="l03865"></a>03865 <span class="comment"></span>
<a name="l03866"></a>03866 <span class="comment">/**</span>
<a name="l03867"></a>03867 <span class="comment"> * cvmx_ilk_rx_lne#_stat9</span>
<a name="l03868"></a>03868 <span class="comment"> */</span>
<a name="l03869"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html">03869</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html" title="cvmx_ilk_rx_lne::_stat9">cvmx_ilk_rx_lnex_stat9</a> {
<a name="l03870"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#ab5f616b31410b7a5dff29e134c925077">03870</a>     uint64_t <a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#ab5f616b31410b7a5dff29e134c925077">u64</a>;
<a name="l03871"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html">03871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html">cvmx_ilk_rx_lnex_stat9_s</a> {
<a name="l03872"></a>03872 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03873"></a>03873 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#a97a7e33497e53f53e3a2ef8aded75392">reserved_50_63</a>               : 14;
<a name="l03874"></a>03874     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#ada29779ff75d0329611c54c716bca319">crc32_err_cnt</a>                : 18; <span class="comment">/**&lt; Indicates the number of errors in the lane CRC. On overflow, saturates and sets</span>
<a name="l03875"></a>03875 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03876"></a>03876     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#ad942eb70c836519318ca4f9ae6f01c98">reserved_27_31</a>               : 5;
<a name="l03877"></a>03877     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#aecb1300c514f5d55cead049227bde185">crc32_match_cnt</a>              : 27; <span class="comment">/**&lt; Indicates the number of CRC32 matches received. On overflow, saturates and sets</span>
<a name="l03878"></a>03878 <span class="comment">                                                         ILK_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l03879"></a>03879 <span class="preprocessor">#else</span>
<a name="l03880"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#aecb1300c514f5d55cead049227bde185">03880</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#aecb1300c514f5d55cead049227bde185">crc32_match_cnt</a>              : 27;
<a name="l03881"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#ad942eb70c836519318ca4f9ae6f01c98">03881</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#ad942eb70c836519318ca4f9ae6f01c98">reserved_27_31</a>               : 5;
<a name="l03882"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#ada29779ff75d0329611c54c716bca319">03882</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#ada29779ff75d0329611c54c716bca319">crc32_err_cnt</a>                : 18;
<a name="l03883"></a><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#a97a7e33497e53f53e3a2ef8aded75392">03883</a>     uint64_t <a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html#a97a7e33497e53f53e3a2ef8aded75392">reserved_50_63</a>               : 14;
<a name="l03884"></a>03884 <span class="preprocessor">#endif</span>
<a name="l03885"></a>03885 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#a3aa5e5b7d90971a3c95e517b22b7b69f">s</a>;
<a name="l03886"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#ad9ee4d70605ef93efb11043edd019426">03886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html">cvmx_ilk_rx_lnex_stat9_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#ad9ee4d70605ef93efb11043edd019426">cn68xx</a>;
<a name="l03887"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#ae251bcfb110e3a16602b0d91901e4732">03887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html">cvmx_ilk_rx_lnex_stat9_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#ae251bcfb110e3a16602b0d91901e4732">cn68xxp1</a>;
<a name="l03888"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#a953144f010650685eb3ce6dd3a165dcb">03888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html">cvmx_ilk_rx_lnex_stat9_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#a953144f010650685eb3ce6dd3a165dcb">cn78xx</a>;
<a name="l03889"></a><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#aefe0f789daa8a48482153f3841dc06a2">03889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rx__lnex__stat9_1_1cvmx__ilk__rx__lnex__stat9__s.html">cvmx_ilk_rx_lnex_stat9_s</a>       <a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html#aefe0f789daa8a48482153f3841dc06a2">cn78xxp1</a>;
<a name="l03890"></a>03890 };
<a name="l03891"></a><a class="code" href="cvmx-ilk-defs_8h.html#afa14b053ed6fc77f76486e6e23930684">03891</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html" title="cvmx_ilk_rx_lne::_stat9">cvmx_ilk_rx_lnex_stat9</a> <a class="code" href="unioncvmx__ilk__rx__lnex__stat9.html" title="cvmx_ilk_rx_lne::_stat9">cvmx_ilk_rx_lnex_stat9_t</a>;
<a name="l03892"></a>03892 <span class="comment"></span>
<a name="l03893"></a>03893 <span class="comment">/**</span>
<a name="l03894"></a>03894 <span class="comment"> * cvmx_ilk_rxf_idx_pmap</span>
<a name="l03895"></a>03895 <span class="comment"> */</span>
<a name="l03896"></a><a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html">03896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html" title="cvmx_ilk_rxf_idx_pmap">cvmx_ilk_rxf_idx_pmap</a> {
<a name="l03897"></a><a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html#a3dc4ac50904b46a94cb95ab37feedc02">03897</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html#a3dc4ac50904b46a94cb95ab37feedc02">u64</a>;
<a name="l03898"></a><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html">03898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html">cvmx_ilk_rxf_idx_pmap_s</a> {
<a name="l03899"></a>03899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03900"></a>03900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a3adf48227d5148e3ce6d51445e045d6c">reserved_25_63</a>               : 39;
<a name="l03901"></a>03901     uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a6eb1f6b57b0a1047c366d420197e61bb">inc</a>                          : 9;  <span class="comment">/**&lt; Increment to add to current index for next index. */</span>
<a name="l03902"></a>03902     uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#addab34d35aa47255a0eb5693b22d063b">reserved_9_15</a>                : 7;
<a name="l03903"></a>03903     uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a4817999a0202228caa4df289d8cb658f">index</a>                        : 9;  <span class="comment">/**&lt; Specify the link/channel accessed by the next CSR read/write to</span>
<a name="l03904"></a>03904 <span class="comment">                                                         port map memory.   IDX[8]=link, IDX[7:0]=channel */</span>
<a name="l03905"></a>03905 <span class="preprocessor">#else</span>
<a name="l03906"></a><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a4817999a0202228caa4df289d8cb658f">03906</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a4817999a0202228caa4df289d8cb658f">index</a>                        : 9;
<a name="l03907"></a><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#addab34d35aa47255a0eb5693b22d063b">03907</a>     uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#addab34d35aa47255a0eb5693b22d063b">reserved_9_15</a>                : 7;
<a name="l03908"></a><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a6eb1f6b57b0a1047c366d420197e61bb">03908</a>     uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a6eb1f6b57b0a1047c366d420197e61bb">inc</a>                          : 9;
<a name="l03909"></a><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a3adf48227d5148e3ce6d51445e045d6c">03909</a>     uint64_t <a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html#a3adf48227d5148e3ce6d51445e045d6c">reserved_25_63</a>               : 39;
<a name="l03910"></a>03910 <span class="preprocessor">#endif</span>
<a name="l03911"></a>03911 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html#a685299610986bb777b9d34f3cab31f6a">s</a>;
<a name="l03912"></a><a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html#a3d7b503b7196de8e3d831b645fd00986">03912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html">cvmx_ilk_rxf_idx_pmap_s</a>        <a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html#a3d7b503b7196de8e3d831b645fd00986">cn68xx</a>;
<a name="l03913"></a><a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html#ad46b4dbd3149a8001e4834119003fdfd">03913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxf__idx__pmap_1_1cvmx__ilk__rxf__idx__pmap__s.html">cvmx_ilk_rxf_idx_pmap_s</a>        <a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html#ad46b4dbd3149a8001e4834119003fdfd">cn68xxp1</a>;
<a name="l03914"></a>03914 };
<a name="l03915"></a><a class="code" href="cvmx-ilk-defs_8h.html#a36b89add90258a9d230cc3b2b8e3bf8e">03915</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html" title="cvmx_ilk_rxf_idx_pmap">cvmx_ilk_rxf_idx_pmap</a> <a class="code" href="unioncvmx__ilk__rxf__idx__pmap.html" title="cvmx_ilk_rxf_idx_pmap">cvmx_ilk_rxf_idx_pmap_t</a>;
<a name="l03916"></a>03916 <span class="comment"></span>
<a name="l03917"></a>03917 <span class="comment">/**</span>
<a name="l03918"></a>03918 <span class="comment"> * cvmx_ilk_rxf_mem_pmap</span>
<a name="l03919"></a>03919 <span class="comment"> */</span>
<a name="l03920"></a><a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html">03920</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html" title="cvmx_ilk_rxf_mem_pmap">cvmx_ilk_rxf_mem_pmap</a> {
<a name="l03921"></a><a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html#acc822f97ecafdc638dda3a3d791d1624">03921</a>     uint64_t <a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html#acc822f97ecafdc638dda3a3d791d1624">u64</a>;
<a name="l03922"></a><a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html">03922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html">cvmx_ilk_rxf_mem_pmap_s</a> {
<a name="l03923"></a>03923 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03924"></a>03924 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html#a01c7099e33241ebebd561b827f33a8bd">reserved_6_63</a>                : 58;
<a name="l03925"></a>03925     uint64_t <a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html#a84f416555fce127a258f3b2c8a5ccdb7">port_kind</a>                    : 6;  <span class="comment">/**&lt; Specify the port-kind for the link/channel selected by</span>
<a name="l03926"></a>03926 <span class="comment">                                                         ILK_RXF_IDX_PMAP[IDX] */</span>
<a name="l03927"></a>03927 <span class="preprocessor">#else</span>
<a name="l03928"></a><a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html#a84f416555fce127a258f3b2c8a5ccdb7">03928</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html#a84f416555fce127a258f3b2c8a5ccdb7">port_kind</a>                    : 6;
<a name="l03929"></a><a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html#a01c7099e33241ebebd561b827f33a8bd">03929</a>     uint64_t <a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html#a01c7099e33241ebebd561b827f33a8bd">reserved_6_63</a>                : 58;
<a name="l03930"></a>03930 <span class="preprocessor">#endif</span>
<a name="l03931"></a>03931 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html#aedcb8540062d7400abb39c8a2061be8b">s</a>;
<a name="l03932"></a><a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html#a327d477efc4f634ea9a1d8120f4a32d1">03932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html">cvmx_ilk_rxf_mem_pmap_s</a>        <a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html#a327d477efc4f634ea9a1d8120f4a32d1">cn68xx</a>;
<a name="l03933"></a><a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html#aa41d97126f2fade80f1366e12d063ca9">03933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__rxf__mem__pmap_1_1cvmx__ilk__rxf__mem__pmap__s.html">cvmx_ilk_rxf_mem_pmap_s</a>        <a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html#aa41d97126f2fade80f1366e12d063ca9">cn68xxp1</a>;
<a name="l03934"></a>03934 };
<a name="l03935"></a><a class="code" href="cvmx-ilk-defs_8h.html#ab55705bb16e4fc80506941a4b7358a48">03935</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html" title="cvmx_ilk_rxf_mem_pmap">cvmx_ilk_rxf_mem_pmap</a> <a class="code" href="unioncvmx__ilk__rxf__mem__pmap.html" title="cvmx_ilk_rxf_mem_pmap">cvmx_ilk_rxf_mem_pmap_t</a>;
<a name="l03936"></a>03936 <span class="comment"></span>
<a name="l03937"></a>03937 <span class="comment">/**</span>
<a name="l03938"></a>03938 <span class="comment"> * cvmx_ilk_ser_cfg</span>
<a name="l03939"></a>03939 <span class="comment"> */</span>
<a name="l03940"></a><a class="code" href="unioncvmx__ilk__ser__cfg.html">03940</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__ser__cfg.html" title="cvmx_ilk_ser_cfg">cvmx_ilk_ser_cfg</a> {
<a name="l03941"></a><a class="code" href="unioncvmx__ilk__ser__cfg.html#ada556d712678e8c69e662c2a41748168">03941</a>     uint64_t <a class="code" href="unioncvmx__ilk__ser__cfg.html#ada556d712678e8c69e662c2a41748168">u64</a>;
<a name="l03942"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html">03942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html">cvmx_ilk_ser_cfg_s</a> {
<a name="l03943"></a>03943 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03944"></a>03944 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a432019d781b94e8ee1fbe90473ee1e17">reserved_57_63</a>               : 7;
<a name="l03945"></a>03945     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a8591ded64d79d365a8a6004004b21224">ser_rxpol_auto</a>               : 1;  <span class="comment">/**&lt; SerDes lane receive polarity auto detection mode. */</span>
<a name="l03946"></a>03946     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a1d7e56dbf952c5abb579e56afff5bc0d">ser_rxpol</a>                    : 16; <span class="comment">/**&lt; SerDes lane receive polarity.</span>
<a name="l03947"></a>03947 <span class="comment">                                                         0 = RX without inversion.</span>
<a name="l03948"></a>03948 <span class="comment">                                                         1 = RX with inversion.</span>
<a name="l03949"></a>03949 <span class="comment">                                                         Note that ILK_RX()_CFG0[LANE_REV] has no effect on this mapping.</span>
<a name="l03950"></a>03950 <span class="comment">                                                         _ [SER_RXPOL&lt;0&gt;]  = QLM4 lane 0.</span>
<a name="l03951"></a>03951 <span class="comment">                                                         _ [SER_RXPOL&lt;1&gt;]  = QLM4 lane 1.</span>
<a name="l03952"></a>03952 <span class="comment">                                                         _ [SER_RXPOL&lt;2&gt;]  = QLM4 lane 2.</span>
<a name="l03953"></a>03953 <span class="comment">                                                         _ [SER_RXPOL&lt;3&gt;]  = QLM4 lane 3.</span>
<a name="l03954"></a>03954 <span class="comment">                                                         _ [SER_RXPOL&lt;4&gt;]  = QLM5 lane 0.</span>
<a name="l03955"></a>03955 <span class="comment">                                                         _ [SER_RXPOL&lt;5&gt;]  = QLM5 lane 1.</span>
<a name="l03956"></a>03956 <span class="comment">                                                         _ [SER_RXPOL&lt;6&gt;]  = QLM5 lane 2.</span>
<a name="l03957"></a>03957 <span class="comment">                                                         _ [SER_RXPOL&lt;7&gt;]  = QLM5 lane 3.</span>
<a name="l03958"></a>03958 <span class="comment">                                                         _ [SER_RXPOL&lt;8&gt;]  = QLM6 lane 0.</span>
<a name="l03959"></a>03959 <span class="comment">                                                         _ [SER_RXPOL&lt;9&gt;]  = QLM6 lane 1.</span>
<a name="l03960"></a>03960 <span class="comment">                                                         _ [SER_RXPOL&lt;10&gt;] = QLM6 lane 2.</span>
<a name="l03961"></a>03961 <span class="comment">                                                         _ [SER_RXPOL&lt;11&gt;] = QLM6 lane 3.</span>
<a name="l03962"></a>03962 <span class="comment">                                                         _ [SER_RXPOL&lt;12&gt;] = QLM7 lane 0.</span>
<a name="l03963"></a>03963 <span class="comment">                                                         _ [SER_RXPOL&lt;13&gt;] = QLM7 lane 1.</span>
<a name="l03964"></a>03964 <span class="comment">                                                         _ [SER_RXPOL&lt;14&gt;] = QLM7 lane 2.</span>
<a name="l03965"></a>03965 <span class="comment">                                                         _ [SER_RXPOL&lt;15&gt;] = QLM7 lane 3. */</span>
<a name="l03966"></a>03966     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#ad4f0507a564abd1ab27710947a759906">ser_txpol</a>                    : 16; <span class="comment">/**&lt; SerDes lane transmit polarity.</span>
<a name="l03967"></a>03967 <span class="comment">                                                         0 = TX without inversion.</span>
<a name="l03968"></a>03968 <span class="comment">                                                         1 = TX with inversion.</span>
<a name="l03969"></a>03969 <span class="comment">                                                         Note that ILK_TX()_CFG0[LANE_REV] has no effect on this mapping.</span>
<a name="l03970"></a>03970 <span class="comment">                                                         _ [SER_TXPOL&lt;0&gt;]  = QLM4 lane 0.</span>
<a name="l03971"></a>03971 <span class="comment">                                                         _ [SER_TXPOL&lt;1&gt;]  = QLM4 lane 1.</span>
<a name="l03972"></a>03972 <span class="comment">                                                         _ [SER_TXPOL&lt;2&gt;]  = QLM4 lane 2.</span>
<a name="l03973"></a>03973 <span class="comment">                                                         _ [SER_TXPOL&lt;3&gt;]  = QLM4 lane 3.</span>
<a name="l03974"></a>03974 <span class="comment">                                                         _ [SER_TXPOL&lt;4&gt;]  = QLM5 lane 0.</span>
<a name="l03975"></a>03975 <span class="comment">                                                         _ [SER_TXPOL&lt;5&gt;]  = QLM5 lane 1.</span>
<a name="l03976"></a>03976 <span class="comment">                                                         _ [SER_TXPOL&lt;6&gt;]  = QLM5 lane 2.</span>
<a name="l03977"></a>03977 <span class="comment">                                                         _ [SER_TXPOL&lt;7&gt;]  = QLM5 lane 3.</span>
<a name="l03978"></a>03978 <span class="comment">                                                         _ [SER_TXPOL&lt;8&gt;]  = QLM6 lane 0.</span>
<a name="l03979"></a>03979 <span class="comment">                                                         _ [SER_TXPOL&lt;9&gt;]  = QLM6 lane 1.</span>
<a name="l03980"></a>03980 <span class="comment">                                                         _ [SER_TXPOL&lt;10&gt;] = QLM6 lane 2.</span>
<a name="l03981"></a>03981 <span class="comment">                                                         _ [SER_TXPOL&lt;11&gt;] = QLM6 lane 3.</span>
<a name="l03982"></a>03982 <span class="comment">                                                         _ [SER_TXPOL&lt;12&gt;] = QLM7 lane 0.</span>
<a name="l03983"></a>03983 <span class="comment">                                                         _ [SER_TXPOL&lt;13&gt;] = QLM7 lane 1.</span>
<a name="l03984"></a>03984 <span class="comment">                                                         _ [SER_TXPOL&lt;14&gt;] = QLM7 lane 2.</span>
<a name="l03985"></a>03985 <span class="comment">                                                         _ [SER_TXPOL&lt;15&gt;] = QLM7 lane 3. */</span>
<a name="l03986"></a>03986     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a84333e8949e655d91cde50f460522757">ser_reset_n</a>                  : 16; <span class="comment">/**&lt; SerDes lane reset. Should be set when the GSER is ready to transfer data, as indicated</span>
<a name="l03987"></a>03987 <span class="comment">                                                         by the corresponding GSER()_QLM_STAT[RST_RDY]. Note that</span>
<a name="l03988"></a>03988 <span class="comment">                                                         neither ILK_TX()_CFG0[LANE_REV] nor ILK_RX()_CFG0[LANE_REV] has an effect on this mapping.</span>
<a name="l03989"></a>03989 <span class="comment">                                                         The correlation of [SER_RESET_N] bits to GSER&apos;s is as follows:</span>
<a name="l03990"></a>03990 <span class="comment">                                                         _ [SER_RESET_N&lt;0&gt;]  = QLM4 lane 0, GSER(4)_QLM_STAT[RST_RDY].</span>
<a name="l03991"></a>03991 <span class="comment">                                                         _ [SER_RESET_N&lt;1&gt;]  = QLM4 lane 1, GSER(4)_QLM_STAT[RST_RDY].</span>
<a name="l03992"></a>03992 <span class="comment">                                                         _ [SER_RESET_N&lt;2&gt;]  = QLM4 lane 2, GSER(4)_QLM_STAT[RST_RDY].</span>
<a name="l03993"></a>03993 <span class="comment">                                                         _ [SER_RESET_N&lt;3&gt;]  = QLM4 lane 3, GSER(4)_QLM_STAT[RST_RDY].</span>
<a name="l03994"></a>03994 <span class="comment">                                                         _ [SER_RESET_N&lt;4&gt;]  = QLM5 lane 0, GSER(5)_QLM_STAT[RST_RDY].</span>
<a name="l03995"></a>03995 <span class="comment">                                                         _ [SER_RESET_N&lt;5&gt;]  = QLM5 lane 1, GSER(5)_QLM_STAT[RST_RDY].</span>
<a name="l03996"></a>03996 <span class="comment">                                                         _ [SER_RESET_N&lt;6&gt;]  = QLM5 lane 2, GSER(5)_QLM_STAT[RST_RDY].</span>
<a name="l03997"></a>03997 <span class="comment">                                                         _ [SER_RESET_N&lt;7&gt;]  = QLM5 lane 3, GSER(5)_QLM_STAT[RST_RDY].</span>
<a name="l03998"></a>03998 <span class="comment">                                                         _ [SER_RESET_N&lt;8&gt;]  = QLM6 lane 0, GSER(6)_QLM_STAT[RST_RDY].</span>
<a name="l03999"></a>03999 <span class="comment">                                                         _ [SER_RESET_N&lt;9&gt;]  = QLM6 lane 1, GSER(6)_QLM_STAT[RST_RDY].</span>
<a name="l04000"></a>04000 <span class="comment">                                                         _ [SER_RESET_N&lt;10&gt;] = QLM6 lane 2, GSER(6)_QLM_STAT[RST_RDY].</span>
<a name="l04001"></a>04001 <span class="comment">                                                         _ [SER_RESET_N&lt;11&gt;] = QLM6 lane 3, GSER(6)_QLM_STAT[RST_RDY].</span>
<a name="l04002"></a>04002 <span class="comment">                                                         _ [SER_RESET_N&lt;12&gt;] = QLM7 lane 0, GSER(7)_QLM_STAT[RST_RDY].</span>
<a name="l04003"></a>04003 <span class="comment">                                                         _ [SER_RESET_N&lt;13&gt;] = QLM7 lane 1, GSER(7)_QLM_STAT[RST_RDY].</span>
<a name="l04004"></a>04004 <span class="comment">                                                         _ [SER_RESET_N&lt;14&gt;] = QLM7 lane 2, GSER(7)_QLM_STAT[RST_RDY].</span>
<a name="l04005"></a>04005 <span class="comment">                                                         _ [SER_RESET_N&lt;15&gt;] = QLM7 lane 3, GSER(7)_QLM_STAT[RST_RDY]. */</span>
<a name="l04006"></a>04006     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a376348f01478bf587dc0a7369dccce98">ser_pwrup</a>                    : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04007"></a>04007     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a19688ff5f4c4f96862eafbae34642e30">ser_haul</a>                     : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04008"></a>04008 <span class="preprocessor">#else</span>
<a name="l04009"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a19688ff5f4c4f96862eafbae34642e30">04009</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a19688ff5f4c4f96862eafbae34642e30">ser_haul</a>                     : 4;
<a name="l04010"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a376348f01478bf587dc0a7369dccce98">04010</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a376348f01478bf587dc0a7369dccce98">ser_pwrup</a>                    : 4;
<a name="l04011"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a84333e8949e655d91cde50f460522757">04011</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a84333e8949e655d91cde50f460522757">ser_reset_n</a>                  : 16;
<a name="l04012"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#ad4f0507a564abd1ab27710947a759906">04012</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#ad4f0507a564abd1ab27710947a759906">ser_txpol</a>                    : 16;
<a name="l04013"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a1d7e56dbf952c5abb579e56afff5bc0d">04013</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a1d7e56dbf952c5abb579e56afff5bc0d">ser_rxpol</a>                    : 16;
<a name="l04014"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a8591ded64d79d365a8a6004004b21224">04014</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a8591ded64d79d365a8a6004004b21224">ser_rxpol_auto</a>               : 1;
<a name="l04015"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a432019d781b94e8ee1fbe90473ee1e17">04015</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html#a432019d781b94e8ee1fbe90473ee1e17">reserved_57_63</a>               : 7;
<a name="l04016"></a>04016 <span class="preprocessor">#endif</span>
<a name="l04017"></a>04017 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__ser__cfg.html#a70e866d97ca9bb503cb13047db174d7d">s</a>;
<a name="l04018"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html">04018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html">cvmx_ilk_ser_cfg_cn68xx</a> {
<a name="l04019"></a>04019 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04020"></a>04020 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ad20b47658f0be2421c80fbe4d3226de4">reserved_57_63</a>               : 7;
<a name="l04021"></a>04021     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a112362b48b875c00e400b0a1f753c9b8">ser_rxpol_auto</a>               : 1;  <span class="comment">/**&lt; Serdes lane receive polarity auto detection mode */</span>
<a name="l04022"></a>04022     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a52fb97240a2e09c14ef2b6bbf2f220e8">reserved_48_55</a>               : 8;
<a name="l04023"></a>04023     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a6d3e810c2068de0e2ff64fc45a44e4a6">ser_rxpol</a>                    : 8;  <span class="comment">/**&lt; Serdes lane receive polarity</span>
<a name="l04024"></a>04024 <span class="comment">                                                         - 0: rx without inversion</span>
<a name="l04025"></a>04025 <span class="comment">                                                         - 1: rx with inversion */</span>
<a name="l04026"></a>04026     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#adf4c246e42afcf49d4a738165dfe9794">reserved_32_39</a>               : 8;
<a name="l04027"></a>04027     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a91f0415432e0d79aee03ee2cba8a7e62">ser_txpol</a>                    : 8;  <span class="comment">/**&lt; Serdes lane transmit polarity</span>
<a name="l04028"></a>04028 <span class="comment">                                                         - 0: tx without inversion</span>
<a name="l04029"></a>04029 <span class="comment">                                                         - 1: tx with inversion */</span>
<a name="l04030"></a>04030     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ad60c220023d3e13086d7ae2566c957a8">reserved_16_23</a>               : 8;
<a name="l04031"></a>04031     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a0f3da043680bad551b90e3a965d41e72">ser_reset_n</a>                  : 8;  <span class="comment">/**&lt; Serdes lane reset */</span>
<a name="l04032"></a>04032     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#af0acc6030b3fed67964d80694cb7d4eb">reserved_6_7</a>                 : 2;
<a name="l04033"></a>04033     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ab56ada52612b72a377c8467ce3d429db">ser_pwrup</a>                    : 2;  <span class="comment">/**&lt; Serdes modules (QLM) power up. */</span>
<a name="l04034"></a>04034     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ac9d73a6ba8766e0a703dcf9976007c5a">reserved_2_3</a>                 : 2;
<a name="l04035"></a>04035     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#acf34297273ead920053d0fe65c1e7057">ser_haul</a>                     : 2;  <span class="comment">/**&lt; Serdes module (QLM) haul mode */</span>
<a name="l04036"></a>04036 <span class="preprocessor">#else</span>
<a name="l04037"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#acf34297273ead920053d0fe65c1e7057">04037</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#acf34297273ead920053d0fe65c1e7057">ser_haul</a>                     : 2;
<a name="l04038"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ac9d73a6ba8766e0a703dcf9976007c5a">04038</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ac9d73a6ba8766e0a703dcf9976007c5a">reserved_2_3</a>                 : 2;
<a name="l04039"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ab56ada52612b72a377c8467ce3d429db">04039</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ab56ada52612b72a377c8467ce3d429db">ser_pwrup</a>                    : 2;
<a name="l04040"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#af0acc6030b3fed67964d80694cb7d4eb">04040</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#af0acc6030b3fed67964d80694cb7d4eb">reserved_6_7</a>                 : 2;
<a name="l04041"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a0f3da043680bad551b90e3a965d41e72">04041</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a0f3da043680bad551b90e3a965d41e72">ser_reset_n</a>                  : 8;
<a name="l04042"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ad60c220023d3e13086d7ae2566c957a8">04042</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ad60c220023d3e13086d7ae2566c957a8">reserved_16_23</a>               : 8;
<a name="l04043"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a91f0415432e0d79aee03ee2cba8a7e62">04043</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a91f0415432e0d79aee03ee2cba8a7e62">ser_txpol</a>                    : 8;
<a name="l04044"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#adf4c246e42afcf49d4a738165dfe9794">04044</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#adf4c246e42afcf49d4a738165dfe9794">reserved_32_39</a>               : 8;
<a name="l04045"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a6d3e810c2068de0e2ff64fc45a44e4a6">04045</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a6d3e810c2068de0e2ff64fc45a44e4a6">ser_rxpol</a>                    : 8;
<a name="l04046"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a52fb97240a2e09c14ef2b6bbf2f220e8">04046</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a52fb97240a2e09c14ef2b6bbf2f220e8">reserved_48_55</a>               : 8;
<a name="l04047"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a112362b48b875c00e400b0a1f753c9b8">04047</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#a112362b48b875c00e400b0a1f753c9b8">ser_rxpol_auto</a>               : 1;
<a name="l04048"></a><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ad20b47658f0be2421c80fbe4d3226de4">04048</a>     uint64_t <a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html#ad20b47658f0be2421c80fbe4d3226de4">reserved_57_63</a>               : 7;
<a name="l04049"></a>04049 <span class="preprocessor">#endif</span>
<a name="l04050"></a>04050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__ser__cfg.html#a44ac8b413d33d51b12235446d1680c18">cn68xx</a>;
<a name="l04051"></a><a class="code" href="unioncvmx__ilk__ser__cfg.html#aec89a48483f9e58c611b04ff58746f8b">04051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__cn68xx.html">cvmx_ilk_ser_cfg_cn68xx</a>        <a class="code" href="unioncvmx__ilk__ser__cfg.html#aec89a48483f9e58c611b04ff58746f8b">cn68xxp1</a>;
<a name="l04052"></a><a class="code" href="unioncvmx__ilk__ser__cfg.html#aaf0ef6eb830f9d1a773e4aa3c3fd06d0">04052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html">cvmx_ilk_ser_cfg_s</a>             <a class="code" href="unioncvmx__ilk__ser__cfg.html#aaf0ef6eb830f9d1a773e4aa3c3fd06d0">cn78xx</a>;
<a name="l04053"></a><a class="code" href="unioncvmx__ilk__ser__cfg.html#a909a69ad05259035c56d5981cde0df09">04053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__ser__cfg_1_1cvmx__ilk__ser__cfg__s.html">cvmx_ilk_ser_cfg_s</a>             <a class="code" href="unioncvmx__ilk__ser__cfg.html#a909a69ad05259035c56d5981cde0df09">cn78xxp1</a>;
<a name="l04054"></a>04054 };
<a name="l04055"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8a3b584ede1e5525109d425a75135e3c">04055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__ser__cfg.html" title="cvmx_ilk_ser_cfg">cvmx_ilk_ser_cfg</a> <a class="code" href="unioncvmx__ilk__ser__cfg.html" title="cvmx_ilk_ser_cfg">cvmx_ilk_ser_cfg_t</a>;
<a name="l04056"></a>04056 <span class="comment"></span>
<a name="l04057"></a>04057 <span class="comment">/**</span>
<a name="l04058"></a>04058 <span class="comment"> * cvmx_ilk_tx#_byte_cnt#</span>
<a name="l04059"></a>04059 <span class="comment"> */</span>
<a name="l04060"></a><a class="code" href="unioncvmx__ilk__txx__byte__cntx.html">04060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__byte__cntx.html" title="cvmx_ilk_tx::_byte_cnt#">cvmx_ilk_txx_byte_cntx</a> {
<a name="l04061"></a><a class="code" href="unioncvmx__ilk__txx__byte__cntx.html#a5323a39c226ceb38b63e2c4d6fe8b965">04061</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__byte__cntx.html#a5323a39c226ceb38b63e2c4d6fe8b965">u64</a>;
<a name="l04062"></a><a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html">04062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html">cvmx_ilk_txx_byte_cntx_s</a> {
<a name="l04063"></a>04063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04064"></a>04064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html#ac11d7da7c6d5fe8fb93e25b61f0b2e37">reserved_40_63</a>               : 24;
<a name="l04065"></a>04065     uint64_t <a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html#a9f5d3a7c19b1dfa61767fbc15158985c">tx_bytes</a>                     : 40; <span class="comment">/**&lt; Number of bytes transmitted per channel. Wraps on overflow. On overflow, sets</span>
<a name="l04066"></a>04066 <span class="comment">                                                         ILK_TX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l04067"></a>04067 <span class="preprocessor">#else</span>
<a name="l04068"></a><a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html#a9f5d3a7c19b1dfa61767fbc15158985c">04068</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html#a9f5d3a7c19b1dfa61767fbc15158985c">tx_bytes</a>                     : 40;
<a name="l04069"></a><a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html#ac11d7da7c6d5fe8fb93e25b61f0b2e37">04069</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html#ac11d7da7c6d5fe8fb93e25b61f0b2e37">reserved_40_63</a>               : 24;
<a name="l04070"></a>04070 <span class="preprocessor">#endif</span>
<a name="l04071"></a>04071 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__byte__cntx.html#aa88296da0870ebd961cba0d83bd2c28e">s</a>;
<a name="l04072"></a><a class="code" href="unioncvmx__ilk__txx__byte__cntx.html#a6ff3cbcfc96eacc55498a366f51a11f9">04072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html">cvmx_ilk_txx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ilk__txx__byte__cntx.html#a6ff3cbcfc96eacc55498a366f51a11f9">cn78xx</a>;
<a name="l04073"></a><a class="code" href="unioncvmx__ilk__txx__byte__cntx.html#a81d04a7556cd07d4be22905dcaef609e">04073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__byte__cntx_1_1cvmx__ilk__txx__byte__cntx__s.html">cvmx_ilk_txx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ilk__txx__byte__cntx.html#a81d04a7556cd07d4be22905dcaef609e">cn78xxp1</a>;
<a name="l04074"></a>04074 };
<a name="l04075"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2aec757130582dc93dc07d19cf06ba2b">04075</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__byte__cntx.html" title="cvmx_ilk_tx::_byte_cnt#">cvmx_ilk_txx_byte_cntx</a> <a class="code" href="unioncvmx__ilk__txx__byte__cntx.html" title="cvmx_ilk_tx::_byte_cnt#">cvmx_ilk_txx_byte_cntx_t</a>;
<a name="l04076"></a>04076 <span class="comment"></span>
<a name="l04077"></a>04077 <span class="comment">/**</span>
<a name="l04078"></a>04078 <span class="comment"> * cvmx_ilk_tx#_cal_entry#</span>
<a name="l04079"></a>04079 <span class="comment"> */</span>
<a name="l04080"></a><a class="code" href="unioncvmx__ilk__txx__cal__entryx.html">04080</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cal__entryx.html" title="cvmx_ilk_tx::_cal_entry#">cvmx_ilk_txx_cal_entryx</a> {
<a name="l04081"></a><a class="code" href="unioncvmx__ilk__txx__cal__entryx.html#a2ac1ccd36352ae2679577937335924ed">04081</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__cal__entryx.html#a2ac1ccd36352ae2679577937335924ed">u64</a>;
<a name="l04082"></a><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html">04082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html">cvmx_ilk_txx_cal_entryx_s</a> {
<a name="l04083"></a>04083 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04084"></a>04084 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a0c663fc1d7436a58f471264382d70f75">reserved_34_63</a>               : 30;
<a name="l04085"></a>04085     uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a49b50f33068a60886381cb1a19c25a56">ctl</a>                          : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX * 8) + 0:</span>
<a name="l04086"></a>04086 <span class="comment">                                                         0 = PKI backpressure channel.</span>
<a name="l04087"></a>04087 <span class="comment">                                                         1 = Link.</span>
<a name="l04088"></a>04088 <span class="comment">                                                         2 = XOFF.</span>
<a name="l04089"></a>04089 <span class="comment">                                                         3 = XON.</span>
<a name="l04090"></a>04090 <span class="comment">                                                         This field applies to one of bits &lt;55&gt;, &lt;47&gt;, or &lt;31&gt; in the Interlaken control word. */</span>
<a name="l04091"></a>04091     uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a3f8717faa9d198f96f661b42f8f0926e">reserved_8_31</a>                : 24;
<a name="l04092"></a>04092     uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a6ae303488bb1c4b20b974190cc896684">channel</a>                      : 8;  <span class="comment">/**&lt; PKI channel for the calendar table entry. Unused if CTL != 0. */</span>
<a name="l04093"></a>04093 <span class="preprocessor">#else</span>
<a name="l04094"></a><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a6ae303488bb1c4b20b974190cc896684">04094</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a6ae303488bb1c4b20b974190cc896684">channel</a>                      : 8;
<a name="l04095"></a><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a3f8717faa9d198f96f661b42f8f0926e">04095</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a3f8717faa9d198f96f661b42f8f0926e">reserved_8_31</a>                : 24;
<a name="l04096"></a><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a49b50f33068a60886381cb1a19c25a56">04096</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a49b50f33068a60886381cb1a19c25a56">ctl</a>                          : 2;
<a name="l04097"></a><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a0c663fc1d7436a58f471264382d70f75">04097</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html#a0c663fc1d7436a58f471264382d70f75">reserved_34_63</a>               : 30;
<a name="l04098"></a>04098 <span class="preprocessor">#endif</span>
<a name="l04099"></a>04099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__cal__entryx.html#a94556f61cc1a6ca52744e923d1070bdd">s</a>;
<a name="l04100"></a><a class="code" href="unioncvmx__ilk__txx__cal__entryx.html#a67140e3549dce596ab5aadcf79006e32">04100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html">cvmx_ilk_txx_cal_entryx_s</a>      <a class="code" href="unioncvmx__ilk__txx__cal__entryx.html#a67140e3549dce596ab5aadcf79006e32">cn78xx</a>;
<a name="l04101"></a><a class="code" href="unioncvmx__ilk__txx__cal__entryx.html#afef68c8d97a2e97e814e8dbb67cac12b">04101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cal__entryx_1_1cvmx__ilk__txx__cal__entryx__s.html">cvmx_ilk_txx_cal_entryx_s</a>      <a class="code" href="unioncvmx__ilk__txx__cal__entryx.html#afef68c8d97a2e97e814e8dbb67cac12b">cn78xxp1</a>;
<a name="l04102"></a>04102 };
<a name="l04103"></a><a class="code" href="cvmx-ilk-defs_8h.html#ad19e65ca847feecdc3d8e28bce1bce99">04103</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cal__entryx.html" title="cvmx_ilk_tx::_cal_entry#">cvmx_ilk_txx_cal_entryx</a> <a class="code" href="unioncvmx__ilk__txx__cal__entryx.html" title="cvmx_ilk_tx::_cal_entry#">cvmx_ilk_txx_cal_entryx_t</a>;
<a name="l04104"></a>04104 <span class="comment"></span>
<a name="l04105"></a>04105 <span class="comment">/**</span>
<a name="l04106"></a>04106 <span class="comment"> * cvmx_ilk_tx#_cfg0</span>
<a name="l04107"></a>04107 <span class="comment"> */</span>
<a name="l04108"></a><a class="code" href="unioncvmx__ilk__txx__cfg0.html">04108</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cfg0.html" title="cvmx_ilk_tx::_cfg0">cvmx_ilk_txx_cfg0</a> {
<a name="l04109"></a><a class="code" href="unioncvmx__ilk__txx__cfg0.html#afb13f65e8db8fa3bcf5c59ca1252434b">04109</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__cfg0.html#afb13f65e8db8fa3bcf5c59ca1252434b">u64</a>;
<a name="l04110"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html">04110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html">cvmx_ilk_txx_cfg0_s</a> {
<a name="l04111"></a>04111 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04112"></a>04112 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a4d2c84d73f1f6d721866439ec376a962">ext_lpbk_fc</a>                  : 1;  <span class="comment">/**&lt; Enable RX-TX flow-control external loopback. */</span>
<a name="l04113"></a>04113     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#acd9b7df9416e58dee0d5ca7803dcdf5d">ext_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,</span>
<a name="l04114"></a>04114 <span class="comment">                                                         skip word are inserted/deleted */</span>
<a name="l04115"></a>04115     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aeb51eb75e4827e73621b33acd4e53d99">int_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable TX-RX internal loopback. */</span>
<a name="l04116"></a>04116     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a4584824728fd987f77781b6d3bd71ef6">txf_byp_dis</a>                  : 1;  <span class="comment">/**&lt; Disable TXF bypass. */</span>
<a name="l04117"></a>04117     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ac8ea59bc488f48772385721ce9e646d2">reserved_57_59</a>               : 3;
<a name="l04118"></a>04118     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a7ebc798aa645dedc835260a27e468d02">ptrn_mode</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04119"></a>04119     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a8c3bdb790aa82b4c3f26da1232cdd02d">lnk_stats_rdclr</a>              : 1;  <span class="comment">/**&lt; CSR read to ILK_TXx_PKT_CNT or ILK_TXx_BYTE_CNT clears the counter after returning its</span>
<a name="l04120"></a>04120 <span class="comment">                                                         current value. */</span>
<a name="l04121"></a>04121     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a036c41fb0bbff0283cc61e2f45b49d4c">lnk_stats_ena</a>                : 1;  <span class="comment">/**&lt; Enable link statistics counters. */</span>
<a name="l04122"></a>04122     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aa1c8f8472b5c218b24d8c5650122da66">mltuse_fc_ena</a>                : 1;  <span class="comment">/**&lt; When set, the multiuse field of control words contains flow-control status. Otherwise, the</span>
<a name="l04123"></a>04123 <span class="comment">                                                         multiuse field contains ILK_TX()_CFG1[TX_MLTUSE].   This field must not be changed unless</span>
<a name="l04124"></a>04124 <span class="comment">                                                         ILK_TX()_CFG0.LANE_ENA=0.  Setting ILK_TX()_CFG0.MLTUSE_FC_ENA=1 requires</span>
<a name="l04125"></a>04125 <span class="comment">                                                         ILK_TX()_CFG0.CAL_ENA=1. */</span>
<a name="l04126"></a>04126     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a0124ae8a88e6a5eb1773feb72cce8f95">cal_ena</a>                      : 1;  <span class="comment">/**&lt; Enable TX calendar. When not asserted, the default calendar is used:</span>
<a name="l04127"></a>04127 <span class="comment">                                                         First control word:</span>
<a name="l04128"></a>04128 <span class="comment">                                                         _ entry 0 = link.</span>
<a name="l04129"></a>04129 <span class="comment">                                                         _ entry 1 = backpressure ID 0.</span>
<a name="l04130"></a>04130 <span class="comment">                                                         _ entry 2 = backpressure ID 1.</span>
<a name="l04131"></a>04131 <span class="comment">                                                         _ ...</span>
<a name="l04132"></a>04132 <span class="comment">                                                         _ entry 15 = backpressure ID 14.</span>
<a name="l04133"></a>04133 <span class="comment">                                                         Second control word:</span>
<a name="l04134"></a>04134 <span class="comment">                                                         _ entry 16 = link.</span>
<a name="l04135"></a>04135 <span class="comment">                                                         _ entry 17 = backpressure ID 15.</span>
<a name="l04136"></a>04136 <span class="comment">                                                         _ entry 18 = backpressure ID 16.</span>
<a name="l04137"></a>04137 <span class="comment">                                                         _ ...</span>
<a name="l04138"></a>04138 <span class="comment">                                                         This continues until the calendar depth is reached.</span>
<a name="l04139"></a>04139 <span class="comment">                                                         To disable backpressure completely, enable the calendar table and program each calendar</span>
<a name="l04140"></a>04140 <span class="comment">                                                         table entry to transmit XON. */</span>
<a name="l04141"></a>04141     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aa5fda470b1f4833013bdfec53a3e70b8">mfrm_len</a>                     : 13; <span class="comment">/**&lt; The quantity of data sent on each lane including one sync word, scrambler state, diag</span>
<a name="l04142"></a>04142 <span class="comment">                                                         word, zero or more skip words, and the data payload. Must be large than</span>
<a name="l04143"></a>04143 <span class="comment">                                                         _ ILK_TX()_CFG1[SKIP_CNT] + 32.</span>
<a name="l04144"></a>04144 <span class="comment">                                                         Supported range:</span>
<a name="l04145"></a>04145 <span class="comment">                                                         _ ILK_TX()_CFG1[SKIP_CNT] + 32 &lt; [MFRM_LEN] &lt;= 4096 */</span>
<a name="l04146"></a>04146     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a49a826d02f5e0c41e180a4e41fdd42f2">brst_shrt</a>                    : 7;  <span class="comment">/**&lt; Minimum interval between burst control words, as a multiple of eight bytes. Supported</span>
<a name="l04147"></a>04147 <span class="comment">                                                         range from eight to 512 bytes (i.e. 0 &lt; [BRST_SHRT] &lt;= 64). */</span>
<a name="l04148"></a>04148     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ae24ae57a5ee67795f7ba4976c304fe39">lane_rev</a>                     : 1;  <span class="comment">/**&lt; Lane reversal. When enabled, lane striping is performed from most significant lane enabled</span>
<a name="l04149"></a>04149 <span class="comment">                                                         to least significant lane enabled. [LANE_ENA] must be zero before changing [LANE_REV]. */</span>
<a name="l04150"></a>04150     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a67dd55a978de28a80edf8f054b817585">brst_max</a>                     : 5;  <span class="comment">/**&lt; Maximum size of a data burst, as a multiple of 64-byte blocks. Supported range is from 64</span>
<a name="l04151"></a>04151 <span class="comment">                                                         to 1024 bytes (i.e. 0 &lt; [BRST_MAX] &lt;= 16). */</span>
<a name="l04152"></a>04152     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a65fc930de70d668e01c1c11fdacbf7fd">reserved_25_25</a>               : 1;
<a name="l04153"></a>04153     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a75d6d269e1a9f73190cab7dac844add9">cal_depth</a>                    : 9;  <span class="comment">/**&lt; Number of valid entries in the calendar. [CAL_DEPTH][2:0] must be zero. Supported range is</span>
<a name="l04154"></a>04154 <span class="comment">                                                         from 0 to 288.</span>
<a name="l04155"></a>04155 <span class="comment">                                                         If [CAL_DEPTH] = 0x0, the calendar is completely disabled and all transmit flow control</span>
<a name="l04156"></a>04156 <span class="comment">                                                         status is XOFF. */</span>
<a name="l04157"></a>04157     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ada2911c30e47bcf3a8be2b5c033ac7f3">lane_ena</a>                     : 16; <span class="comment">/**&lt; Lane enable mask. Link is enabled if any lane is enabled. The same lane should not be</span>
<a name="l04158"></a>04158 <span class="comment">                                                         enabled in multiple</span>
<a name="l04159"></a>04159 <span class="comment">                                                         ILK_TX0/1_CFG0. Each bit of [LANE_ENA] maps to a TX lane (TLE) and a QLM lane. Note that</span>
<a name="l04160"></a>04160 <span class="comment">                                                         [LANE_REV] has no effect on this mapping.</span>
<a name="l04161"></a>04161 <span class="comment">                                                         _ [LANE_ENA&lt;0&gt;]  = TLE0   =  QLM4 lane 0.</span>
<a name="l04162"></a>04162 <span class="comment">                                                         _ [LANE_ENA&lt;1&gt;]  = TLE1   =  QLM4 lane 1.</span>
<a name="l04163"></a>04163 <span class="comment">                                                         _ [LANE_ENA&lt;2&gt;]  = TLE2   =  QLM4 lane 2.</span>
<a name="l04164"></a>04164 <span class="comment">                                                         _ [LANE_ENA&lt;3&gt;]  = TLE3   =  QLM4 lane 3.</span>
<a name="l04165"></a>04165 <span class="comment">                                                         _ [LANE_ENA&lt;4&gt;]  = TLE4   =  QLM5 lane 0.</span>
<a name="l04166"></a>04166 <span class="comment">                                                         _ [LANE_ENA&lt;5&gt;]  = TLE5   =  QLM5 lane 1.</span>
<a name="l04167"></a>04167 <span class="comment">                                                         _ [LANE_ENA&lt;6&gt;]  = TLE6   =  QLM5 lane 2.</span>
<a name="l04168"></a>04168 <span class="comment">                                                         _ [LANE_ENA&lt;7&gt;]  = TLE7   =  QLM5 lane 3.</span>
<a name="l04169"></a>04169 <span class="comment">                                                         _ [LANE_ENA&lt;8&gt;]  = TLE8   =  QLM6 lane 0.</span>
<a name="l04170"></a>04170 <span class="comment">                                                         _ [LANE_ENA&lt;9&gt;]  = TLE9   =  QLM6 lane 1.</span>
<a name="l04171"></a>04171 <span class="comment">                                                         _ [LANE_ENA&lt;10&gt;] = TLE10  =  QLM6 lane 2.</span>
<a name="l04172"></a>04172 <span class="comment">                                                         _ [LANE_ENA&lt;11&gt;] = TLE11  =  QLM6 lane 3.</span>
<a name="l04173"></a>04173 <span class="comment">                                                         _ [LANE_ENA&lt;12&gt;] = TLE12  =  QLM7 lane 0.</span>
<a name="l04174"></a>04174 <span class="comment">                                                         _ [LANE_ENA&lt;13&gt;] = TLE13  =  QLM7 lane 1.</span>
<a name="l04175"></a>04175 <span class="comment">                                                         _ [LANE_ENA&lt;14&gt;] = TLE14  =  QLM7 lane 2.</span>
<a name="l04176"></a>04176 <span class="comment">                                                         _ [LANE_ENA&lt;15&gt;] = TLE15  =  QLM7 lane 3. */</span>
<a name="l04177"></a>04177 <span class="preprocessor">#else</span>
<a name="l04178"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ada2911c30e47bcf3a8be2b5c033ac7f3">04178</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ada2911c30e47bcf3a8be2b5c033ac7f3">lane_ena</a>                     : 16;
<a name="l04179"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a75d6d269e1a9f73190cab7dac844add9">04179</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a75d6d269e1a9f73190cab7dac844add9">cal_depth</a>                    : 9;
<a name="l04180"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a65fc930de70d668e01c1c11fdacbf7fd">04180</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a65fc930de70d668e01c1c11fdacbf7fd">reserved_25_25</a>               : 1;
<a name="l04181"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a67dd55a978de28a80edf8f054b817585">04181</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a67dd55a978de28a80edf8f054b817585">brst_max</a>                     : 5;
<a name="l04182"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ae24ae57a5ee67795f7ba4976c304fe39">04182</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ae24ae57a5ee67795f7ba4976c304fe39">lane_rev</a>                     : 1;
<a name="l04183"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a49a826d02f5e0c41e180a4e41fdd42f2">04183</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a49a826d02f5e0c41e180a4e41fdd42f2">brst_shrt</a>                    : 7;
<a name="l04184"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aa5fda470b1f4833013bdfec53a3e70b8">04184</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aa5fda470b1f4833013bdfec53a3e70b8">mfrm_len</a>                     : 13;
<a name="l04185"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a0124ae8a88e6a5eb1773feb72cce8f95">04185</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a0124ae8a88e6a5eb1773feb72cce8f95">cal_ena</a>                      : 1;
<a name="l04186"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aa1c8f8472b5c218b24d8c5650122da66">04186</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aa1c8f8472b5c218b24d8c5650122da66">mltuse_fc_ena</a>                : 1;
<a name="l04187"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a036c41fb0bbff0283cc61e2f45b49d4c">04187</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a036c41fb0bbff0283cc61e2f45b49d4c">lnk_stats_ena</a>                : 1;
<a name="l04188"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a8c3bdb790aa82b4c3f26da1232cdd02d">04188</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a8c3bdb790aa82b4c3f26da1232cdd02d">lnk_stats_rdclr</a>              : 1;
<a name="l04189"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a7ebc798aa645dedc835260a27e468d02">04189</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a7ebc798aa645dedc835260a27e468d02">ptrn_mode</a>                    : 1;
<a name="l04190"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ac8ea59bc488f48772385721ce9e646d2">04190</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#ac8ea59bc488f48772385721ce9e646d2">reserved_57_59</a>               : 3;
<a name="l04191"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a4584824728fd987f77781b6d3bd71ef6">04191</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a4584824728fd987f77781b6d3bd71ef6">txf_byp_dis</a>                  : 1;
<a name="l04192"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aeb51eb75e4827e73621b33acd4e53d99">04192</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#aeb51eb75e4827e73621b33acd4e53d99">int_lpbk</a>                     : 1;
<a name="l04193"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#acd9b7df9416e58dee0d5ca7803dcdf5d">04193</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#acd9b7df9416e58dee0d5ca7803dcdf5d">ext_lpbk</a>                     : 1;
<a name="l04194"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a4d2c84d73f1f6d721866439ec376a962">04194</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html#a4d2c84d73f1f6d721866439ec376a962">ext_lpbk_fc</a>                  : 1;
<a name="l04195"></a>04195 <span class="preprocessor">#endif</span>
<a name="l04196"></a>04196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__cfg0.html#aea2837a6535f4c1d5cb9d9e8ae742c46">s</a>;
<a name="l04197"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html">04197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html">cvmx_ilk_txx_cfg0_cn68xx</a> {
<a name="l04198"></a>04198 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04199"></a>04199 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a83d9cc34ba0bc0cf2b6db7b48832f94f">ext_lpbk_fc</a>                  : 1;  <span class="comment">/**&lt; Enable Rx-Tx flowcontrol loopback (external) */</span>
<a name="l04200"></a>04200     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a855829eaf7d9633a0c9922fd409907ba">ext_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable Rx-Tx data loopback (external). Note that with differing</span>
<a name="l04201"></a>04201 <span class="comment">                                                         transmit &amp; receive clocks, skip word are  inserted/deleted */</span>
<a name="l04202"></a>04202     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a457695995ed04f0d41149d55b6f024a3">int_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable Tx-Rx loopback (internal) */</span>
<a name="l04203"></a>04203     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab179f6212a5c165f257d09d75057233a">reserved_57_60</a>               : 4;
<a name="l04204"></a>04204     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab67f3c92e88cc0a0ecb1afcd674b3037">ptrn_mode</a>                    : 1;  <span class="comment">/**&lt; Enable programmable test pattern mode.  This mode allows</span>
<a name="l04205"></a>04205 <span class="comment">                                                         software to send a packet containing a programmable pattern.</span>
<a name="l04206"></a>04206 <span class="comment">                                                         While in this mode, the scramblers and disparity inversion will</span>
<a name="l04207"></a>04207 <span class="comment">                                                         be disabled.  In addition, no framing layer control words will</span>
<a name="l04208"></a>04208 <span class="comment">                                                         be transmitted (ie. no SYNC, scrambler state, skip, or</span>
<a name="l04209"></a>04209 <span class="comment">                                                         diagnostic words will be transmitted).</span>
<a name="l04210"></a>04210 <span class="comment"></span>
<a name="l04211"></a>04211 <span class="comment">                                                         NOTE: Software must first write ILK_TXX_CFG0[LANE_ENA]=0 before</span>
<a name="l04212"></a>04212 <span class="comment">                                                         enabling/disabling this mode. */</span>
<a name="l04213"></a>04213     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#acd76be0862f8032a0254ea015b4cf9c3">reserved_55_55</a>               : 1;
<a name="l04214"></a>04214     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#abe16a045e75c862fb9e7912d8ee8c2e9">lnk_stats_ena</a>                : 1;  <span class="comment">/**&lt; Enable link statistics counters */</span>
<a name="l04215"></a>04215     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#afbb1ae4762ab9c8b803fd3037000ae00">mltuse_fc_ena</a>                : 1;  <span class="comment">/**&lt; When set, the multi-use field of control words will contain</span>
<a name="l04216"></a>04216 <span class="comment">                                                         flow control status.  Otherwise, the multi-use field will</span>
<a name="l04217"></a>04217 <span class="comment">                                                         contain ILK_TXX_CFG1[TX_MLTUSE] */</span>
<a name="l04218"></a>04218     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a64af1ea74ac70f4a90da609da2dd3c5f">cal_ena</a>                      : 1;  <span class="comment">/**&lt; Enable Tx calendar, else default calendar used:</span>
<a name="l04219"></a>04219 <span class="comment">                                                              First control word:</span>
<a name="l04220"></a>04220 <span class="comment">                                                               Entry 0  = link</span>
<a name="l04221"></a>04221 <span class="comment">                                                               Entry 1  = backpressue id 0</span>
<a name="l04222"></a>04222 <span class="comment">                                                               Entry 2  = backpressue id 1</span>
<a name="l04223"></a>04223 <span class="comment">                                                               ...etc.</span>
<a name="l04224"></a>04224 <span class="comment">                                                            Second control word:</span>
<a name="l04225"></a>04225 <span class="comment">                                                               Entry 16 = link</span>
<a name="l04226"></a>04226 <span class="comment">                                                               Entry 17 = backpressue id 15</span>
<a name="l04227"></a>04227 <span class="comment">                                                               Entry 18 = backpressue id 16</span>
<a name="l04228"></a>04228 <span class="comment">                                                               ...etc.</span>
<a name="l04229"></a>04229 <span class="comment">                                                         This continues until the status for all 64 backpressue ids gets</span>
<a name="l04230"></a>04230 <span class="comment">                                                         transmitted (ie. 0-68 calendar table entries).  The remaining 3</span>
<a name="l04231"></a>04231 <span class="comment">                                                         calendar table entries (ie. 69-71) will always transmit XOFF.</span>
<a name="l04232"></a>04232 <span class="comment"></span>
<a name="l04233"></a>04233 <span class="comment">                                                         To disable backpressure completely, enable the calendar table</span>
<a name="l04234"></a>04234 <span class="comment">                                                         and program each calendar table entry to transmit XON */</span>
<a name="l04235"></a>04235     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a315de1ebfb115c155016c263f448db51">mfrm_len</a>                     : 13; <span class="comment">/**&lt; The quantity of data sent on each lane including one sync word,</span>
<a name="l04236"></a>04236 <span class="comment">                                                         scrambler state, diag word, zero or more skip words, and the</span>
<a name="l04237"></a>04237 <span class="comment">                                                         data  payload.  Must be large than ILK_TXX_CFG1[SKIP_CNT]+9.</span>
<a name="l04238"></a>04238 <span class="comment">                                                         Supported range:ILK_TXX_CFG1[SKIP_CNT]+9 &lt; MFRM_LEN &lt;= 4096) */</span>
<a name="l04239"></a>04239     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab501eda974a2d288eb143b98b2a36c16">brst_shrt</a>                    : 7;  <span class="comment">/**&lt; Minimum interval between burst control words, as a multiple of</span>
<a name="l04240"></a>04240 <span class="comment">                                                         8 bytes.  Supported range from 8 bytes to 512 (ie. 0 &lt;</span>
<a name="l04241"></a>04241 <span class="comment">                                                         BRST_SHRT &lt;= 64) */</span>
<a name="l04242"></a>04242     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#aec8d1630bb61632d351bec28cd4d57fd">lane_rev</a>                     : 1;  <span class="comment">/**&lt; Lane reversal.   When enabled, lane striping is performed from</span>
<a name="l04243"></a>04243 <span class="comment">                                                         most significant lane enabled to least significant lane</span>
<a name="l04244"></a>04244 <span class="comment">                                                         enabled.  LANE_ENA must be zero before changing LANE_REV. */</span>
<a name="l04245"></a>04245     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a7aab04ec8d9079b324ce0fa62c274852">brst_max</a>                     : 5;  <span class="comment">/**&lt; Maximum size of a data burst, as a multiple of 64 byte blocks.</span>
<a name="l04246"></a>04246 <span class="comment">                                                         Supported range is from 64 bytes to 1024 bytes. (ie. 0 &lt;</span>
<a name="l04247"></a>04247 <span class="comment">                                                         BRST_MAX &lt;= 16) */</span>
<a name="l04248"></a>04248     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a3a77f0c9d60772a1fc8269b2abebffe9">reserved_25_25</a>               : 1;
<a name="l04249"></a>04249     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ad2f6e898f2fb1b7edde3d05037289cb9">cal_depth</a>                    : 9;  <span class="comment">/**&lt; Number of valid entries in the calendar.  CAL_DEPTH[2:0] must</span>
<a name="l04250"></a>04250 <span class="comment">                                                         be zero.  Supported range from 8 to 288.  If CAL_ENA is 0,</span>
<a name="l04251"></a>04251 <span class="comment">                                                         this field has no effect and the calendar depth is 72 entries. */</span>
<a name="l04252"></a>04252     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a424c2cf594ed10841b872b8d80beb755">reserved_8_15</a>                : 8;
<a name="l04253"></a>04253     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a69a9a24a898d01f6644e24d0597f9103">lane_ena</a>                     : 8;  <span class="comment">/**&lt; Lane enable mask.  Link is enabled if any lane is enabled.  The</span>
<a name="l04254"></a>04254 <span class="comment">                                                         same lane should not be enabled in multiple ILK_TXx_CFG0.  Each</span>
<a name="l04255"></a>04255 <span class="comment">                                                         bit of LANE_ENA maps to a TX lane (TLE) and a QLM lane.  NOTE:</span>
<a name="l04256"></a>04256 <span class="comment">                                                         LANE_REV has no effect on this mapping.</span>
<a name="l04257"></a>04257 <span class="comment"></span>
<a name="l04258"></a>04258 <span class="comment">                                                               LANE_ENA[0] = TLE0 = QLM1 lane 0</span>
<a name="l04259"></a>04259 <span class="comment">                                                               LANE_ENA[1] = TLE1 = QLM1 lane 1</span>
<a name="l04260"></a>04260 <span class="comment">                                                               LANE_ENA[2] = TLE2 = QLM1 lane 2</span>
<a name="l04261"></a>04261 <span class="comment">                                                               LANE_ENA[3] = TLE3 = QLM1 lane 3</span>
<a name="l04262"></a>04262 <span class="comment">                                                               LANE_ENA[4] = TLE4 = QLM2 lane 0</span>
<a name="l04263"></a>04263 <span class="comment">                                                               LANE_ENA[5] = TLE5 = QLM2 lane 1</span>
<a name="l04264"></a>04264 <span class="comment">                                                               LANE_ENA[6] = TLE6 = QLM2 lane 2</span>
<a name="l04265"></a>04265 <span class="comment">                                                               LANE_ENA[7] = TLE7 = QLM2 lane 3 */</span>
<a name="l04266"></a>04266 <span class="preprocessor">#else</span>
<a name="l04267"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a69a9a24a898d01f6644e24d0597f9103">04267</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a69a9a24a898d01f6644e24d0597f9103">lane_ena</a>                     : 8;
<a name="l04268"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a424c2cf594ed10841b872b8d80beb755">04268</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a424c2cf594ed10841b872b8d80beb755">reserved_8_15</a>                : 8;
<a name="l04269"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ad2f6e898f2fb1b7edde3d05037289cb9">04269</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ad2f6e898f2fb1b7edde3d05037289cb9">cal_depth</a>                    : 9;
<a name="l04270"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a3a77f0c9d60772a1fc8269b2abebffe9">04270</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a3a77f0c9d60772a1fc8269b2abebffe9">reserved_25_25</a>               : 1;
<a name="l04271"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a7aab04ec8d9079b324ce0fa62c274852">04271</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a7aab04ec8d9079b324ce0fa62c274852">brst_max</a>                     : 5;
<a name="l04272"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#aec8d1630bb61632d351bec28cd4d57fd">04272</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#aec8d1630bb61632d351bec28cd4d57fd">lane_rev</a>                     : 1;
<a name="l04273"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab501eda974a2d288eb143b98b2a36c16">04273</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab501eda974a2d288eb143b98b2a36c16">brst_shrt</a>                    : 7;
<a name="l04274"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a315de1ebfb115c155016c263f448db51">04274</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a315de1ebfb115c155016c263f448db51">mfrm_len</a>                     : 13;
<a name="l04275"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a64af1ea74ac70f4a90da609da2dd3c5f">04275</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a64af1ea74ac70f4a90da609da2dd3c5f">cal_ena</a>                      : 1;
<a name="l04276"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#afbb1ae4762ab9c8b803fd3037000ae00">04276</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#afbb1ae4762ab9c8b803fd3037000ae00">mltuse_fc_ena</a>                : 1;
<a name="l04277"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#abe16a045e75c862fb9e7912d8ee8c2e9">04277</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#abe16a045e75c862fb9e7912d8ee8c2e9">lnk_stats_ena</a>                : 1;
<a name="l04278"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#acd76be0862f8032a0254ea015b4cf9c3">04278</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#acd76be0862f8032a0254ea015b4cf9c3">reserved_55_55</a>               : 1;
<a name="l04279"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab67f3c92e88cc0a0ecb1afcd674b3037">04279</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab67f3c92e88cc0a0ecb1afcd674b3037">ptrn_mode</a>                    : 1;
<a name="l04280"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab179f6212a5c165f257d09d75057233a">04280</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#ab179f6212a5c165f257d09d75057233a">reserved_57_60</a>               : 4;
<a name="l04281"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a457695995ed04f0d41149d55b6f024a3">04281</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a457695995ed04f0d41149d55b6f024a3">int_lpbk</a>                     : 1;
<a name="l04282"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a855829eaf7d9633a0c9922fd409907ba">04282</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a855829eaf7d9633a0c9922fd409907ba">ext_lpbk</a>                     : 1;
<a name="l04283"></a><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a83d9cc34ba0bc0cf2b6db7b48832f94f">04283</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html#a83d9cc34ba0bc0cf2b6db7b48832f94f">ext_lpbk_fc</a>                  : 1;
<a name="l04284"></a>04284 <span class="preprocessor">#endif</span>
<a name="l04285"></a>04285 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__cfg0.html#abbb4ca9c601185e866ccac722dd22fa0">cn68xx</a>;
<a name="l04286"></a><a class="code" href="unioncvmx__ilk__txx__cfg0.html#a9370196fdae51aab4a94516a4b25827d">04286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__cn68xx.html">cvmx_ilk_txx_cfg0_cn68xx</a>       <a class="code" href="unioncvmx__ilk__txx__cfg0.html#a9370196fdae51aab4a94516a4b25827d">cn68xxp1</a>;
<a name="l04287"></a><a class="code" href="unioncvmx__ilk__txx__cfg0.html#a94c5c06986e46f6e2d1a9a40c37e9851">04287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html">cvmx_ilk_txx_cfg0_s</a>            <a class="code" href="unioncvmx__ilk__txx__cfg0.html#a94c5c06986e46f6e2d1a9a40c37e9851">cn78xx</a>;
<a name="l04288"></a><a class="code" href="unioncvmx__ilk__txx__cfg0.html#a47ccacf6969f35bf406beae11a959c61">04288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg0_1_1cvmx__ilk__txx__cfg0__s.html">cvmx_ilk_txx_cfg0_s</a>            <a class="code" href="unioncvmx__ilk__txx__cfg0.html#a47ccacf6969f35bf406beae11a959c61">cn78xxp1</a>;
<a name="l04289"></a>04289 };
<a name="l04290"></a><a class="code" href="cvmx-ilk-defs_8h.html#a972f6269aff7b051fe94b16f3aab8366">04290</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cfg0.html" title="cvmx_ilk_tx::_cfg0">cvmx_ilk_txx_cfg0</a> <a class="code" href="unioncvmx__ilk__txx__cfg0.html" title="cvmx_ilk_tx::_cfg0">cvmx_ilk_txx_cfg0_t</a>;
<a name="l04291"></a>04291 <span class="comment"></span>
<a name="l04292"></a>04292 <span class="comment">/**</span>
<a name="l04293"></a>04293 <span class="comment"> * cvmx_ilk_tx#_cfg1</span>
<a name="l04294"></a>04294 <span class="comment"> */</span>
<a name="l04295"></a><a class="code" href="unioncvmx__ilk__txx__cfg1.html">04295</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cfg1.html" title="cvmx_ilk_tx::_cfg1">cvmx_ilk_txx_cfg1</a> {
<a name="l04296"></a><a class="code" href="unioncvmx__ilk__txx__cfg1.html#a9f2c8ce95916f22ec635b09fbac86265">04296</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__cfg1.html#a9f2c8ce95916f22ec635b09fbac86265">u64</a>;
<a name="l04297"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html">04297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html">cvmx_ilk_txx_cfg1_s</a> {
<a name="l04298"></a>04298 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04299"></a>04299 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a2f816506f0b5c26b8368297fd532e820">ser_low</a>                      : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04300"></a>04300     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a7b31f882b90d42fa85198c078e8b86bc">reserved_53_59</a>               : 7;
<a name="l04301"></a>04301     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ad8323183e36a110fa6ab79e8fa5d36f1">brst_min</a>                     : 5;  <span class="comment">/**&lt; Minimum size of a data burst, as a multiple of 32-byte blocks. 0 disables the scheduling</span>
<a name="l04302"></a>04302 <span class="comment">                                                         enhancement. When nonzero, must satisfy:</span>
<a name="l04303"></a>04303 <span class="comment">                                                         _ (BRST_SHRT*8) &lt;= (BRST_MIN*32) &lt;= (BRST_MAX*64)/2. */</span>
<a name="l04304"></a>04304     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#aaa33f99c62c24752ffbfe3c261775119">reserved_43_47</a>               : 5;
<a name="l04305"></a>04305     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a9a30612a7aa8d67207552909ea578203">ser_limit</a>                    : 10; <span class="comment">/**&lt; Reduce latency by limiting the amount of data in flight for each SerDes. If 0x0, hardware</span>
<a name="l04306"></a>04306 <span class="comment">                                                         will compute it. Otherwise, SER_LIMIT must be set as follows:</span>
<a name="l04307"></a>04307 <span class="comment">                                                         _ SER_LIMIT &gt;= 148 + (BAUD / SCLK) * (12 + (NUM_LANES/2))</span>
<a name="l04308"></a>04308 <span class="comment">                                                         For instance, for sclk=1.1GHz,BAUD=10.3125,NUM_LANES=16 :</span>
<a name="l04309"></a>04309 <span class="comment">                                                         _ SER_LIMIT &gt;= 148 + (10.3125 / 1.1 * (12 + (12/2))</span>
<a name="l04310"></a>04310 <span class="comment">                                                         _ SER_LIMIT &gt;= 317 */</span>
<a name="l04311"></a>04311     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a312d89e9d586faedbe312a905d14f29a">pkt_busy</a>                     : 1;  <span class="comment">/**&lt; Packet busy. When [PKT_ENA]=0, [PKT_BUSY]=1 indicates the TX-link is</span>
<a name="l04312"></a>04312 <span class="comment">                                                         transmitting data. When [PKT_ENA]=1, [PKT_BUSY] is undefined. */</span>
<a name="l04313"></a>04313     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a717c0c7345a4a6dacd1ed2baceb95b86">pipe_crd_dis</a>                 : 1;  <span class="comment">/**&lt; Disable channel credits. Should be set to 1 when PKO is configured to ignore channel credits. */</span>
<a name="l04314"></a>04314     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#aae4266dba1ea09f0c94bb0b397459e39">ptp_delay</a>                    : 5;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04315"></a>04315     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ae5434671550ffe2c90288884309fee6c">skip_cnt</a>                     : 4;  <span class="comment">/**&lt; Number of skip words to insert after the scrambler state. */</span>
<a name="l04316"></a>04316     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ab6311a87461ec85690549d809e9d978e">pkt_flush</a>                    : 1;  <span class="comment">/**&lt; Packet transmit flush. When asserted, the TxFIFO continuously drains; all data is dropped.</span>
<a name="l04317"></a>04317 <span class="comment">                                                         Software should first write [PKT_ENA] = 0 and wait for [PKT_BUSY] = 0. */</span>
<a name="l04318"></a>04318     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a0ea7208a10a386d1ded32864d726ad8a">pkt_ena</a>                      : 1;  <span class="comment">/**&lt; Packet transmit enable. When asserted, the TX-link stops transmitting packets, as per</span>
<a name="l04319"></a>04319 <span class="comment">                                                         [RX_LINK_FC_PKT]. */</span>
<a name="l04320"></a>04320     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#af7ec7d7d0b47214ffc0aabaf1d337561">la_mode</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04321"></a>04321     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#af8012381a8d932641c23a85a76413acf">tx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow-control status transmitted by the TX-link. XON (=1) when RX_FIFO_CNT &lt;=</span>
<a name="l04322"></a>04322 <span class="comment">                                                         RX_FIFO_HWM and lane alignment is done */</span>
<a name="l04323"></a>04323     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ad1c039e22db44888a5ce190515f4ca80">rx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow-control status received in burst/idle control words. When [RX_LINK_FC_IGN] = 0,</span>
<a name="l04324"></a>04324 <span class="comment">                                                         XOFF (=0) causes TX-link to stop transmitting on all channels. */</span>
<a name="l04325"></a>04325     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a320ba6eab44fcc6771269a7fb1605d47">reserved_12_16</a>               : 5;
<a name="l04326"></a>04326     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a637734f56cedb321b029c9255de1d5c9">tx_link_fc_jam</a>               : 1;  <span class="comment">/**&lt; All flow-control transmitted in burst/idle control words are XOFF whenever TX_LINK_FC = 0</span>
<a name="l04327"></a>04327 <span class="comment">                                                         (XOFF). Assert this field to allow link XOFF to automatically XOFF all channels. */</span>
<a name="l04328"></a>04328     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a85de4d7d13bc989175e5aef52f051667">rx_link_fc_pkt</a>               : 1;  <span class="comment">/**&lt; Link flow-control received in burst/idle control words causes TX-link to stop transmitting</span>
<a name="l04329"></a>04329 <span class="comment">                                                         at the end of a packet instead of</span>
<a name="l04330"></a>04330 <span class="comment">                                                         the end of a burst. */</span>
<a name="l04331"></a>04331     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ab7f23f153fb417223126c1a01448d937">rx_link_fc_ign</a>               : 1;  <span class="comment">/**&lt; Ignore the link flow-control status received in burst/idle control words */</span>
<a name="l04332"></a>04332     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a6eb0a3306a3df18a9f26863224d4e389">rmatch</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04333"></a>04333     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ae2fffef2a2f1088e683fa7d649fe4339">tx_mltuse</a>                    : 8;  <span class="comment">/**&lt; Multiuse bits are used when ILK_TX()_CFG0[MLTUSE_FC_ENA] = 0. */</span>
<a name="l04334"></a>04334 <span class="preprocessor">#else</span>
<a name="l04335"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ae2fffef2a2f1088e683fa7d649fe4339">04335</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ae2fffef2a2f1088e683fa7d649fe4339">tx_mltuse</a>                    : 8;
<a name="l04336"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a6eb0a3306a3df18a9f26863224d4e389">04336</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a6eb0a3306a3df18a9f26863224d4e389">rmatch</a>                       : 1;
<a name="l04337"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ab7f23f153fb417223126c1a01448d937">04337</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ab7f23f153fb417223126c1a01448d937">rx_link_fc_ign</a>               : 1;
<a name="l04338"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a85de4d7d13bc989175e5aef52f051667">04338</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a85de4d7d13bc989175e5aef52f051667">rx_link_fc_pkt</a>               : 1;
<a name="l04339"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a637734f56cedb321b029c9255de1d5c9">04339</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a637734f56cedb321b029c9255de1d5c9">tx_link_fc_jam</a>               : 1;
<a name="l04340"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a320ba6eab44fcc6771269a7fb1605d47">04340</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a320ba6eab44fcc6771269a7fb1605d47">reserved_12_16</a>               : 5;
<a name="l04341"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ad1c039e22db44888a5ce190515f4ca80">04341</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ad1c039e22db44888a5ce190515f4ca80">rx_link_fc</a>                   : 1;
<a name="l04342"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#af8012381a8d932641c23a85a76413acf">04342</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#af8012381a8d932641c23a85a76413acf">tx_link_fc</a>                   : 1;
<a name="l04343"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#af7ec7d7d0b47214ffc0aabaf1d337561">04343</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#af7ec7d7d0b47214ffc0aabaf1d337561">la_mode</a>                      : 1;
<a name="l04344"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a0ea7208a10a386d1ded32864d726ad8a">04344</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a0ea7208a10a386d1ded32864d726ad8a">pkt_ena</a>                      : 1;
<a name="l04345"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ab6311a87461ec85690549d809e9d978e">04345</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ab6311a87461ec85690549d809e9d978e">pkt_flush</a>                    : 1;
<a name="l04346"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ae5434671550ffe2c90288884309fee6c">04346</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ae5434671550ffe2c90288884309fee6c">skip_cnt</a>                     : 4;
<a name="l04347"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#aae4266dba1ea09f0c94bb0b397459e39">04347</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#aae4266dba1ea09f0c94bb0b397459e39">ptp_delay</a>                    : 5;
<a name="l04348"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a717c0c7345a4a6dacd1ed2baceb95b86">04348</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a717c0c7345a4a6dacd1ed2baceb95b86">pipe_crd_dis</a>                 : 1;
<a name="l04349"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a312d89e9d586faedbe312a905d14f29a">04349</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a312d89e9d586faedbe312a905d14f29a">pkt_busy</a>                     : 1;
<a name="l04350"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a9a30612a7aa8d67207552909ea578203">04350</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a9a30612a7aa8d67207552909ea578203">ser_limit</a>                    : 10;
<a name="l04351"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#aaa33f99c62c24752ffbfe3c261775119">04351</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#aaa33f99c62c24752ffbfe3c261775119">reserved_43_47</a>               : 5;
<a name="l04352"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ad8323183e36a110fa6ab79e8fa5d36f1">04352</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#ad8323183e36a110fa6ab79e8fa5d36f1">brst_min</a>                     : 5;
<a name="l04353"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a7b31f882b90d42fa85198c078e8b86bc">04353</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a7b31f882b90d42fa85198c078e8b86bc">reserved_53_59</a>               : 7;
<a name="l04354"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a2f816506f0b5c26b8368297fd532e820">04354</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html#a2f816506f0b5c26b8368297fd532e820">ser_low</a>                      : 4;
<a name="l04355"></a>04355 <span class="preprocessor">#endif</span>
<a name="l04356"></a>04356 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__cfg1.html#a04167ce49a30d47878dc26bda756800d">s</a>;
<a name="l04357"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html">04357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html">cvmx_ilk_txx_cfg1_cn68xx</a> {
<a name="l04358"></a>04358 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04359"></a>04359 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a3f7573d4f65ad3abce563b7d5b89afbd">reserved_33_63</a>               : 31;
<a name="l04360"></a>04360     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#ab42cdceb47abbb16ad1dc4ede265380b">pkt_busy</a>                     : 1;  <span class="comment">/**&lt; Tx-Link is transmitting data. */</span>
<a name="l04361"></a>04361     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aefb5675fd60d4c026da6e2cc92c33e7e">pipe_crd_dis</a>                 : 1;  <span class="comment">/**&lt; Disable pipe credits.   Should be set when PKO is configure to</span>
<a name="l04362"></a>04362 <span class="comment">                                                         ignore pipe credits. */</span>
<a name="l04363"></a>04363     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a07be94e3c36d3cea43a9f6788b1281b0">ptp_delay</a>                    : 5;  <span class="comment">/**&lt; Timestamp commit delay.  Must not be zero. */</span>
<a name="l04364"></a>04364     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a68b3c7c1cce248b83dd903e9de7ef9d1">skip_cnt</a>                     : 4;  <span class="comment">/**&lt; Number of skip words to insert after the scrambler state */</span>
<a name="l04365"></a>04365     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aaee8aa0bf7ee384e30078de103e9daf0">pkt_flush</a>                    : 1;  <span class="comment">/**&lt; Packet transmit flush.  While PKT_FLUSH=1, the TxFifo will</span>
<a name="l04366"></a>04366 <span class="comment">                                                         continuously drain; all data will be dropped.  Software should</span>
<a name="l04367"></a>04367 <span class="comment">                                                         first write PKT_ENA=0 and wait for PKT_BUSY=0. */</span>
<a name="l04368"></a>04368     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aa50ea257e58dddcc71bca0a1c25710aa">pkt_ena</a>                      : 1;  <span class="comment">/**&lt; Packet transmit enable.  When PKT_ENA=0, the Tx-Link will stop</span>
<a name="l04369"></a>04369 <span class="comment">                                                         transmitting packets, as per RX_LINK_FC_PKT */</span>
<a name="l04370"></a>04370     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a59cf34fc36db86540a9489f573e076b4">la_mode</a>                      : 1;  <span class="comment">/**&lt; Enable Interlaken Look-Aside traffic.   When LA_MODE=1 and</span>
<a name="l04371"></a>04371 <span class="comment">                                                         REMAP=1 for a given port-pipe, bit[39] of the 8-byte header</span>
<a name="l04372"></a>04372 <span class="comment">                                                         specifies the packet should be decoded as an LA packet. */</span>
<a name="l04373"></a>04373     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a02df1af84c24a3e7a194a3321ad2291a">tx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow control status transmitted by the Tx-Link</span>
<a name="l04374"></a>04374 <span class="comment">                                                         XON (=1) when RX_FIFO_CNT &lt;= RX_FIFO_HWM and lane alignment is</span>
<a name="l04375"></a>04375 <span class="comment">                                                         done */</span>
<a name="l04376"></a>04376     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a282bb716e32491333e902ec987635299">rx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow control status received in burst/idle control words.</span>
<a name="l04377"></a>04377 <span class="comment">                                                         When RX_LINK_FC_IGN=0, XOFF (=0) will cause Tx-Link to stop</span>
<a name="l04378"></a>04378 <span class="comment">                                                         transmitting on all channels. */</span>
<a name="l04379"></a>04379     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a6d7c3f74688ca477155e273ce3a4dae7">reserved_12_16</a>               : 5;
<a name="l04380"></a>04380     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a45f7785b55d24036f723410cbf7e5658">tx_link_fc_jam</a>               : 1;  <span class="comment">/**&lt; All flow control transmitted in burst/idle control words will</span>
<a name="l04381"></a>04381 <span class="comment">                                                         be XOFF whenever TX_LINK_FC is XOFF.   Enable this to allow</span>
<a name="l04382"></a>04382 <span class="comment">                                                         link XOFF to automatically XOFF all channels. */</span>
<a name="l04383"></a>04383     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#abf7353b9bd51c270690226121ef5819d">rx_link_fc_pkt</a>               : 1;  <span class="comment">/**&lt; Link flow control received in burst/idle control words causes</span>
<a name="l04384"></a>04384 <span class="comment">                                                         Tx-Link to stop transmitting at the end of a packet instead of</span>
<a name="l04385"></a>04385 <span class="comment">                                                         the end of a burst */</span>
<a name="l04386"></a>04386     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#ae44d33d8f6f4a7ceb9730ebdf03f0bec">rx_link_fc_ign</a>               : 1;  <span class="comment">/**&lt; Ignore the link flow control status received in burst/idle</span>
<a name="l04387"></a>04387 <span class="comment">                                                         control words */</span>
<a name="l04388"></a>04388     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a7498b50e0abb5619ebf1c7d6842d871d">rmatch</a>                       : 1;  <span class="comment">/**&lt; Enable rate matching circuitry */</span>
<a name="l04389"></a>04389     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a16d5dcf893237dd176fb8253f95f8623">tx_mltuse</a>                    : 8;  <span class="comment">/**&lt; Multiple Use bits used when ILKx_TX_CFG[LA_MODE=0] and</span>
<a name="l04390"></a>04390 <span class="comment">                                                         ILKx_TX_CFG[MLTUSE_FC_ENA] is zero */</span>
<a name="l04391"></a>04391 <span class="preprocessor">#else</span>
<a name="l04392"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a16d5dcf893237dd176fb8253f95f8623">04392</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a16d5dcf893237dd176fb8253f95f8623">tx_mltuse</a>                    : 8;
<a name="l04393"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a7498b50e0abb5619ebf1c7d6842d871d">04393</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a7498b50e0abb5619ebf1c7d6842d871d">rmatch</a>                       : 1;
<a name="l04394"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#ae44d33d8f6f4a7ceb9730ebdf03f0bec">04394</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#ae44d33d8f6f4a7ceb9730ebdf03f0bec">rx_link_fc_ign</a>               : 1;
<a name="l04395"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#abf7353b9bd51c270690226121ef5819d">04395</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#abf7353b9bd51c270690226121ef5819d">rx_link_fc_pkt</a>               : 1;
<a name="l04396"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a45f7785b55d24036f723410cbf7e5658">04396</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a45f7785b55d24036f723410cbf7e5658">tx_link_fc_jam</a>               : 1;
<a name="l04397"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a6d7c3f74688ca477155e273ce3a4dae7">04397</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a6d7c3f74688ca477155e273ce3a4dae7">reserved_12_16</a>               : 5;
<a name="l04398"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a282bb716e32491333e902ec987635299">04398</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a282bb716e32491333e902ec987635299">rx_link_fc</a>                   : 1;
<a name="l04399"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a02df1af84c24a3e7a194a3321ad2291a">04399</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a02df1af84c24a3e7a194a3321ad2291a">tx_link_fc</a>                   : 1;
<a name="l04400"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a59cf34fc36db86540a9489f573e076b4">04400</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a59cf34fc36db86540a9489f573e076b4">la_mode</a>                      : 1;
<a name="l04401"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aa50ea257e58dddcc71bca0a1c25710aa">04401</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aa50ea257e58dddcc71bca0a1c25710aa">pkt_ena</a>                      : 1;
<a name="l04402"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aaee8aa0bf7ee384e30078de103e9daf0">04402</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aaee8aa0bf7ee384e30078de103e9daf0">pkt_flush</a>                    : 1;
<a name="l04403"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a68b3c7c1cce248b83dd903e9de7ef9d1">04403</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a68b3c7c1cce248b83dd903e9de7ef9d1">skip_cnt</a>                     : 4;
<a name="l04404"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a07be94e3c36d3cea43a9f6788b1281b0">04404</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a07be94e3c36d3cea43a9f6788b1281b0">ptp_delay</a>                    : 5;
<a name="l04405"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aefb5675fd60d4c026da6e2cc92c33e7e">04405</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#aefb5675fd60d4c026da6e2cc92c33e7e">pipe_crd_dis</a>                 : 1;
<a name="l04406"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#ab42cdceb47abbb16ad1dc4ede265380b">04406</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#ab42cdceb47abbb16ad1dc4ede265380b">pkt_busy</a>                     : 1;
<a name="l04407"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a3f7573d4f65ad3abce563b7d5b89afbd">04407</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xx.html#a3f7573d4f65ad3abce563b7d5b89afbd">reserved_33_63</a>               : 31;
<a name="l04408"></a>04408 <span class="preprocessor">#endif</span>
<a name="l04409"></a>04409 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__cfg1.html#afebc843fd3bd9165094b3c8a301ee1c3">cn68xx</a>;
<a name="l04410"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html">04410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html">cvmx_ilk_txx_cfg1_cn68xxp1</a> {
<a name="l04411"></a>04411 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04412"></a>04412 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a6818bc56b828da0ca2c021210f27bd9a">reserved_32_63</a>               : 32;
<a name="l04413"></a>04413     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0ac27d5f306fe338630c45aa66df7f8c">pipe_crd_dis</a>                 : 1;  <span class="comment">/**&lt; Disable pipe credits.   Should be set when PKO is configure to</span>
<a name="l04414"></a>04414 <span class="comment">                                                         ignore pipe credits. */</span>
<a name="l04415"></a>04415     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0fc3e71b07ad6b5f1b54fed29595c9d4">ptp_delay</a>                    : 5;  <span class="comment">/**&lt; Timestamp commit delay.  Must not be zero. */</span>
<a name="l04416"></a>04416     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0b2b7f03a9d6ce6647de00852c774746">skip_cnt</a>                     : 4;  <span class="comment">/**&lt; Number of skip words to insert after the scrambler state */</span>
<a name="l04417"></a>04417     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a9ec83c51c7b60358b14a802eb45ebea9">pkt_flush</a>                    : 1;  <span class="comment">/**&lt; Packet transmit flush.  While PKT_FLUSH=1, the TxFifo will</span>
<a name="l04418"></a>04418 <span class="comment">                                                         continuously drain; all data will be dropped.  Software should</span>
<a name="l04419"></a>04419 <span class="comment">                                                         first write PKT_ENA=0 and wait packet transmission to stop. */</span>
<a name="l04420"></a>04420     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a8badd7c8e421452a919eead080c7ad9f">pkt_ena</a>                      : 1;  <span class="comment">/**&lt; Packet transmit enable.  When PKT_ENA=0, the Tx-Link will stop</span>
<a name="l04421"></a>04421 <span class="comment">                                                         transmitting packets, as per RX_LINK_FC_PKT */</span>
<a name="l04422"></a>04422     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a3a176c401d087365fe58809d8ed3f926">la_mode</a>                      : 1;  <span class="comment">/**&lt; 0 = Interlaken</span>
<a name="l04423"></a>04423 <span class="comment">                                                         1 = Interlaken Look-Aside */</span>
<a name="l04424"></a>04424     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a75c6fcd4456fdea98163130c2b9c8fc5">tx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow control status transmitted by the Tx-Link</span>
<a name="l04425"></a>04425 <span class="comment">                                                         XON (=1) when RX_FIFO_CNT &lt;= RX_FIFO_HWM and lane alignment is</span>
<a name="l04426"></a>04426 <span class="comment">                                                         done */</span>
<a name="l04427"></a>04427     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a73d9f04b7b929143dc6cb57820d9f5b4">rx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow control status received in burst/idle control words.</span>
<a name="l04428"></a>04428 <span class="comment">                                                         When RX_LINK_FC_IGN=0, XOFF (=0) will cause Tx-Link to stop</span>
<a name="l04429"></a>04429 <span class="comment">                                                         transmitting on all channels. */</span>
<a name="l04430"></a>04430     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a81b3ff6f2e381ff7c61c7c678e4f339a">reserved_12_16</a>               : 5;
<a name="l04431"></a>04431     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a852ad9b192e4d7c597d67593307e39c6">tx_link_fc_jam</a>               : 1;  <span class="comment">/**&lt; All flow control transmitted in burst/idle control words will</span>
<a name="l04432"></a>04432 <span class="comment">                                                         be XOFF whenever TX_LINK_FC is XOFF.   Enable this to allow</span>
<a name="l04433"></a>04433 <span class="comment">                                                         link XOFF to automatically XOFF all channels. */</span>
<a name="l04434"></a>04434     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a567c5571e7daa91960c0f1d81a0a4727">rx_link_fc_pkt</a>               : 1;  <span class="comment">/**&lt; Link flow control received in burst/idle control words causes</span>
<a name="l04435"></a>04435 <span class="comment">                                                         Tx-Link to stop transmitting at the end of a packet instead of</span>
<a name="l04436"></a>04436 <span class="comment">                                                         the end of a burst */</span>
<a name="l04437"></a>04437     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#af7afdee86725b9a3eabdd68067c4b3fb">rx_link_fc_ign</a>               : 1;  <span class="comment">/**&lt; Ignore the link flow control status received in burst/idle</span>
<a name="l04438"></a>04438 <span class="comment">                                                         control words */</span>
<a name="l04439"></a>04439     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#ad9cb957d3d78552779533ce02e8d5f68">rmatch</a>                       : 1;  <span class="comment">/**&lt; Enable rate matching circuitry */</span>
<a name="l04440"></a>04440     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#aebe1c3d6a943e45ba85dab5eb98f7239">tx_mltuse</a>                    : 8;  <span class="comment">/**&lt; Multiple Use bits used when ILKx_TX_CFG[LA_MODE=0] and</span>
<a name="l04441"></a>04441 <span class="comment">                                                         ILKx_TX_CFG[MLTUSE_FC_ENA] is zero */</span>
<a name="l04442"></a>04442 <span class="preprocessor">#else</span>
<a name="l04443"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#aebe1c3d6a943e45ba85dab5eb98f7239">04443</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#aebe1c3d6a943e45ba85dab5eb98f7239">tx_mltuse</a>                    : 8;
<a name="l04444"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#ad9cb957d3d78552779533ce02e8d5f68">04444</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#ad9cb957d3d78552779533ce02e8d5f68">rmatch</a>                       : 1;
<a name="l04445"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#af7afdee86725b9a3eabdd68067c4b3fb">04445</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#af7afdee86725b9a3eabdd68067c4b3fb">rx_link_fc_ign</a>               : 1;
<a name="l04446"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a567c5571e7daa91960c0f1d81a0a4727">04446</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a567c5571e7daa91960c0f1d81a0a4727">rx_link_fc_pkt</a>               : 1;
<a name="l04447"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a852ad9b192e4d7c597d67593307e39c6">04447</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a852ad9b192e4d7c597d67593307e39c6">tx_link_fc_jam</a>               : 1;
<a name="l04448"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a81b3ff6f2e381ff7c61c7c678e4f339a">04448</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a81b3ff6f2e381ff7c61c7c678e4f339a">reserved_12_16</a>               : 5;
<a name="l04449"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a73d9f04b7b929143dc6cb57820d9f5b4">04449</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a73d9f04b7b929143dc6cb57820d9f5b4">rx_link_fc</a>                   : 1;
<a name="l04450"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a75c6fcd4456fdea98163130c2b9c8fc5">04450</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a75c6fcd4456fdea98163130c2b9c8fc5">tx_link_fc</a>                   : 1;
<a name="l04451"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a3a176c401d087365fe58809d8ed3f926">04451</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a3a176c401d087365fe58809d8ed3f926">la_mode</a>                      : 1;
<a name="l04452"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a8badd7c8e421452a919eead080c7ad9f">04452</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a8badd7c8e421452a919eead080c7ad9f">pkt_ena</a>                      : 1;
<a name="l04453"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a9ec83c51c7b60358b14a802eb45ebea9">04453</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a9ec83c51c7b60358b14a802eb45ebea9">pkt_flush</a>                    : 1;
<a name="l04454"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0b2b7f03a9d6ce6647de00852c774746">04454</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0b2b7f03a9d6ce6647de00852c774746">skip_cnt</a>                     : 4;
<a name="l04455"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0fc3e71b07ad6b5f1b54fed29595c9d4">04455</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0fc3e71b07ad6b5f1b54fed29595c9d4">ptp_delay</a>                    : 5;
<a name="l04456"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0ac27d5f306fe338630c45aa66df7f8c">04456</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a0ac27d5f306fe338630c45aa66df7f8c">pipe_crd_dis</a>                 : 1;
<a name="l04457"></a><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a6818bc56b828da0ca2c021210f27bd9a">04457</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__cn68xxp1.html#a6818bc56b828da0ca2c021210f27bd9a">reserved_32_63</a>               : 32;
<a name="l04458"></a>04458 <span class="preprocessor">#endif</span>
<a name="l04459"></a>04459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__cfg1.html#a33791c6be1483a4c00f5cf360bc3942f">cn68xxp1</a>;
<a name="l04460"></a><a class="code" href="unioncvmx__ilk__txx__cfg1.html#a2c61a3585d5d0682ad6c3b6653f125a3">04460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html">cvmx_ilk_txx_cfg1_s</a>            <a class="code" href="unioncvmx__ilk__txx__cfg1.html#a2c61a3585d5d0682ad6c3b6653f125a3">cn78xx</a>;
<a name="l04461"></a><a class="code" href="unioncvmx__ilk__txx__cfg1.html#ab31b302870332bdb88405da39ead3968">04461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cfg1_1_1cvmx__ilk__txx__cfg1__s.html">cvmx_ilk_txx_cfg1_s</a>            <a class="code" href="unioncvmx__ilk__txx__cfg1.html#ab31b302870332bdb88405da39ead3968">cn78xxp1</a>;
<a name="l04462"></a>04462 };
<a name="l04463"></a><a class="code" href="cvmx-ilk-defs_8h.html#ae7f1814949a4c871ee1f3aae50f5f97e">04463</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cfg1.html" title="cvmx_ilk_tx::_cfg1">cvmx_ilk_txx_cfg1</a> <a class="code" href="unioncvmx__ilk__txx__cfg1.html" title="cvmx_ilk_tx::_cfg1">cvmx_ilk_txx_cfg1_t</a>;
<a name="l04464"></a>04464 <span class="comment"></span>
<a name="l04465"></a>04465 <span class="comment">/**</span>
<a name="l04466"></a>04466 <span class="comment"> * cvmx_ilk_tx#_cha_xon#</span>
<a name="l04467"></a>04467 <span class="comment"> */</span>
<a name="l04468"></a><a class="code" href="unioncvmx__ilk__txx__cha__xonx.html">04468</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cha__xonx.html" title="cvmx_ilk_tx::_cha_xon#">cvmx_ilk_txx_cha_xonx</a> {
<a name="l04469"></a><a class="code" href="unioncvmx__ilk__txx__cha__xonx.html#a89f95db89ffb2575c12ae6a3dd32959c">04469</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__cha__xonx.html#a89f95db89ffb2575c12ae6a3dd32959c">u64</a>;
<a name="l04470"></a><a class="code" href="structcvmx__ilk__txx__cha__xonx_1_1cvmx__ilk__txx__cha__xonx__s.html">04470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cha__xonx_1_1cvmx__ilk__txx__cha__xonx__s.html">cvmx_ilk_txx_cha_xonx_s</a> {
<a name="l04471"></a>04471 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04472"></a>04472 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cha__xonx_1_1cvmx__ilk__txx__cha__xonx__s.html#ababfd5d1ac24b088d4ec0580c856b60c">status</a>                       : 64; <span class="comment">/**&lt; PKI flow control status for backpressure ID 255-0, where a 0 indicates the presence of</span>
<a name="l04473"></a>04473 <span class="comment">                                                         backpressure (i.e. XOFF) and 1 indicates the absence of backpressure (i.e. XON).</span>
<a name="l04474"></a>04474 <span class="comment">                                                         _ ILK_TX(0..1)_CHA_XON[0] -- Channels 63-0.</span>
<a name="l04475"></a>04475 <span class="comment">                                                         _ ILK_TX(0..1)_CHA_XON[1] -- Channels 127-64.</span>
<a name="l04476"></a>04476 <span class="comment">                                                         _ ILK_TX(0..1)_CHA_XON[2] -- Channels 191-128.</span>
<a name="l04477"></a>04477 <span class="comment">                                                         _ ILK_TX(0..1)_CHA_XON[3] -- Channels 255-192. */</span>
<a name="l04478"></a>04478 <span class="preprocessor">#else</span>
<a name="l04479"></a><a class="code" href="structcvmx__ilk__txx__cha__xonx_1_1cvmx__ilk__txx__cha__xonx__s.html#ababfd5d1ac24b088d4ec0580c856b60c">04479</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__cha__xonx_1_1cvmx__ilk__txx__cha__xonx__s.html#ababfd5d1ac24b088d4ec0580c856b60c">status</a>                       : 64;
<a name="l04480"></a>04480 <span class="preprocessor">#endif</span>
<a name="l04481"></a>04481 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__cha__xonx.html#ae64661e7a4c1446afdd3ff8025761b63">s</a>;
<a name="l04482"></a><a class="code" href="unioncvmx__ilk__txx__cha__xonx.html#ac76edbbf3c6b3ddb03e606a22b2c2d27">04482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cha__xonx_1_1cvmx__ilk__txx__cha__xonx__s.html">cvmx_ilk_txx_cha_xonx_s</a>        <a class="code" href="unioncvmx__ilk__txx__cha__xonx.html#ac76edbbf3c6b3ddb03e606a22b2c2d27">cn78xx</a>;
<a name="l04483"></a><a class="code" href="unioncvmx__ilk__txx__cha__xonx.html#acfe089f3b50510622137b2a4b23ab933">04483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__cha__xonx_1_1cvmx__ilk__txx__cha__xonx__s.html">cvmx_ilk_txx_cha_xonx_s</a>        <a class="code" href="unioncvmx__ilk__txx__cha__xonx.html#acfe089f3b50510622137b2a4b23ab933">cn78xxp1</a>;
<a name="l04484"></a>04484 };
<a name="l04485"></a><a class="code" href="cvmx-ilk-defs_8h.html#a39cb5ddc352b8b9b361b952f7601ff14">04485</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__cha__xonx.html" title="cvmx_ilk_tx::_cha_xon#">cvmx_ilk_txx_cha_xonx</a> <a class="code" href="unioncvmx__ilk__txx__cha__xonx.html" title="cvmx_ilk_tx::_cha_xon#">cvmx_ilk_txx_cha_xonx_t</a>;
<a name="l04486"></a>04486 <span class="comment"></span>
<a name="l04487"></a>04487 <span class="comment">/**</span>
<a name="l04488"></a>04488 <span class="comment"> * cvmx_ilk_tx#_dbg</span>
<a name="l04489"></a>04489 <span class="comment"> */</span>
<a name="l04490"></a><a class="code" href="unioncvmx__ilk__txx__dbg.html">04490</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__dbg.html" title="cvmx_ilk_tx::_dbg">cvmx_ilk_txx_dbg</a> {
<a name="l04491"></a><a class="code" href="unioncvmx__ilk__txx__dbg.html#a7aa09b21c6158ba825f0e37917eb5475">04491</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__dbg.html#a7aa09b21c6158ba825f0e37917eb5475">u64</a>;
<a name="l04492"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html">04492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html">cvmx_ilk_txx_dbg_s</a> {
<a name="l04493"></a>04493 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04494"></a>04494 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a9bd6bf9adffdb70167049d564c8d5eab">reserved_29_63</a>               : 35;
<a name="l04495"></a>04495     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a556c8c884dbccf615c53b6ce52167ac6">data_rate</a>                    : 13; <span class="comment">/**&lt; Reserved. */</span>
<a name="l04496"></a>04496     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a0b962e675e78ec2f1be634ffba5d4926">low_delay</a>                    : 6;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04497"></a>04497     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#add2ca212aae87171feedcd7892c18ece">reserved_3_9</a>                 : 7;
<a name="l04498"></a>04498     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#adccaf5ce5ac45b4ce35ad3bedbed7241">tx_bad_crc24</a>                 : 1;  <span class="comment">/**&lt; Send a control word with bad CRC24. Hardware clears this field once the injection is performed. */</span>
<a name="l04499"></a>04499     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#ab0975f618434e280defed0c660f6eaf3">tx_bad_ctlw2</a>                 : 1;  <span class="comment">/**&lt; Send a control word without the control bit set. */</span>
<a name="l04500"></a>04500     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a743d973f9956a4165a6afdd3a23606e7">tx_bad_ctlw1</a>                 : 1;  <span class="comment">/**&lt; Send a data word with the control bit set. */</span>
<a name="l04501"></a>04501 <span class="preprocessor">#else</span>
<a name="l04502"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a743d973f9956a4165a6afdd3a23606e7">04502</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a743d973f9956a4165a6afdd3a23606e7">tx_bad_ctlw1</a>                 : 1;
<a name="l04503"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#ab0975f618434e280defed0c660f6eaf3">04503</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#ab0975f618434e280defed0c660f6eaf3">tx_bad_ctlw2</a>                 : 1;
<a name="l04504"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#adccaf5ce5ac45b4ce35ad3bedbed7241">04504</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#adccaf5ce5ac45b4ce35ad3bedbed7241">tx_bad_crc24</a>                 : 1;
<a name="l04505"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#add2ca212aae87171feedcd7892c18ece">04505</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#add2ca212aae87171feedcd7892c18ece">reserved_3_9</a>                 : 7;
<a name="l04506"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a0b962e675e78ec2f1be634ffba5d4926">04506</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a0b962e675e78ec2f1be634ffba5d4926">low_delay</a>                    : 6;
<a name="l04507"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a556c8c884dbccf615c53b6ce52167ac6">04507</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a556c8c884dbccf615c53b6ce52167ac6">data_rate</a>                    : 13;
<a name="l04508"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a9bd6bf9adffdb70167049d564c8d5eab">04508</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html#a9bd6bf9adffdb70167049d564c8d5eab">reserved_29_63</a>               : 35;
<a name="l04509"></a>04509 <span class="preprocessor">#endif</span>
<a name="l04510"></a>04510 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__dbg.html#a3f067e69421c567dcd4cbdfb81bd1e68">s</a>;
<a name="l04511"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html">04511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html">cvmx_ilk_txx_dbg_cn68xx</a> {
<a name="l04512"></a>04512 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04513"></a>04513 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a7402cfae75985ba2ea1936985acf7570">reserved_3_63</a>                : 61;
<a name="l04514"></a>04514     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a447cec11b3e1ca1a4bcf34b8ee673945">tx_bad_crc24</a>                 : 1;  <span class="comment">/**&lt; Send a control word with bad CRC24.  Hardware will clear this</span>
<a name="l04515"></a>04515 <span class="comment">                                                         field once the injection is performed. */</span>
<a name="l04516"></a>04516     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#aecf3918d29cc845664828521500c782e">tx_bad_ctlw2</a>                 : 1;  <span class="comment">/**&lt; Send a control word without the control bit set */</span>
<a name="l04517"></a>04517     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a3c66b1913a2e1b23cd38b76580489c09">tx_bad_ctlw1</a>                 : 1;  <span class="comment">/**&lt; Send a data word with the control bit set */</span>
<a name="l04518"></a>04518 <span class="preprocessor">#else</span>
<a name="l04519"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a3c66b1913a2e1b23cd38b76580489c09">04519</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a3c66b1913a2e1b23cd38b76580489c09">tx_bad_ctlw1</a>                 : 1;
<a name="l04520"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#aecf3918d29cc845664828521500c782e">04520</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#aecf3918d29cc845664828521500c782e">tx_bad_ctlw2</a>                 : 1;
<a name="l04521"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a447cec11b3e1ca1a4bcf34b8ee673945">04521</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a447cec11b3e1ca1a4bcf34b8ee673945">tx_bad_crc24</a>                 : 1;
<a name="l04522"></a><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a7402cfae75985ba2ea1936985acf7570">04522</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html#a7402cfae75985ba2ea1936985acf7570">reserved_3_63</a>                : 61;
<a name="l04523"></a>04523 <span class="preprocessor">#endif</span>
<a name="l04524"></a>04524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__dbg.html#a8881023d8869aefeaf5aa3adadfb3ca3">cn68xx</a>;
<a name="l04525"></a><a class="code" href="unioncvmx__ilk__txx__dbg.html#a7880c3b6051a5e126fca6342fa1989cf">04525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__cn68xx.html">cvmx_ilk_txx_dbg_cn68xx</a>        <a class="code" href="unioncvmx__ilk__txx__dbg.html#a7880c3b6051a5e126fca6342fa1989cf">cn68xxp1</a>;
<a name="l04526"></a><a class="code" href="unioncvmx__ilk__txx__dbg.html#a74d25415d9dac5ff8c5c93c0fda0e71d">04526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html">cvmx_ilk_txx_dbg_s</a>             <a class="code" href="unioncvmx__ilk__txx__dbg.html#a74d25415d9dac5ff8c5c93c0fda0e71d">cn78xx</a>;
<a name="l04527"></a><a class="code" href="unioncvmx__ilk__txx__dbg.html#a809051e2115b34ad6a4fad9fadae9b1c">04527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__dbg_1_1cvmx__ilk__txx__dbg__s.html">cvmx_ilk_txx_dbg_s</a>             <a class="code" href="unioncvmx__ilk__txx__dbg.html#a809051e2115b34ad6a4fad9fadae9b1c">cn78xxp1</a>;
<a name="l04528"></a>04528 };
<a name="l04529"></a><a class="code" href="cvmx-ilk-defs_8h.html#a8a5f0996f71179cf952c1cd6de12a506">04529</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__dbg.html" title="cvmx_ilk_tx::_dbg">cvmx_ilk_txx_dbg</a> <a class="code" href="unioncvmx__ilk__txx__dbg.html" title="cvmx_ilk_tx::_dbg">cvmx_ilk_txx_dbg_t</a>;
<a name="l04530"></a>04530 <span class="comment"></span>
<a name="l04531"></a>04531 <span class="comment">/**</span>
<a name="l04532"></a>04532 <span class="comment"> * cvmx_ilk_tx#_err_cfg</span>
<a name="l04533"></a>04533 <span class="comment"> */</span>
<a name="l04534"></a><a class="code" href="unioncvmx__ilk__txx__err__cfg.html">04534</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__err__cfg.html" title="cvmx_ilk_tx::_err_cfg">cvmx_ilk_txx_err_cfg</a> {
<a name="l04535"></a><a class="code" href="unioncvmx__ilk__txx__err__cfg.html#ac7a453f6d7ab0cc5e8cdcfa16f8555a5">04535</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__err__cfg.html#ac7a453f6d7ab0cc5e8cdcfa16f8555a5">u64</a>;
<a name="l04536"></a><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html">04536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html">cvmx_ilk_txx_err_cfg_s</a> {
<a name="l04537"></a>04537 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04538"></a>04538 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a6045ed9e20be6819ff86ee5fc5a3bc7d">reserved_20_63</a>               : 44;
<a name="l04539"></a>04539     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#afaf8d44ec8efa685281c1dd9c09cf4cb">fwc_flip</a>                     : 2;  <span class="comment">/**&lt; Testing feature. Flip syndrome bits &lt;1:0&gt; on writes to the FWC RAM to test single-bit or</span>
<a name="l04540"></a>04540 <span class="comment">                                                         double-bit errors. */</span>
<a name="l04541"></a>04541     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a37dd21aa11dcf846ad9df691453f650f">txf_flip</a>                     : 2;  <span class="comment">/**&lt; Testing feature. Flip syndrome bits &lt;1:0&gt; on writes to the TXF RAM to test single-bit or</span>
<a name="l04542"></a>04542 <span class="comment">                                                         double-bit errors. */</span>
<a name="l04543"></a>04543     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a56c177795a0d1cd68ac720815a9ceca3">reserved_2_15</a>                : 14;
<a name="l04544"></a>04544     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a0ce4d8492886c14b4f7faa600bf91640">fwc_cor_dis</a>                  : 1;  <span class="comment">/**&lt; Disable ECC corrector on FWC. */</span>
<a name="l04545"></a>04545     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a97e8e4ef65bfa27cf9cc02052777c629">txf_cor_dis</a>                  : 1;  <span class="comment">/**&lt; Disable ECC corrector on TXF. */</span>
<a name="l04546"></a>04546 <span class="preprocessor">#else</span>
<a name="l04547"></a><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a97e8e4ef65bfa27cf9cc02052777c629">04547</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a97e8e4ef65bfa27cf9cc02052777c629">txf_cor_dis</a>                  : 1;
<a name="l04548"></a><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a0ce4d8492886c14b4f7faa600bf91640">04548</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a0ce4d8492886c14b4f7faa600bf91640">fwc_cor_dis</a>                  : 1;
<a name="l04549"></a><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a56c177795a0d1cd68ac720815a9ceca3">04549</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a56c177795a0d1cd68ac720815a9ceca3">reserved_2_15</a>                : 14;
<a name="l04550"></a><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a37dd21aa11dcf846ad9df691453f650f">04550</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a37dd21aa11dcf846ad9df691453f650f">txf_flip</a>                     : 2;
<a name="l04551"></a><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#afaf8d44ec8efa685281c1dd9c09cf4cb">04551</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#afaf8d44ec8efa685281c1dd9c09cf4cb">fwc_flip</a>                     : 2;
<a name="l04552"></a><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a6045ed9e20be6819ff86ee5fc5a3bc7d">04552</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html#a6045ed9e20be6819ff86ee5fc5a3bc7d">reserved_20_63</a>               : 44;
<a name="l04553"></a>04553 <span class="preprocessor">#endif</span>
<a name="l04554"></a>04554 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__err__cfg.html#afdb9e03fc8d8f5c12de9d3edcb124489">s</a>;
<a name="l04555"></a><a class="code" href="unioncvmx__ilk__txx__err__cfg.html#a858438e56cac42e270984e48680b99dc">04555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html">cvmx_ilk_txx_err_cfg_s</a>         <a class="code" href="unioncvmx__ilk__txx__err__cfg.html#a858438e56cac42e270984e48680b99dc">cn78xx</a>;
<a name="l04556"></a><a class="code" href="unioncvmx__ilk__txx__err__cfg.html#a17027d676b3f90fb5d85200ed187b085">04556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__err__cfg_1_1cvmx__ilk__txx__err__cfg__s.html">cvmx_ilk_txx_err_cfg_s</a>         <a class="code" href="unioncvmx__ilk__txx__err__cfg.html#a17027d676b3f90fb5d85200ed187b085">cn78xxp1</a>;
<a name="l04557"></a>04557 };
<a name="l04558"></a><a class="code" href="cvmx-ilk-defs_8h.html#a388c08795901ba7906b9744c6135a9bc">04558</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__err__cfg.html" title="cvmx_ilk_tx::_err_cfg">cvmx_ilk_txx_err_cfg</a> <a class="code" href="unioncvmx__ilk__txx__err__cfg.html" title="cvmx_ilk_tx::_err_cfg">cvmx_ilk_txx_err_cfg_t</a>;
<a name="l04559"></a>04559 <span class="comment"></span>
<a name="l04560"></a>04560 <span class="comment">/**</span>
<a name="l04561"></a>04561 <span class="comment"> * cvmx_ilk_tx#_flow_ctl0</span>
<a name="l04562"></a>04562 <span class="comment"> */</span>
<a name="l04563"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html">04563</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html" title="cvmx_ilk_tx::_flow_ctl0">cvmx_ilk_txx_flow_ctl0</a> {
<a name="l04564"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html#acfa0218925dbe4835ed10c345f0902e5">04564</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html#acfa0218925dbe4835ed10c345f0902e5">u64</a>;
<a name="l04565"></a><a class="code" href="structcvmx__ilk__txx__flow__ctl0_1_1cvmx__ilk__txx__flow__ctl0__s.html">04565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__flow__ctl0_1_1cvmx__ilk__txx__flow__ctl0__s.html">cvmx_ilk_txx_flow_ctl0_s</a> {
<a name="l04566"></a>04566 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04567"></a>04567 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__flow__ctl0_1_1cvmx__ilk__txx__flow__ctl0__s.html#a429acf7a1e874cbf99e144129c5023ba">status</a>                       : 64; <span class="comment">/**&lt; IPD flow control status for backpressue id 63-0, where a 0</span>
<a name="l04568"></a>04568 <span class="comment">                                                         indicates the presence of backpressure (ie. XOFF) and 1</span>
<a name="l04569"></a>04569 <span class="comment">                                                         indicates the absence of backpressure (ie. XON) */</span>
<a name="l04570"></a>04570 <span class="preprocessor">#else</span>
<a name="l04571"></a><a class="code" href="structcvmx__ilk__txx__flow__ctl0_1_1cvmx__ilk__txx__flow__ctl0__s.html#a429acf7a1e874cbf99e144129c5023ba">04571</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__flow__ctl0_1_1cvmx__ilk__txx__flow__ctl0__s.html#a429acf7a1e874cbf99e144129c5023ba">status</a>                       : 64;
<a name="l04572"></a>04572 <span class="preprocessor">#endif</span>
<a name="l04573"></a>04573 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html#a24e82739f2fc1f47f58a72a84f14854f">s</a>;
<a name="l04574"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html#a05ebd8078a6e3d04c08c884a377df1bb">04574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__flow__ctl0_1_1cvmx__ilk__txx__flow__ctl0__s.html">cvmx_ilk_txx_flow_ctl0_s</a>       <a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html#a05ebd8078a6e3d04c08c884a377df1bb">cn68xx</a>;
<a name="l04575"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html#adeaae51b2301ba710c1c38f5cf9bf7b8">04575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__flow__ctl0_1_1cvmx__ilk__txx__flow__ctl0__s.html">cvmx_ilk_txx_flow_ctl0_s</a>       <a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html#adeaae51b2301ba710c1c38f5cf9bf7b8">cn68xxp1</a>;
<a name="l04576"></a>04576 };
<a name="l04577"></a><a class="code" href="cvmx-ilk-defs_8h.html#a178f317586e694c4a39a69b90de8f1f5">04577</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html" title="cvmx_ilk_tx::_flow_ctl0">cvmx_ilk_txx_flow_ctl0</a> <a class="code" href="unioncvmx__ilk__txx__flow__ctl0.html" title="cvmx_ilk_tx::_flow_ctl0">cvmx_ilk_txx_flow_ctl0_t</a>;
<a name="l04578"></a>04578 <span class="comment"></span>
<a name="l04579"></a>04579 <span class="comment">/**</span>
<a name="l04580"></a>04580 <span class="comment"> * cvmx_ilk_tx#_flow_ctl1</span>
<a name="l04581"></a>04581 <span class="comment"> *</span>
<a name="l04582"></a>04582 <span class="comment"> * Notes:</span>
<a name="l04583"></a>04583 <span class="comment"> * Do not publish.</span>
<a name="l04584"></a>04584 <span class="comment"> *</span>
<a name="l04585"></a>04585 <span class="comment"> */</span>
<a name="l04586"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html">04586</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html" title="cvmx_ilk_tx::_flow_ctl1">cvmx_ilk_txx_flow_ctl1</a> {
<a name="l04587"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html#a5d11f55ec5bdddda6c9f67827ef475ff">04587</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html#a5d11f55ec5bdddda6c9f67827ef475ff">u64</a>;
<a name="l04588"></a><a class="code" href="structcvmx__ilk__txx__flow__ctl1_1_1cvmx__ilk__txx__flow__ctl1__s.html">04588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__flow__ctl1_1_1cvmx__ilk__txx__flow__ctl1__s.html">cvmx_ilk_txx_flow_ctl1_s</a> {
<a name="l04589"></a>04589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04590"></a>04590 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__flow__ctl1_1_1cvmx__ilk__txx__flow__ctl1__s.html#a3f8481a1cf4ddb7dcc35c5e4437ddeca">reserved_0_63</a>                : 64;
<a name="l04591"></a>04591 <span class="preprocessor">#else</span>
<a name="l04592"></a><a class="code" href="structcvmx__ilk__txx__flow__ctl1_1_1cvmx__ilk__txx__flow__ctl1__s.html#a3f8481a1cf4ddb7dcc35c5e4437ddeca">04592</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__flow__ctl1_1_1cvmx__ilk__txx__flow__ctl1__s.html#a3f8481a1cf4ddb7dcc35c5e4437ddeca">reserved_0_63</a>                : 64;
<a name="l04593"></a>04593 <span class="preprocessor">#endif</span>
<a name="l04594"></a>04594 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html#a7698abeecaea2397d58cbaa50dd726c8">s</a>;
<a name="l04595"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html#a87085b576417d3f0d30fef9151da666f">04595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__flow__ctl1_1_1cvmx__ilk__txx__flow__ctl1__s.html">cvmx_ilk_txx_flow_ctl1_s</a>       <a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html#a87085b576417d3f0d30fef9151da666f">cn68xx</a>;
<a name="l04596"></a><a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html#a93d8457f96dfa9b32dcc84a6beee25b4">04596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__flow__ctl1_1_1cvmx__ilk__txx__flow__ctl1__s.html">cvmx_ilk_txx_flow_ctl1_s</a>       <a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html#a93d8457f96dfa9b32dcc84a6beee25b4">cn68xxp1</a>;
<a name="l04597"></a>04597 };
<a name="l04598"></a><a class="code" href="cvmx-ilk-defs_8h.html#afae0300ab50625989f11cfa62facbcbd">04598</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html" title="cvmx_ilk_tx::_flow_ctl1">cvmx_ilk_txx_flow_ctl1</a> <a class="code" href="unioncvmx__ilk__txx__flow__ctl1.html" title="cvmx_ilk_tx::_flow_ctl1">cvmx_ilk_txx_flow_ctl1_t</a>;
<a name="l04599"></a>04599 <span class="comment"></span>
<a name="l04600"></a>04600 <span class="comment">/**</span>
<a name="l04601"></a>04601 <span class="comment"> * cvmx_ilk_tx#_idx_cal</span>
<a name="l04602"></a>04602 <span class="comment"> */</span>
<a name="l04603"></a><a class="code" href="unioncvmx__ilk__txx__idx__cal.html">04603</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__cal.html" title="cvmx_ilk_tx::_idx_cal">cvmx_ilk_txx_idx_cal</a> {
<a name="l04604"></a><a class="code" href="unioncvmx__ilk__txx__idx__cal.html#af08f08978e9bfc8cf9636b6984e51ae0">04604</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__idx__cal.html#af08f08978e9bfc8cf9636b6984e51ae0">u64</a>;
<a name="l04605"></a><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html">04605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html">cvmx_ilk_txx_idx_cal_s</a> {
<a name="l04606"></a>04606 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04607"></a>04607 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#afd410f7bfdf894cc0ed746f503daf799">reserved_14_63</a>               : 50;
<a name="l04608"></a>04608     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#a283c6a37a70ecc0049b455584c9b6c5f">inc</a>                          : 6;  <span class="comment">/**&lt; Increment to add to current index for next index. NOTE:</span>
<a name="l04609"></a>04609 <span class="comment">                                                         Increment only performed after *MEM_CAL1 access (ie. not</span>
<a name="l04610"></a>04610 <span class="comment">                                                         *MEM_CAL0) */</span>
<a name="l04611"></a>04611     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#ad0ac614ba90c0cdf36deebb8070fae80">reserved_6_7</a>                 : 2;
<a name="l04612"></a>04612     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#ad3c20e186d13ad3c8ab69b3e8dc2e3b9">index</a>                        : 6;  <span class="comment">/**&lt; Specify the group of 8 entries accessed by the next CSR</span>
<a name="l04613"></a>04613 <span class="comment">                                                         read/write to calendar table memory.  Software must ensure IDX</span>
<a name="l04614"></a>04614 <span class="comment">                                                         is &lt;36 whenever writing to *MEM_CAL1 */</span>
<a name="l04615"></a>04615 <span class="preprocessor">#else</span>
<a name="l04616"></a><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#ad3c20e186d13ad3c8ab69b3e8dc2e3b9">04616</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#ad3c20e186d13ad3c8ab69b3e8dc2e3b9">index</a>                        : 6;
<a name="l04617"></a><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#ad0ac614ba90c0cdf36deebb8070fae80">04617</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#ad0ac614ba90c0cdf36deebb8070fae80">reserved_6_7</a>                 : 2;
<a name="l04618"></a><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#a283c6a37a70ecc0049b455584c9b6c5f">04618</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#a283c6a37a70ecc0049b455584c9b6c5f">inc</a>                          : 6;
<a name="l04619"></a><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#afd410f7bfdf894cc0ed746f503daf799">04619</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html#afd410f7bfdf894cc0ed746f503daf799">reserved_14_63</a>               : 50;
<a name="l04620"></a>04620 <span class="preprocessor">#endif</span>
<a name="l04621"></a>04621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__idx__cal.html#a4b6e0a6ef7c567a83efa8e448698ca51">s</a>;
<a name="l04622"></a><a class="code" href="unioncvmx__ilk__txx__idx__cal.html#a3eb650729a4bee1bb1f03527abd9bd7e">04622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html">cvmx_ilk_txx_idx_cal_s</a>         <a class="code" href="unioncvmx__ilk__txx__idx__cal.html#a3eb650729a4bee1bb1f03527abd9bd7e">cn68xx</a>;
<a name="l04623"></a><a class="code" href="unioncvmx__ilk__txx__idx__cal.html#a4ce0e5b0e17e74007617d862d3f28ea6">04623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__cal_1_1cvmx__ilk__txx__idx__cal__s.html">cvmx_ilk_txx_idx_cal_s</a>         <a class="code" href="unioncvmx__ilk__txx__idx__cal.html#a4ce0e5b0e17e74007617d862d3f28ea6">cn68xxp1</a>;
<a name="l04624"></a>04624 };
<a name="l04625"></a><a class="code" href="cvmx-ilk-defs_8h.html#a886098fb3a9eb87048689d793e980e06">04625</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__cal.html" title="cvmx_ilk_tx::_idx_cal">cvmx_ilk_txx_idx_cal</a> <a class="code" href="unioncvmx__ilk__txx__idx__cal.html" title="cvmx_ilk_tx::_idx_cal">cvmx_ilk_txx_idx_cal_t</a>;
<a name="l04626"></a>04626 <span class="comment"></span>
<a name="l04627"></a>04627 <span class="comment">/**</span>
<a name="l04628"></a>04628 <span class="comment"> * cvmx_ilk_tx#_idx_pmap</span>
<a name="l04629"></a>04629 <span class="comment"> */</span>
<a name="l04630"></a><a class="code" href="unioncvmx__ilk__txx__idx__pmap.html">04630</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__pmap.html" title="cvmx_ilk_tx::_idx_pmap">cvmx_ilk_txx_idx_pmap</a> {
<a name="l04631"></a><a class="code" href="unioncvmx__ilk__txx__idx__pmap.html#a9489f7e1dcde9845ebd2170670b3c3ce">04631</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__idx__pmap.html#a9489f7e1dcde9845ebd2170670b3c3ce">u64</a>;
<a name="l04632"></a><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html">04632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html">cvmx_ilk_txx_idx_pmap_s</a> {
<a name="l04633"></a>04633 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04634"></a>04634 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a6dec47ae3989ce0a9fa3966e3729c16a">reserved_23_63</a>               : 41;
<a name="l04635"></a>04635     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#afc2c937aa006856e04f59ac4b9327f65">inc</a>                          : 7;  <span class="comment">/**&lt; Increment to add to current index for next index. */</span>
<a name="l04636"></a>04636     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a768dfbc8304a30d6edb042d1a3fbb404">reserved_7_15</a>                : 9;
<a name="l04637"></a>04637     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a26e42fe3ec7a2842256b3b90e10ec6bf">index</a>                        : 7;  <span class="comment">/**&lt; Specify the port-pipe accessed by the next CSR read/write to</span>
<a name="l04638"></a>04638 <span class="comment">                                                         ILK_TXx_MEM_PMAP.   Note that IDX=n is always port-pipe n,</span>
<a name="l04639"></a>04639 <span class="comment">                                                         regardless of ILK_TXx_PIPE[BASE] */</span>
<a name="l04640"></a>04640 <span class="preprocessor">#else</span>
<a name="l04641"></a><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a26e42fe3ec7a2842256b3b90e10ec6bf">04641</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a26e42fe3ec7a2842256b3b90e10ec6bf">index</a>                        : 7;
<a name="l04642"></a><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a768dfbc8304a30d6edb042d1a3fbb404">04642</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a768dfbc8304a30d6edb042d1a3fbb404">reserved_7_15</a>                : 9;
<a name="l04643"></a><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#afc2c937aa006856e04f59ac4b9327f65">04643</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#afc2c937aa006856e04f59ac4b9327f65">inc</a>                          : 7;
<a name="l04644"></a><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a6dec47ae3989ce0a9fa3966e3729c16a">04644</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html#a6dec47ae3989ce0a9fa3966e3729c16a">reserved_23_63</a>               : 41;
<a name="l04645"></a>04645 <span class="preprocessor">#endif</span>
<a name="l04646"></a>04646 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__idx__pmap.html#a2e5951cd86a48f2a3d62d97ab911e32b">s</a>;
<a name="l04647"></a><a class="code" href="unioncvmx__ilk__txx__idx__pmap.html#a9200490345e4d4a031b67e8c5adca5dd">04647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html">cvmx_ilk_txx_idx_pmap_s</a>        <a class="code" href="unioncvmx__ilk__txx__idx__pmap.html#a9200490345e4d4a031b67e8c5adca5dd">cn68xx</a>;
<a name="l04648"></a><a class="code" href="unioncvmx__ilk__txx__idx__pmap.html#a5e8bd768160e0e72071ebe4663875db9">04648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__pmap_1_1cvmx__ilk__txx__idx__pmap__s.html">cvmx_ilk_txx_idx_pmap_s</a>        <a class="code" href="unioncvmx__ilk__txx__idx__pmap.html#a5e8bd768160e0e72071ebe4663875db9">cn68xxp1</a>;
<a name="l04649"></a>04649 };
<a name="l04650"></a><a class="code" href="cvmx-ilk-defs_8h.html#a28afec9951d75029e6f1a02109b1843f">04650</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__pmap.html" title="cvmx_ilk_tx::_idx_pmap">cvmx_ilk_txx_idx_pmap</a> <a class="code" href="unioncvmx__ilk__txx__idx__pmap.html" title="cvmx_ilk_tx::_idx_pmap">cvmx_ilk_txx_idx_pmap_t</a>;
<a name="l04651"></a>04651 <span class="comment"></span>
<a name="l04652"></a>04652 <span class="comment">/**</span>
<a name="l04653"></a>04653 <span class="comment"> * cvmx_ilk_tx#_idx_stat0</span>
<a name="l04654"></a>04654 <span class="comment"> */</span>
<a name="l04655"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat0.html">04655</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__stat0.html" title="cvmx_ilk_tx::_idx_stat0">cvmx_ilk_txx_idx_stat0</a> {
<a name="l04656"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat0.html#adac0f726c438ffa45177e34477440fdd">04656</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__idx__stat0.html#adac0f726c438ffa45177e34477440fdd">u64</a>;
<a name="l04657"></a><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html">04657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html">cvmx_ilk_txx_idx_stat0_s</a> {
<a name="l04658"></a>04658 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04659"></a>04659 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#abac8d9152c0e0edf689ad5fe125e34e3">reserved_32_63</a>               : 32;
<a name="l04660"></a>04660     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a18cee087a331ee63c08ac71e4d5de824">clr</a>                          : 1;  <span class="comment">/**&lt; CSR read to ILK_TXx_MEM_STAT0 clears the selected counter after</span>
<a name="l04661"></a>04661 <span class="comment">                                                         returning its current value. */</span>
<a name="l04662"></a>04662     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a720a523bf2ec74abd0805c4e656558f0">reserved_24_30</a>               : 7;
<a name="l04663"></a>04663     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#ac4b401b956676863c398b332b43cf97e">inc</a>                          : 8;  <span class="comment">/**&lt; Increment to add to current index for next index */</span>
<a name="l04664"></a>04664     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a78342b69b11a7e6999133217098c9bf3">reserved_8_15</a>                : 8;
<a name="l04665"></a>04665     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#aade459afcc4c323c57f4f8186fd9d77f">index</a>                        : 8;  <span class="comment">/**&lt; Specify the channel accessed during the next CSR read to the</span>
<a name="l04666"></a>04666 <span class="comment">                                                         ILK_TXx_MEM_STAT0 */</span>
<a name="l04667"></a>04667 <span class="preprocessor">#else</span>
<a name="l04668"></a><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#aade459afcc4c323c57f4f8186fd9d77f">04668</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#aade459afcc4c323c57f4f8186fd9d77f">index</a>                        : 8;
<a name="l04669"></a><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a78342b69b11a7e6999133217098c9bf3">04669</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a78342b69b11a7e6999133217098c9bf3">reserved_8_15</a>                : 8;
<a name="l04670"></a><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#ac4b401b956676863c398b332b43cf97e">04670</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#ac4b401b956676863c398b332b43cf97e">inc</a>                          : 8;
<a name="l04671"></a><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a720a523bf2ec74abd0805c4e656558f0">04671</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a720a523bf2ec74abd0805c4e656558f0">reserved_24_30</a>               : 7;
<a name="l04672"></a><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a18cee087a331ee63c08ac71e4d5de824">04672</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#a18cee087a331ee63c08ac71e4d5de824">clr</a>                          : 1;
<a name="l04673"></a><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#abac8d9152c0e0edf689ad5fe125e34e3">04673</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html#abac8d9152c0e0edf689ad5fe125e34e3">reserved_32_63</a>               : 32;
<a name="l04674"></a>04674 <span class="preprocessor">#endif</span>
<a name="l04675"></a>04675 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__idx__stat0.html#ab4d0b29da90d4f619cadc2473f0ca62a">s</a>;
<a name="l04676"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat0.html#aca9d3f0e1c473e88919425697332303d">04676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html">cvmx_ilk_txx_idx_stat0_s</a>       <a class="code" href="unioncvmx__ilk__txx__idx__stat0.html#aca9d3f0e1c473e88919425697332303d">cn68xx</a>;
<a name="l04677"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat0.html#aef70f6121c1203813a6a9c2535b03878">04677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__stat0_1_1cvmx__ilk__txx__idx__stat0__s.html">cvmx_ilk_txx_idx_stat0_s</a>       <a class="code" href="unioncvmx__ilk__txx__idx__stat0.html#aef70f6121c1203813a6a9c2535b03878">cn68xxp1</a>;
<a name="l04678"></a>04678 };
<a name="l04679"></a><a class="code" href="cvmx-ilk-defs_8h.html#ac2396e0cfa9b1cbe7f874b9095647001">04679</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__stat0.html" title="cvmx_ilk_tx::_idx_stat0">cvmx_ilk_txx_idx_stat0</a> <a class="code" href="unioncvmx__ilk__txx__idx__stat0.html" title="cvmx_ilk_tx::_idx_stat0">cvmx_ilk_txx_idx_stat0_t</a>;
<a name="l04680"></a>04680 <span class="comment"></span>
<a name="l04681"></a>04681 <span class="comment">/**</span>
<a name="l04682"></a>04682 <span class="comment"> * cvmx_ilk_tx#_idx_stat1</span>
<a name="l04683"></a>04683 <span class="comment"> */</span>
<a name="l04684"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat1.html">04684</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__stat1.html" title="cvmx_ilk_tx::_idx_stat1">cvmx_ilk_txx_idx_stat1</a> {
<a name="l04685"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat1.html#aa0e4872cd2d271895553fe7a06f64ee3">04685</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__idx__stat1.html#aa0e4872cd2d271895553fe7a06f64ee3">u64</a>;
<a name="l04686"></a><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html">04686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html">cvmx_ilk_txx_idx_stat1_s</a> {
<a name="l04687"></a>04687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04688"></a>04688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a476807d099a9e027fb893783bc83ae21">reserved_32_63</a>               : 32;
<a name="l04689"></a>04689     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a090603c2f8408fb8b44a50c87eb0311b">clr</a>                          : 1;  <span class="comment">/**&lt; CSR read to ILK_TXx_MEM_STAT1 clears the selected counter after</span>
<a name="l04690"></a>04690 <span class="comment">                                                         returning its current value. */</span>
<a name="l04691"></a>04691     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a0ba53b4b789fe1daed78455e7a446cea">reserved_24_30</a>               : 7;
<a name="l04692"></a>04692     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a119fe31d36ed2fbbaece648b618b11a1">inc</a>                          : 8;  <span class="comment">/**&lt; Increment to add to current index for next index */</span>
<a name="l04693"></a>04693     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#ac6a55ff7676231016aff00f75bbfa3b2">reserved_8_15</a>                : 8;
<a name="l04694"></a>04694     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a50cd977f9cdeedc8cfc2aa77e8d6e430">index</a>                        : 8;  <span class="comment">/**&lt; Specify the channel accessed during the next CSR read to the</span>
<a name="l04695"></a>04695 <span class="comment">                                                         ILK_TXx_MEM_STAT1 */</span>
<a name="l04696"></a>04696 <span class="preprocessor">#else</span>
<a name="l04697"></a><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a50cd977f9cdeedc8cfc2aa77e8d6e430">04697</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a50cd977f9cdeedc8cfc2aa77e8d6e430">index</a>                        : 8;
<a name="l04698"></a><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#ac6a55ff7676231016aff00f75bbfa3b2">04698</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#ac6a55ff7676231016aff00f75bbfa3b2">reserved_8_15</a>                : 8;
<a name="l04699"></a><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a119fe31d36ed2fbbaece648b618b11a1">04699</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a119fe31d36ed2fbbaece648b618b11a1">inc</a>                          : 8;
<a name="l04700"></a><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a0ba53b4b789fe1daed78455e7a446cea">04700</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a0ba53b4b789fe1daed78455e7a446cea">reserved_24_30</a>               : 7;
<a name="l04701"></a><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a090603c2f8408fb8b44a50c87eb0311b">04701</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a090603c2f8408fb8b44a50c87eb0311b">clr</a>                          : 1;
<a name="l04702"></a><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a476807d099a9e027fb893783bc83ae21">04702</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html#a476807d099a9e027fb893783bc83ae21">reserved_32_63</a>               : 32;
<a name="l04703"></a>04703 <span class="preprocessor">#endif</span>
<a name="l04704"></a>04704 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__idx__stat1.html#a4d7338ed2ecc7a1c48922d24d9891555">s</a>;
<a name="l04705"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat1.html#ade4b524dec1aa0a8f34cedb237ca399b">04705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html">cvmx_ilk_txx_idx_stat1_s</a>       <a class="code" href="unioncvmx__ilk__txx__idx__stat1.html#ade4b524dec1aa0a8f34cedb237ca399b">cn68xx</a>;
<a name="l04706"></a><a class="code" href="unioncvmx__ilk__txx__idx__stat1.html#ada1dbf4280b292af6f1113d98bdcc680">04706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__idx__stat1_1_1cvmx__ilk__txx__idx__stat1__s.html">cvmx_ilk_txx_idx_stat1_s</a>       <a class="code" href="unioncvmx__ilk__txx__idx__stat1.html#ada1dbf4280b292af6f1113d98bdcc680">cn68xxp1</a>;
<a name="l04707"></a>04707 };
<a name="l04708"></a><a class="code" href="cvmx-ilk-defs_8h.html#a5985ebba5b7699982fe45e3f963341eb">04708</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__idx__stat1.html" title="cvmx_ilk_tx::_idx_stat1">cvmx_ilk_txx_idx_stat1</a> <a class="code" href="unioncvmx__ilk__txx__idx__stat1.html" title="cvmx_ilk_tx::_idx_stat1">cvmx_ilk_txx_idx_stat1_t</a>;
<a name="l04709"></a>04709 <span class="comment"></span>
<a name="l04710"></a>04710 <span class="comment">/**</span>
<a name="l04711"></a>04711 <span class="comment"> * cvmx_ilk_tx#_int</span>
<a name="l04712"></a>04712 <span class="comment"> */</span>
<a name="l04713"></a><a class="code" href="unioncvmx__ilk__txx__int.html">04713</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__int.html" title="cvmx_ilk_tx::_int">cvmx_ilk_txx_int</a> {
<a name="l04714"></a><a class="code" href="unioncvmx__ilk__txx__int.html#a0982e26886cc004678007ce627f1ebfb">04714</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__int.html#a0982e26886cc004678007ce627f1ebfb">u64</a>;
<a name="l04715"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html">04715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html">cvmx_ilk_txx_int_s</a> {
<a name="l04716"></a>04716 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04717"></a>04717 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a08f6ec7dce7dac636876bd52d5d09b1c">reserved_8_63</a>                : 56;
<a name="l04718"></a>04718     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a7f33920cc646f84f6b0fba6c07ffceaf">fwc_dbe</a>                      : 1;  <span class="comment">/**&lt; Flow control calendar table double-bit error. Throws ILK_INTSN_E::ILK_TX()_FWC_DBE. */</span>
<a name="l04719"></a>04719     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#abe234a6a04d624c96224b03ed1db1249">fwc_sbe</a>                      : 1;  <span class="comment">/**&lt; Flow control calendar table single-bit error. Throws ILK_INTSN_E::ILK_TX()_FWC_SBE. */</span>
<a name="l04720"></a>04720     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a3353e445000bac343c60a83bf317a6e0">txf_dbe</a>                      : 1;  <span class="comment">/**&lt; TX FIFO double-bit error. Throws ILK_INTSN_E::ILK_TX()_TXF_DBE. */</span>
<a name="l04721"></a>04721     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a36909919ca23de5c5c0fee2a2407b25f">txf_sbe</a>                      : 1;  <span class="comment">/**&lt; TX FIFO single-bit error. Throws ILK_INTSN_E::ILK_TX()_TXF_SBE. */</span>
<a name="l04722"></a>04722     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a8465389e6cb9c8b8854120f31a35cb23">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow. Throws ILK_INTSN_E::ILK_TX()_STAT_CNT_OVFL. */</span>
<a name="l04723"></a>04723     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a5a196b33af7cf4ec04361e706f68262d">bad_pipe</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04724"></a>04724     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a5835f23569b3d6c7c51207cd1791f9ea">bad_seq</a>                      : 1;  <span class="comment">/**&lt; Received sequence is not SOP followed by 0 or more data cycles followed by EOP. Throws</span>
<a name="l04725"></a>04725 <span class="comment">                                                         ILK_INTSN_E::ILK_TX()_BAD_SEQ. */</span>
<a name="l04726"></a>04726     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#ace790b271b51e521dc361e5684927fb8">txf_err</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04727"></a>04727 <span class="preprocessor">#else</span>
<a name="l04728"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#ace790b271b51e521dc361e5684927fb8">04728</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#ace790b271b51e521dc361e5684927fb8">txf_err</a>                      : 1;
<a name="l04729"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a5835f23569b3d6c7c51207cd1791f9ea">04729</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a5835f23569b3d6c7c51207cd1791f9ea">bad_seq</a>                      : 1;
<a name="l04730"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a5a196b33af7cf4ec04361e706f68262d">04730</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a5a196b33af7cf4ec04361e706f68262d">bad_pipe</a>                     : 1;
<a name="l04731"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a8465389e6cb9c8b8854120f31a35cb23">04731</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a8465389e6cb9c8b8854120f31a35cb23">stat_cnt_ovfl</a>                : 1;
<a name="l04732"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a36909919ca23de5c5c0fee2a2407b25f">04732</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a36909919ca23de5c5c0fee2a2407b25f">txf_sbe</a>                      : 1;
<a name="l04733"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a3353e445000bac343c60a83bf317a6e0">04733</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a3353e445000bac343c60a83bf317a6e0">txf_dbe</a>                      : 1;
<a name="l04734"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#abe234a6a04d624c96224b03ed1db1249">04734</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#abe234a6a04d624c96224b03ed1db1249">fwc_sbe</a>                      : 1;
<a name="l04735"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a7f33920cc646f84f6b0fba6c07ffceaf">04735</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a7f33920cc646f84f6b0fba6c07ffceaf">fwc_dbe</a>                      : 1;
<a name="l04736"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a08f6ec7dce7dac636876bd52d5d09b1c">04736</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html#a08f6ec7dce7dac636876bd52d5d09b1c">reserved_8_63</a>                : 56;
<a name="l04737"></a>04737 <span class="preprocessor">#endif</span>
<a name="l04738"></a>04738 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__int.html#a81bf6d5e96fb26c8c46a7a2474bd7da6">s</a>;
<a name="l04739"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html">04739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html">cvmx_ilk_txx_int_cn68xx</a> {
<a name="l04740"></a>04740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04741"></a>04741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a6ab5cebe15749520b7239d13eab75d2b">reserved_4_63</a>                : 60;
<a name="l04742"></a>04742     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a1d2cb6a90a5d54e8c7990a2a1b74a8a0">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow */</span>
<a name="l04743"></a>04743     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a380d1e473a262e298a5691c41eac1c71">bad_pipe</a>                     : 1;  <span class="comment">/**&lt; Received a PKO port-pipe out of the range specified by</span>
<a name="l04744"></a>04744 <span class="comment">                                                         ILK_TXX_PIPE */</span>
<a name="l04745"></a>04745     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a57338d7d11c8a241ce5654202ccb1e67">bad_seq</a>                      : 1;  <span class="comment">/**&lt; Received sequence is not SOP followed by 0 or more data cycles</span>
<a name="l04746"></a>04746 <span class="comment">                                                         followed by EOP.  PKO config assigned multiple engines to the</span>
<a name="l04747"></a>04747 <span class="comment">                                                         same ILK Tx Link. */</span>
<a name="l04748"></a>04748     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#aef3501acb54913ad4930dc89a9997399">txf_err</a>                      : 1;  <span class="comment">/**&lt; TX fifo parity error occurred.  At EOP time, EOP_Format will</span>
<a name="l04749"></a>04749 <span class="comment">                                                         reflect the error. */</span>
<a name="l04750"></a>04750 <span class="preprocessor">#else</span>
<a name="l04751"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#aef3501acb54913ad4930dc89a9997399">04751</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#aef3501acb54913ad4930dc89a9997399">txf_err</a>                      : 1;
<a name="l04752"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a57338d7d11c8a241ce5654202ccb1e67">04752</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a57338d7d11c8a241ce5654202ccb1e67">bad_seq</a>                      : 1;
<a name="l04753"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a380d1e473a262e298a5691c41eac1c71">04753</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a380d1e473a262e298a5691c41eac1c71">bad_pipe</a>                     : 1;
<a name="l04754"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a1d2cb6a90a5d54e8c7990a2a1b74a8a0">04754</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a1d2cb6a90a5d54e8c7990a2a1b74a8a0">stat_cnt_ovfl</a>                : 1;
<a name="l04755"></a><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a6ab5cebe15749520b7239d13eab75d2b">04755</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html#a6ab5cebe15749520b7239d13eab75d2b">reserved_4_63</a>                : 60;
<a name="l04756"></a>04756 <span class="preprocessor">#endif</span>
<a name="l04757"></a>04757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__int.html#aae69484555ff9b37bc1df0915650dfac">cn68xx</a>;
<a name="l04758"></a><a class="code" href="unioncvmx__ilk__txx__int.html#a494e0cd255f471f3d6b16ce95575d4ca">04758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__cn68xx.html">cvmx_ilk_txx_int_cn68xx</a>        <a class="code" href="unioncvmx__ilk__txx__int.html#a494e0cd255f471f3d6b16ce95575d4ca">cn68xxp1</a>;
<a name="l04759"></a><a class="code" href="unioncvmx__ilk__txx__int.html#ac62a212db8b80c092a0d3fbabfefcfda">04759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html">cvmx_ilk_txx_int_s</a>             <a class="code" href="unioncvmx__ilk__txx__int.html#ac62a212db8b80c092a0d3fbabfefcfda">cn78xx</a>;
<a name="l04760"></a><a class="code" href="unioncvmx__ilk__txx__int.html#ab5d90d8c76a0e93b961cfa3d77d9d713">04760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int_1_1cvmx__ilk__txx__int__s.html">cvmx_ilk_txx_int_s</a>             <a class="code" href="unioncvmx__ilk__txx__int.html#ab5d90d8c76a0e93b961cfa3d77d9d713">cn78xxp1</a>;
<a name="l04761"></a>04761 };
<a name="l04762"></a><a class="code" href="cvmx-ilk-defs_8h.html#af56a5d07df72c91485fd65b7f341ebff">04762</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__int.html" title="cvmx_ilk_tx::_int">cvmx_ilk_txx_int</a> <a class="code" href="unioncvmx__ilk__txx__int.html" title="cvmx_ilk_tx::_int">cvmx_ilk_txx_int_t</a>;
<a name="l04763"></a>04763 <span class="comment"></span>
<a name="l04764"></a>04764 <span class="comment">/**</span>
<a name="l04765"></a>04765 <span class="comment"> * cvmx_ilk_tx#_int_en</span>
<a name="l04766"></a>04766 <span class="comment"> */</span>
<a name="l04767"></a><a class="code" href="unioncvmx__ilk__txx__int__en.html">04767</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__int__en.html" title="cvmx_ilk_tx::_int_en">cvmx_ilk_txx_int_en</a> {
<a name="l04768"></a><a class="code" href="unioncvmx__ilk__txx__int__en.html#a437a81cea5f41392d5c1f3d1e5d6b631">04768</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__int__en.html#a437a81cea5f41392d5c1f3d1e5d6b631">u64</a>;
<a name="l04769"></a><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html">04769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html">cvmx_ilk_txx_int_en_s</a> {
<a name="l04770"></a>04770 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04771"></a>04771 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a00219c2ecff5c123c6d6f95a2b5c6570">reserved_4_63</a>                : 60;
<a name="l04772"></a>04772     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#afc581132f20702f4ea3081d309965f18">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow */</span>
<a name="l04773"></a>04773     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a138c4822a3ddd39e2c8357357d988fc3">bad_pipe</a>                     : 1;  <span class="comment">/**&lt; Received a PKO port-pipe out of the range specified by</span>
<a name="l04774"></a>04774 <span class="comment">                                                         ILK_TXX_PIPE. */</span>
<a name="l04775"></a>04775     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a44964f39d05956c60ef570c013e99f1f">bad_seq</a>                      : 1;  <span class="comment">/**&lt; Received sequence is not SOP followed by 0 or more data cycles</span>
<a name="l04776"></a>04776 <span class="comment">                                                         followed by EOP.  PKO config assigned multiple engines to the</span>
<a name="l04777"></a>04777 <span class="comment">                                                         same ILK Tx Link. */</span>
<a name="l04778"></a>04778     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a650f536f7008c0a80fa9792ddcefbace">txf_err</a>                      : 1;  <span class="comment">/**&lt; TX fifo parity error occurred.  At EOP time, EOP_Format will</span>
<a name="l04779"></a>04779 <span class="comment">                                                         reflect the error. */</span>
<a name="l04780"></a>04780 <span class="preprocessor">#else</span>
<a name="l04781"></a><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a650f536f7008c0a80fa9792ddcefbace">04781</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a650f536f7008c0a80fa9792ddcefbace">txf_err</a>                      : 1;
<a name="l04782"></a><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a44964f39d05956c60ef570c013e99f1f">04782</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a44964f39d05956c60ef570c013e99f1f">bad_seq</a>                      : 1;
<a name="l04783"></a><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a138c4822a3ddd39e2c8357357d988fc3">04783</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a138c4822a3ddd39e2c8357357d988fc3">bad_pipe</a>                     : 1;
<a name="l04784"></a><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#afc581132f20702f4ea3081d309965f18">04784</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#afc581132f20702f4ea3081d309965f18">stat_cnt_ovfl</a>                : 1;
<a name="l04785"></a><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a00219c2ecff5c123c6d6f95a2b5c6570">04785</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html#a00219c2ecff5c123c6d6f95a2b5c6570">reserved_4_63</a>                : 60;
<a name="l04786"></a>04786 <span class="preprocessor">#endif</span>
<a name="l04787"></a>04787 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__int__en.html#a6171abd8f3ee4d5efc6545872ac61429">s</a>;
<a name="l04788"></a><a class="code" href="unioncvmx__ilk__txx__int__en.html#a8e6cc19de48944ac41056b754636a05c">04788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html">cvmx_ilk_txx_int_en_s</a>          <a class="code" href="unioncvmx__ilk__txx__int__en.html#a8e6cc19de48944ac41056b754636a05c">cn68xx</a>;
<a name="l04789"></a><a class="code" href="unioncvmx__ilk__txx__int__en.html#a4527c6e9eda73817c872deeb2ab296f7">04789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__int__en_1_1cvmx__ilk__txx__int__en__s.html">cvmx_ilk_txx_int_en_s</a>          <a class="code" href="unioncvmx__ilk__txx__int__en.html#a4527c6e9eda73817c872deeb2ab296f7">cn68xxp1</a>;
<a name="l04790"></a>04790 };
<a name="l04791"></a><a class="code" href="cvmx-ilk-defs_8h.html#a299c81dc3b9746d2431d3c1762e0c0f6">04791</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__int__en.html" title="cvmx_ilk_tx::_int_en">cvmx_ilk_txx_int_en</a> <a class="code" href="unioncvmx__ilk__txx__int__en.html" title="cvmx_ilk_tx::_int_en">cvmx_ilk_txx_int_en_t</a>;
<a name="l04792"></a>04792 <span class="comment"></span>
<a name="l04793"></a>04793 <span class="comment">/**</span>
<a name="l04794"></a>04794 <span class="comment"> * cvmx_ilk_tx#_mem_cal0</span>
<a name="l04795"></a>04795 <span class="comment"> *</span>
<a name="l04796"></a>04796 <span class="comment"> * Notes:</span>
<a name="l04797"></a>04797 <span class="comment"> * Software must always read ILK_TXx_MEM_CAL0 then ILK_TXx_MEM_CAL1.  Software</span>
<a name="l04798"></a>04798 <span class="comment"> * must never read them in reverse order or read one without reading the</span>
<a name="l04799"></a>04799 <span class="comment"> * other.</span>
<a name="l04800"></a>04800 <span class="comment"> *</span>
<a name="l04801"></a>04801 <span class="comment"> * Software must always write ILK_TXx_MEM_CAL0 then ILK_TXx_MEM_CAL1.</span>
<a name="l04802"></a>04802 <span class="comment"> * Software must never write them in reverse order or write one without</span>
<a name="l04803"></a>04803 <span class="comment"> * writing the other.</span>
<a name="l04804"></a>04804 <span class="comment"> */</span>
<a name="l04805"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal0.html">04805</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__cal0.html" title="cvmx_ilk_tx::_mem_cal0">cvmx_ilk_txx_mem_cal0</a> {
<a name="l04806"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal0.html#ad036c30f7668f9a1edb3b3e55017b031">04806</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__mem__cal0.html#ad036c30f7668f9a1edb3b3e55017b031">u64</a>;
<a name="l04807"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html">04807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html">cvmx_ilk_txx_mem_cal0_s</a> {
<a name="l04808"></a>04808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04809"></a>04809 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#add41fad4ae12c28027881c763e59e178">reserved_36_63</a>               : 28;
<a name="l04810"></a>04810     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#ac6359e5c2f0d3be9231d2a0ba1d20ce5">entry_ctl3</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+3</span>
<a name="l04811"></a>04811 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04812"></a>04812 <span class="comment">                                                            - 1: Link</span>
<a name="l04813"></a>04813 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04814"></a>04814 <span class="comment">                                                            - 3: XON</span>
<a name="l04815"></a>04815 <span class="comment">                                                         This field applies to one of bits &lt;52&gt;, &lt;44&gt;, or &lt;28&gt; in the</span>
<a name="l04816"></a>04816 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04817"></a>04817     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#ab83197b0947357a7532470e9d76e7c15">reserved_33_33</a>               : 1;
<a name="l04818"></a>04818     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a9b984f8161cb2e275e216cda6ab4b1c0">bpid3</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+3</span>
<a name="l04819"></a>04819 <span class="comment">                                                         (unused if ENTRY_CTL3 != 0) */</span>
<a name="l04820"></a>04820     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a0c3c80f164d5a0c92054e8d11b506f45">entry_ctl2</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+2</span>
<a name="l04821"></a>04821 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04822"></a>04822 <span class="comment">                                                            - 1: Link</span>
<a name="l04823"></a>04823 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04824"></a>04824 <span class="comment">                                                            - 3: XON</span>
<a name="l04825"></a>04825 <span class="comment">                                                         This field applies to one of bits &lt;53&gt;, &lt;45&gt;, or &lt;29&gt; in the</span>
<a name="l04826"></a>04826 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04827"></a>04827     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#afde15cd2368153c91715fbd9acc7f3d2">reserved_24_24</a>               : 1;
<a name="l04828"></a>04828     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a6efe9cf9f6cfc922252e0cf1acb190a2">bpid2</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+2</span>
<a name="l04829"></a>04829 <span class="comment">                                                         (unused if ENTRY_CTL2 != 0) */</span>
<a name="l04830"></a>04830     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a0fe40f39da8ec0351ad0a348f2b70ac2">entry_ctl1</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+1</span>
<a name="l04831"></a>04831 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04832"></a>04832 <span class="comment">                                                            - 1: Link</span>
<a name="l04833"></a>04833 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04834"></a>04834 <span class="comment">                                                            - 3: XON</span>
<a name="l04835"></a>04835 <span class="comment">                                                         This field applies to one of bits &lt;54&gt;, &lt;46&gt;, or &lt;30&gt; in the</span>
<a name="l04836"></a>04836 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04837"></a>04837     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a61c34d2e772cb56d895c31e930da17e0">reserved_15_15</a>               : 1;
<a name="l04838"></a>04838     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a039ea65151352357ac5c0533d903f995">bpid1</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+1</span>
<a name="l04839"></a>04839 <span class="comment">                                                         (unused if ENTRY_CTL1 != 0) */</span>
<a name="l04840"></a>04840     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a1220d68e305cb301ab84d309b30ad0cc">entry_ctl0</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+0</span>
<a name="l04841"></a>04841 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04842"></a>04842 <span class="comment">                                                            - 1: Link</span>
<a name="l04843"></a>04843 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04844"></a>04844 <span class="comment">                                                            - 3: XON</span>
<a name="l04845"></a>04845 <span class="comment">                                                         This field applies to one of bits &lt;55&gt;, &lt;47&gt;, or &lt;31&gt; in the</span>
<a name="l04846"></a>04846 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04847"></a>04847     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a87d3aa0bab9933f2b93cfbac696d9a8e">reserved_6_6</a>                 : 1;
<a name="l04848"></a>04848     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a3a4fc673e2849738b5ec7fba0feb2a43">bpid0</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+0</span>
<a name="l04849"></a>04849 <span class="comment">                                                         (unused if ENTRY_CTL0 != 0) */</span>
<a name="l04850"></a>04850 <span class="preprocessor">#else</span>
<a name="l04851"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a3a4fc673e2849738b5ec7fba0feb2a43">04851</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a3a4fc673e2849738b5ec7fba0feb2a43">bpid0</a>                        : 6;
<a name="l04852"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a87d3aa0bab9933f2b93cfbac696d9a8e">04852</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a87d3aa0bab9933f2b93cfbac696d9a8e">reserved_6_6</a>                 : 1;
<a name="l04853"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a1220d68e305cb301ab84d309b30ad0cc">04853</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a1220d68e305cb301ab84d309b30ad0cc">entry_ctl0</a>                   : 2;
<a name="l04854"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a039ea65151352357ac5c0533d903f995">04854</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a039ea65151352357ac5c0533d903f995">bpid1</a>                        : 6;
<a name="l04855"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a61c34d2e772cb56d895c31e930da17e0">04855</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a61c34d2e772cb56d895c31e930da17e0">reserved_15_15</a>               : 1;
<a name="l04856"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a0fe40f39da8ec0351ad0a348f2b70ac2">04856</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a0fe40f39da8ec0351ad0a348f2b70ac2">entry_ctl1</a>                   : 2;
<a name="l04857"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a6efe9cf9f6cfc922252e0cf1acb190a2">04857</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a6efe9cf9f6cfc922252e0cf1acb190a2">bpid2</a>                        : 6;
<a name="l04858"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#afde15cd2368153c91715fbd9acc7f3d2">04858</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#afde15cd2368153c91715fbd9acc7f3d2">reserved_24_24</a>               : 1;
<a name="l04859"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a0c3c80f164d5a0c92054e8d11b506f45">04859</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a0c3c80f164d5a0c92054e8d11b506f45">entry_ctl2</a>                   : 2;
<a name="l04860"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a9b984f8161cb2e275e216cda6ab4b1c0">04860</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#a9b984f8161cb2e275e216cda6ab4b1c0">bpid3</a>                        : 6;
<a name="l04861"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#ab83197b0947357a7532470e9d76e7c15">04861</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#ab83197b0947357a7532470e9d76e7c15">reserved_33_33</a>               : 1;
<a name="l04862"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#ac6359e5c2f0d3be9231d2a0ba1d20ce5">04862</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#ac6359e5c2f0d3be9231d2a0ba1d20ce5">entry_ctl3</a>                   : 2;
<a name="l04863"></a><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#add41fad4ae12c28027881c763e59e178">04863</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html#add41fad4ae12c28027881c763e59e178">reserved_36_63</a>               : 28;
<a name="l04864"></a>04864 <span class="preprocessor">#endif</span>
<a name="l04865"></a>04865 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__mem__cal0.html#a8272687ca919518b47149c7c9706f537">s</a>;
<a name="l04866"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal0.html#ae7f9b49d9c972851dac3aac329712843">04866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html">cvmx_ilk_txx_mem_cal0_s</a>        <a class="code" href="unioncvmx__ilk__txx__mem__cal0.html#ae7f9b49d9c972851dac3aac329712843">cn68xx</a>;
<a name="l04867"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal0.html#aba63be1c4fe49ba895887611dd32edea">04867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__cal0_1_1cvmx__ilk__txx__mem__cal0__s.html">cvmx_ilk_txx_mem_cal0_s</a>        <a class="code" href="unioncvmx__ilk__txx__mem__cal0.html#aba63be1c4fe49ba895887611dd32edea">cn68xxp1</a>;
<a name="l04868"></a>04868 };
<a name="l04869"></a><a class="code" href="cvmx-ilk-defs_8h.html#a181ef846d00bd7108a7ded8e47e53d05">04869</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__cal0.html" title="cvmx_ilk_tx::_mem_cal0">cvmx_ilk_txx_mem_cal0</a> <a class="code" href="unioncvmx__ilk__txx__mem__cal0.html" title="cvmx_ilk_tx::_mem_cal0">cvmx_ilk_txx_mem_cal0_t</a>;
<a name="l04870"></a>04870 <span class="comment"></span>
<a name="l04871"></a>04871 <span class="comment">/**</span>
<a name="l04872"></a>04872 <span class="comment"> * cvmx_ilk_tx#_mem_cal1</span>
<a name="l04873"></a>04873 <span class="comment"> *</span>
<a name="l04874"></a>04874 <span class="comment"> * Notes:</span>
<a name="l04875"></a>04875 <span class="comment"> * Software must always read ILK_TXx_MEM_CAL0 then ILK_TXx_MEM_CAL1.  Software</span>
<a name="l04876"></a>04876 <span class="comment"> * must never read them in reverse order or read one without reading the</span>
<a name="l04877"></a>04877 <span class="comment"> * other.</span>
<a name="l04878"></a>04878 <span class="comment"> *</span>
<a name="l04879"></a>04879 <span class="comment"> * Software must always write ILK_TXx_MEM_CAL0 then ILK_TXx_MEM_CAL1.</span>
<a name="l04880"></a>04880 <span class="comment"> * Software must never write them in reverse order or write one without</span>
<a name="l04881"></a>04881 <span class="comment"> * writing the other.</span>
<a name="l04882"></a>04882 <span class="comment"> */</span>
<a name="l04883"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal1.html">04883</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__cal1.html" title="cvmx_ilk_tx::_mem_cal1">cvmx_ilk_txx_mem_cal1</a> {
<a name="l04884"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal1.html#aff216b383b00436c65bab2788962bc68">04884</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__mem__cal1.html#aff216b383b00436c65bab2788962bc68">u64</a>;
<a name="l04885"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html">04885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html">cvmx_ilk_txx_mem_cal1_s</a> {
<a name="l04886"></a>04886 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04887"></a>04887 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#ac74e094259a4373cef0786c29467826e">reserved_36_63</a>               : 28;
<a name="l04888"></a>04888     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a5dcb3aa5e14c31226589cd8340e866d3">entry_ctl7</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+7</span>
<a name="l04889"></a>04889 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04890"></a>04890 <span class="comment">                                                            - 1: Link</span>
<a name="l04891"></a>04891 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04892"></a>04892 <span class="comment">                                                            - 3: XON</span>
<a name="l04893"></a>04893 <span class="comment">                                                         This field applies to one of bits &lt;48&gt;, &lt;40&gt;, or &lt;24&gt; in the</span>
<a name="l04894"></a>04894 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04895"></a>04895     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#aa195f754f1ac5f28f78a1acf6ca286a3">reserved_33_33</a>               : 1;
<a name="l04896"></a>04896     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#abf87ad0e7609e628491fd75be474bbe0">bpid7</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+7</span>
<a name="l04897"></a>04897 <span class="comment">                                                         (unused if ENTRY_CTL7 != 0) */</span>
<a name="l04898"></a>04898     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a02c52018b183a2b715394ed58b1d9799">entry_ctl6</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+6</span>
<a name="l04899"></a>04899 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04900"></a>04900 <span class="comment">                                                            - 1: Link</span>
<a name="l04901"></a>04901 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04902"></a>04902 <span class="comment">                                                            - 3: XON</span>
<a name="l04903"></a>04903 <span class="comment">                                                         This field applies to one of bits &lt;49&gt;, &lt;41&gt;, or &lt;25&gt; in the</span>
<a name="l04904"></a>04904 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04905"></a>04905     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a27eba9887f30bb060b0d4d6401138692">reserved_24_24</a>               : 1;
<a name="l04906"></a>04906     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#ae73267e36962c211b38a83254bb311a8">bpid6</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+6</span>
<a name="l04907"></a>04907 <span class="comment">                                                         (unused if ENTRY_CTL6 != 0) */</span>
<a name="l04908"></a>04908     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a7c5fec568076d3b72eba4979f6a3c78c">entry_ctl5</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+5</span>
<a name="l04909"></a>04909 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04910"></a>04910 <span class="comment">                                                            - 1: Link</span>
<a name="l04911"></a>04911 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04912"></a>04912 <span class="comment">                                                            - 3: XON</span>
<a name="l04913"></a>04913 <span class="comment">                                                         This field applies to one of bits &lt;50&gt;, &lt;42&gt;, or &lt;26&gt; in the</span>
<a name="l04914"></a>04914 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04915"></a>04915     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a6bf66a9a39d8ddc4323d4949663b850e">reserved_15_15</a>               : 1;
<a name="l04916"></a>04916     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#afdc1489f0f1b4b22aea9cb46fc7bd074">bpid5</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+5</span>
<a name="l04917"></a>04917 <span class="comment">                                                         (unused if ENTRY_CTL5 != 0) */</span>
<a name="l04918"></a>04918     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a4b5c55eff58ad07d847f20b028e5ee61">entry_ctl4</a>                   : 2;  <span class="comment">/**&lt; Select source of XON/XOFF for entry (IDX*8)+4</span>
<a name="l04919"></a>04919 <span class="comment">                                                            - 0: IPD backpressue id</span>
<a name="l04920"></a>04920 <span class="comment">                                                            - 1: Link</span>
<a name="l04921"></a>04921 <span class="comment">                                                            - 2: XOFF</span>
<a name="l04922"></a>04922 <span class="comment">                                                            - 3: XON</span>
<a name="l04923"></a>04923 <span class="comment">                                                         This field applies to one of bits &lt;51&gt;, &lt;43&gt;, or &lt;27&gt; in the</span>
<a name="l04924"></a>04924 <span class="comment">                                                         Interlaken control word. */</span>
<a name="l04925"></a>04925     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a89e50c2528b51fd758f86d216c1f2b2c">reserved_6_6</a>                 : 1;
<a name="l04926"></a>04926     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a4ecd12e4d330aa4d4060343d3c47da0a">bpid4</a>                        : 6;  <span class="comment">/**&lt; Select IPD backpressue id for calendar table entry (IDX*8)+4</span>
<a name="l04927"></a>04927 <span class="comment">                                                         (unused if ENTRY_CTL4 != 0) */</span>
<a name="l04928"></a>04928 <span class="preprocessor">#else</span>
<a name="l04929"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a4ecd12e4d330aa4d4060343d3c47da0a">04929</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a4ecd12e4d330aa4d4060343d3c47da0a">bpid4</a>                        : 6;
<a name="l04930"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a89e50c2528b51fd758f86d216c1f2b2c">04930</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a89e50c2528b51fd758f86d216c1f2b2c">reserved_6_6</a>                 : 1;
<a name="l04931"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a4b5c55eff58ad07d847f20b028e5ee61">04931</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a4b5c55eff58ad07d847f20b028e5ee61">entry_ctl4</a>                   : 2;
<a name="l04932"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#afdc1489f0f1b4b22aea9cb46fc7bd074">04932</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#afdc1489f0f1b4b22aea9cb46fc7bd074">bpid5</a>                        : 6;
<a name="l04933"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a6bf66a9a39d8ddc4323d4949663b850e">04933</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a6bf66a9a39d8ddc4323d4949663b850e">reserved_15_15</a>               : 1;
<a name="l04934"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a7c5fec568076d3b72eba4979f6a3c78c">04934</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a7c5fec568076d3b72eba4979f6a3c78c">entry_ctl5</a>                   : 2;
<a name="l04935"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#ae73267e36962c211b38a83254bb311a8">04935</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#ae73267e36962c211b38a83254bb311a8">bpid6</a>                        : 6;
<a name="l04936"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a27eba9887f30bb060b0d4d6401138692">04936</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a27eba9887f30bb060b0d4d6401138692">reserved_24_24</a>               : 1;
<a name="l04937"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a02c52018b183a2b715394ed58b1d9799">04937</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a02c52018b183a2b715394ed58b1d9799">entry_ctl6</a>                   : 2;
<a name="l04938"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#abf87ad0e7609e628491fd75be474bbe0">04938</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#abf87ad0e7609e628491fd75be474bbe0">bpid7</a>                        : 6;
<a name="l04939"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#aa195f754f1ac5f28f78a1acf6ca286a3">04939</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#aa195f754f1ac5f28f78a1acf6ca286a3">reserved_33_33</a>               : 1;
<a name="l04940"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a5dcb3aa5e14c31226589cd8340e866d3">04940</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#a5dcb3aa5e14c31226589cd8340e866d3">entry_ctl7</a>                   : 2;
<a name="l04941"></a><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#ac74e094259a4373cef0786c29467826e">04941</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html#ac74e094259a4373cef0786c29467826e">reserved_36_63</a>               : 28;
<a name="l04942"></a>04942 <span class="preprocessor">#endif</span>
<a name="l04943"></a>04943 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__mem__cal1.html#abd362cca56076ae40ee5a3333a980c95">s</a>;
<a name="l04944"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal1.html#a61e6e64450de60fc917daf85676de9e4">04944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html">cvmx_ilk_txx_mem_cal1_s</a>        <a class="code" href="unioncvmx__ilk__txx__mem__cal1.html#a61e6e64450de60fc917daf85676de9e4">cn68xx</a>;
<a name="l04945"></a><a class="code" href="unioncvmx__ilk__txx__mem__cal1.html#abb1d372d0a8053d7ced7f08d14120a9e">04945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__cal1_1_1cvmx__ilk__txx__mem__cal1__s.html">cvmx_ilk_txx_mem_cal1_s</a>        <a class="code" href="unioncvmx__ilk__txx__mem__cal1.html#abb1d372d0a8053d7ced7f08d14120a9e">cn68xxp1</a>;
<a name="l04946"></a>04946 };
<a name="l04947"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2c68d5456281913c3c2a0051cbdc7383">04947</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__cal1.html" title="cvmx_ilk_tx::_mem_cal1">cvmx_ilk_txx_mem_cal1</a> <a class="code" href="unioncvmx__ilk__txx__mem__cal1.html" title="cvmx_ilk_tx::_mem_cal1">cvmx_ilk_txx_mem_cal1_t</a>;
<a name="l04948"></a>04948 <span class="comment"></span>
<a name="l04949"></a>04949 <span class="comment">/**</span>
<a name="l04950"></a>04950 <span class="comment"> * cvmx_ilk_tx#_mem_pmap</span>
<a name="l04951"></a>04951 <span class="comment"> */</span>
<a name="l04952"></a><a class="code" href="unioncvmx__ilk__txx__mem__pmap.html">04952</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__pmap.html" title="cvmx_ilk_tx::_mem_pmap">cvmx_ilk_txx_mem_pmap</a> {
<a name="l04953"></a><a class="code" href="unioncvmx__ilk__txx__mem__pmap.html#a67de9e1f84971e4017f6888a77778b2f">04953</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__mem__pmap.html#a67de9e1f84971e4017f6888a77778b2f">u64</a>;
<a name="l04954"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html">04954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html">cvmx_ilk_txx_mem_pmap_s</a> {
<a name="l04955"></a>04955 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04956"></a>04956 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#ad7b108c3f39d042c0a120e3cab2c6ff0">reserved_17_63</a>               : 47;
<a name="l04957"></a>04957     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#a4be077e2bfb46657103eb9f7ffa5c13d">remap</a>                        : 1;  <span class="comment">/**&lt; Dynamically select channel using bits[39:32] of an 8-byte</span>
<a name="l04958"></a>04958 <span class="comment">                                                         header prepended to any packet transmitted on the port-pipe</span>
<a name="l04959"></a>04959 <span class="comment">                                                         selected by ILK_TXx_IDX_PMAP[IDX].</span>
<a name="l04960"></a>04960 <span class="comment"></span>
<a name="l04961"></a>04961 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l04962"></a>04962     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#acbd99f4b39b731a7b565598e62f42749">reserved_8_15</a>                : 8;
<a name="l04963"></a>04963     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#a5005c80a81d9fe6331940a2ab587702b">channel</a>                      : 8;  <span class="comment">/**&lt; Specify the channel for the port-pipe selected by</span>
<a name="l04964"></a>04964 <span class="comment">                                                         ILK_TXx_IDX_PMAP[IDX] */</span>
<a name="l04965"></a>04965 <span class="preprocessor">#else</span>
<a name="l04966"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#a5005c80a81d9fe6331940a2ab587702b">04966</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#a5005c80a81d9fe6331940a2ab587702b">channel</a>                      : 8;
<a name="l04967"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#acbd99f4b39b731a7b565598e62f42749">04967</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#acbd99f4b39b731a7b565598e62f42749">reserved_8_15</a>                : 8;
<a name="l04968"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#a4be077e2bfb46657103eb9f7ffa5c13d">04968</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#a4be077e2bfb46657103eb9f7ffa5c13d">remap</a>                        : 1;
<a name="l04969"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#ad7b108c3f39d042c0a120e3cab2c6ff0">04969</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html#ad7b108c3f39d042c0a120e3cab2c6ff0">reserved_17_63</a>               : 47;
<a name="l04970"></a>04970 <span class="preprocessor">#endif</span>
<a name="l04971"></a>04971 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__mem__pmap.html#a312cb93ed7f62afb08e64a586fb74f53">s</a>;
<a name="l04972"></a><a class="code" href="unioncvmx__ilk__txx__mem__pmap.html#a6d2def40d9d68df9b6b839bc6c3f219e">04972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__s.html">cvmx_ilk_txx_mem_pmap_s</a>        <a class="code" href="unioncvmx__ilk__txx__mem__pmap.html#a6d2def40d9d68df9b6b839bc6c3f219e">cn68xx</a>;
<a name="l04973"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html">04973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html">cvmx_ilk_txx_mem_pmap_cn68xxp1</a> {
<a name="l04974"></a>04974 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04975"></a>04975 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html#a2b1b60467f2acabdf19839b55a4479d7">reserved_8_63</a>                : 56;
<a name="l04976"></a>04976     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html#ad69266c19fa1ad3ac5e10b8d4000e512">channel</a>                      : 8;  <span class="comment">/**&lt; Specify the channel for the port-pipe selected by</span>
<a name="l04977"></a>04977 <span class="comment">                                                         ILK_TXx_IDX_PMAP[IDX] */</span>
<a name="l04978"></a>04978 <span class="preprocessor">#else</span>
<a name="l04979"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html#ad69266c19fa1ad3ac5e10b8d4000e512">04979</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html#ad69266c19fa1ad3ac5e10b8d4000e512">channel</a>                      : 8;
<a name="l04980"></a><a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html#a2b1b60467f2acabdf19839b55a4479d7">04980</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__pmap_1_1cvmx__ilk__txx__mem__pmap__cn68xxp1.html#a2b1b60467f2acabdf19839b55a4479d7">reserved_8_63</a>                : 56;
<a name="l04981"></a>04981 <span class="preprocessor">#endif</span>
<a name="l04982"></a>04982 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__mem__pmap.html#ac10661170589679cf4866da997d8717d">cn68xxp1</a>;
<a name="l04983"></a>04983 };
<a name="l04984"></a><a class="code" href="cvmx-ilk-defs_8h.html#af4856d7e6cd246ae6b745f50f585ec38">04984</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__pmap.html" title="cvmx_ilk_tx::_mem_pmap">cvmx_ilk_txx_mem_pmap</a> <a class="code" href="unioncvmx__ilk__txx__mem__pmap.html" title="cvmx_ilk_tx::_mem_pmap">cvmx_ilk_txx_mem_pmap_t</a>;
<a name="l04985"></a>04985 <span class="comment"></span>
<a name="l04986"></a>04986 <span class="comment">/**</span>
<a name="l04987"></a>04987 <span class="comment"> * cvmx_ilk_tx#_mem_stat0</span>
<a name="l04988"></a>04988 <span class="comment"> */</span>
<a name="l04989"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat0.html">04989</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__stat0.html" title="cvmx_ilk_tx::_mem_stat0">cvmx_ilk_txx_mem_stat0</a> {
<a name="l04990"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat0.html#a26c89f2f77c365bed8f5f117924825d6">04990</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__mem__stat0.html#a26c89f2f77c365bed8f5f117924825d6">u64</a>;
<a name="l04991"></a><a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html">04991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html">cvmx_ilk_txx_mem_stat0_s</a> {
<a name="l04992"></a>04992 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04993"></a>04993 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html#a128663d3906ef8c00dc878a5a1e717e3">reserved_28_63</a>               : 36;
<a name="l04994"></a>04994     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html#a829c0b0f9f2065b44a8ebe154f27530d">tx_pkt</a>                       : 28; <span class="comment">/**&lt; Number of packets transmitted per channel (256M)</span>
<a name="l04995"></a>04995 <span class="comment">                                                         Channel selected by ILK_TXx_IDX_STAT0[IDX].  Interrupt on</span>
<a name="l04996"></a>04996 <span class="comment">                                                         saturation if ILK_TXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l04997"></a>04997 <span class="preprocessor">#else</span>
<a name="l04998"></a><a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html#a829c0b0f9f2065b44a8ebe154f27530d">04998</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html#a829c0b0f9f2065b44a8ebe154f27530d">tx_pkt</a>                       : 28;
<a name="l04999"></a><a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html#a128663d3906ef8c00dc878a5a1e717e3">04999</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html#a128663d3906ef8c00dc878a5a1e717e3">reserved_28_63</a>               : 36;
<a name="l05000"></a>05000 <span class="preprocessor">#endif</span>
<a name="l05001"></a>05001 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__mem__stat0.html#a611d64847e095466a7eefc17f4d1abf6">s</a>;
<a name="l05002"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat0.html#a3c4e987d226f668b711b8fb2b9110779">05002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html">cvmx_ilk_txx_mem_stat0_s</a>       <a class="code" href="unioncvmx__ilk__txx__mem__stat0.html#a3c4e987d226f668b711b8fb2b9110779">cn68xx</a>;
<a name="l05003"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat0.html#a41cb7b8e58cd694d8908e8691c0e91e8">05003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__stat0_1_1cvmx__ilk__txx__mem__stat0__s.html">cvmx_ilk_txx_mem_stat0_s</a>       <a class="code" href="unioncvmx__ilk__txx__mem__stat0.html#a41cb7b8e58cd694d8908e8691c0e91e8">cn68xxp1</a>;
<a name="l05004"></a>05004 };
<a name="l05005"></a><a class="code" href="cvmx-ilk-defs_8h.html#acd727d960bbc4b5617a4effbb20c5543">05005</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__stat0.html" title="cvmx_ilk_tx::_mem_stat0">cvmx_ilk_txx_mem_stat0</a> <a class="code" href="unioncvmx__ilk__txx__mem__stat0.html" title="cvmx_ilk_tx::_mem_stat0">cvmx_ilk_txx_mem_stat0_t</a>;
<a name="l05006"></a>05006 <span class="comment"></span>
<a name="l05007"></a>05007 <span class="comment">/**</span>
<a name="l05008"></a>05008 <span class="comment"> * cvmx_ilk_tx#_mem_stat1</span>
<a name="l05009"></a>05009 <span class="comment"> */</span>
<a name="l05010"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat1.html">05010</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__stat1.html" title="cvmx_ilk_tx::_mem_stat1">cvmx_ilk_txx_mem_stat1</a> {
<a name="l05011"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat1.html#ab229de902deea6d6aa9ff6158f59f172">05011</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__mem__stat1.html#ab229de902deea6d6aa9ff6158f59f172">u64</a>;
<a name="l05012"></a><a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html">05012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html">cvmx_ilk_txx_mem_stat1_s</a> {
<a name="l05013"></a>05013 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05014"></a>05014 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html#a76d7c0db3517f77638de92595170f3d9">reserved_36_63</a>               : 28;
<a name="l05015"></a>05015     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html#a5efc8c678ca6a545e4e649e8e0d2c738">tx_bytes</a>                     : 36; <span class="comment">/**&lt; Number of bytes transmitted per channel (64GB) Channel selected</span>
<a name="l05016"></a>05016 <span class="comment">                                                         by ILK_TXx_IDX_STAT1[IDX].    Saturates.  Interrupt on</span>
<a name="l05017"></a>05017 <span class="comment">                                                         saturation if ILK_TXX_INT_EN[STAT_CNT_OVFL]=1. */</span>
<a name="l05018"></a>05018 <span class="preprocessor">#else</span>
<a name="l05019"></a><a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html#a5efc8c678ca6a545e4e649e8e0d2c738">05019</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html#a5efc8c678ca6a545e4e649e8e0d2c738">tx_bytes</a>                     : 36;
<a name="l05020"></a><a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html#a76d7c0db3517f77638de92595170f3d9">05020</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html#a76d7c0db3517f77638de92595170f3d9">reserved_36_63</a>               : 28;
<a name="l05021"></a>05021 <span class="preprocessor">#endif</span>
<a name="l05022"></a>05022 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__mem__stat1.html#ab36570ed670c614fb2b949377a5e7fc1">s</a>;
<a name="l05023"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat1.html#aef9d1be2d921de8f91a5e904fadaf321">05023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html">cvmx_ilk_txx_mem_stat1_s</a>       <a class="code" href="unioncvmx__ilk__txx__mem__stat1.html#aef9d1be2d921de8f91a5e904fadaf321">cn68xx</a>;
<a name="l05024"></a><a class="code" href="unioncvmx__ilk__txx__mem__stat1.html#ae58307b80060f1fdc96a7e9e17b83bc1">05024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__mem__stat1_1_1cvmx__ilk__txx__mem__stat1__s.html">cvmx_ilk_txx_mem_stat1_s</a>       <a class="code" href="unioncvmx__ilk__txx__mem__stat1.html#ae58307b80060f1fdc96a7e9e17b83bc1">cn68xxp1</a>;
<a name="l05025"></a>05025 };
<a name="l05026"></a><a class="code" href="cvmx-ilk-defs_8h.html#a3509c9d5df3b32034c7953f9f66b7111">05026</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__mem__stat1.html" title="cvmx_ilk_tx::_mem_stat1">cvmx_ilk_txx_mem_stat1</a> <a class="code" href="unioncvmx__ilk__txx__mem__stat1.html" title="cvmx_ilk_tx::_mem_stat1">cvmx_ilk_txx_mem_stat1_t</a>;
<a name="l05027"></a>05027 <span class="comment"></span>
<a name="l05028"></a>05028 <span class="comment">/**</span>
<a name="l05029"></a>05029 <span class="comment"> * cvmx_ilk_tx#_pipe</span>
<a name="l05030"></a>05030 <span class="comment"> */</span>
<a name="l05031"></a><a class="code" href="unioncvmx__ilk__txx__pipe.html">05031</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__pipe.html" title="cvmx_ilk_tx::_pipe">cvmx_ilk_txx_pipe</a> {
<a name="l05032"></a><a class="code" href="unioncvmx__ilk__txx__pipe.html#a7851901f127abeb7b043c63ba23e0d0f">05032</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__pipe.html#a7851901f127abeb7b043c63ba23e0d0f">u64</a>;
<a name="l05033"></a><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html">05033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html">cvmx_ilk_txx_pipe_s</a> {
<a name="l05034"></a>05034 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05035"></a>05035 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#ab3f2a2888a6098e3405956886ac5ac15">reserved_24_63</a>               : 40;
<a name="l05036"></a>05036     uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a44a20eb68ea92fb12fa35b31720c8a9f">nump</a>                         : 8;  <span class="comment">/**&lt; Number of pipes assigned to this Tx Link */</span>
<a name="l05037"></a>05037     uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a934b3a9f83b311055b33d3b3b00e62bb">reserved_7_15</a>                : 9;
<a name="l05038"></a>05038     uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a2425b9c2e84681786abceea1661dd999">base</a>                         : 7;  <span class="comment">/**&lt; When NUMP is non-zero, indicates the base pipe number this</span>
<a name="l05039"></a>05039 <span class="comment">                                                         Tx link will accept.  This Tx will accept PKO packets from</span>
<a name="l05040"></a>05040 <span class="comment">                                                         pipes in the range of:  BASE .. (BASE+(NUMP-1))</span>
<a name="l05041"></a>05041 <span class="comment"></span>
<a name="l05042"></a>05042 <span class="comment">                                                           BASE and NUMP must be constrained such that</span>
<a name="l05043"></a>05043 <span class="comment">                                                           1) BASE+(NUMP-1) &lt; 127</span>
<a name="l05044"></a>05044 <span class="comment">                                                           2) Each used PKO pipe must map to exactly</span>
<a name="l05045"></a>05045 <span class="comment">                                                              one port|channel</span>
<a name="l05046"></a>05046 <span class="comment">                                                           3) The pipe ranges must be consistent with</span>
<a name="l05047"></a>05047 <span class="comment">                                                              the PKO configuration. */</span>
<a name="l05048"></a>05048 <span class="preprocessor">#else</span>
<a name="l05049"></a><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a2425b9c2e84681786abceea1661dd999">05049</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a2425b9c2e84681786abceea1661dd999">base</a>                         : 7;
<a name="l05050"></a><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a934b3a9f83b311055b33d3b3b00e62bb">05050</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a934b3a9f83b311055b33d3b3b00e62bb">reserved_7_15</a>                : 9;
<a name="l05051"></a><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a44a20eb68ea92fb12fa35b31720c8a9f">05051</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#a44a20eb68ea92fb12fa35b31720c8a9f">nump</a>                         : 8;
<a name="l05052"></a><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#ab3f2a2888a6098e3405956886ac5ac15">05052</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html#ab3f2a2888a6098e3405956886ac5ac15">reserved_24_63</a>               : 40;
<a name="l05053"></a>05053 <span class="preprocessor">#endif</span>
<a name="l05054"></a>05054 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__pipe.html#aaeee7c7ca426d93e49c0718157bb9060">s</a>;
<a name="l05055"></a><a class="code" href="unioncvmx__ilk__txx__pipe.html#ab4412d2683d61dbacfde0a7d75cb5ca0">05055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html">cvmx_ilk_txx_pipe_s</a>            <a class="code" href="unioncvmx__ilk__txx__pipe.html#ab4412d2683d61dbacfde0a7d75cb5ca0">cn68xx</a>;
<a name="l05056"></a><a class="code" href="unioncvmx__ilk__txx__pipe.html#a683beaef672d1b9733c69b0d7088cd3b">05056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__pipe_1_1cvmx__ilk__txx__pipe__s.html">cvmx_ilk_txx_pipe_s</a>            <a class="code" href="unioncvmx__ilk__txx__pipe.html#a683beaef672d1b9733c69b0d7088cd3b">cn68xxp1</a>;
<a name="l05057"></a>05057 };
<a name="l05058"></a><a class="code" href="cvmx-ilk-defs_8h.html#a2cb2d3bd914ce5be78f57065d1447b3f">05058</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__pipe.html" title="cvmx_ilk_tx::_pipe">cvmx_ilk_txx_pipe</a> <a class="code" href="unioncvmx__ilk__txx__pipe.html" title="cvmx_ilk_tx::_pipe">cvmx_ilk_txx_pipe_t</a>;
<a name="l05059"></a>05059 <span class="comment"></span>
<a name="l05060"></a>05060 <span class="comment">/**</span>
<a name="l05061"></a>05061 <span class="comment"> * cvmx_ilk_tx#_pkt_cnt#</span>
<a name="l05062"></a>05062 <span class="comment"> */</span>
<a name="l05063"></a><a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html">05063</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html" title="cvmx_ilk_tx::_pkt_cnt#">cvmx_ilk_txx_pkt_cntx</a> {
<a name="l05064"></a><a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html#a6b6e32a91d34205604251c5f71f0beda">05064</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html#a6b6e32a91d34205604251c5f71f0beda">u64</a>;
<a name="l05065"></a><a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html">05065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html">cvmx_ilk_txx_pkt_cntx_s</a> {
<a name="l05066"></a>05066 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05067"></a>05067 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html#a3b17f4c577204b3b80ee81ea0ca30f71">reserved_34_63</a>               : 30;
<a name="l05068"></a>05068     uint64_t <a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html#a8ebe5a0f6278d06f51300505b3e65572">tx_pkt</a>                       : 34; <span class="comment">/**&lt; Number of packets transmitted per channel. Wraps on overflow. On overflow, sets</span>
<a name="l05069"></a>05069 <span class="comment">                                                         ILK_TX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l05070"></a>05070 <span class="preprocessor">#else</span>
<a name="l05071"></a><a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html#a8ebe5a0f6278d06f51300505b3e65572">05071</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html#a8ebe5a0f6278d06f51300505b3e65572">tx_pkt</a>                       : 34;
<a name="l05072"></a><a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html#a3b17f4c577204b3b80ee81ea0ca30f71">05072</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html#a3b17f4c577204b3b80ee81ea0ca30f71">reserved_34_63</a>               : 30;
<a name="l05073"></a>05073 <span class="preprocessor">#endif</span>
<a name="l05074"></a>05074 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html#af3c857cff3bd8f6ee7f57ab4ca9e5af4">s</a>;
<a name="l05075"></a><a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html#ac2204b04ad089cdda599470e38c26f83">05075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html">cvmx_ilk_txx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html#ac2204b04ad089cdda599470e38c26f83">cn78xx</a>;
<a name="l05076"></a><a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html#a31d098ef68af60503b43f87aea992ecf">05076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__pkt__cntx_1_1cvmx__ilk__txx__pkt__cntx__s.html">cvmx_ilk_txx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html#a31d098ef68af60503b43f87aea992ecf">cn78xxp1</a>;
<a name="l05077"></a>05077 };
<a name="l05078"></a><a class="code" href="cvmx-ilk-defs_8h.html#a64029c50c56d36b50c1cdf6cc498ee2b">05078</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html" title="cvmx_ilk_tx::_pkt_cnt#">cvmx_ilk_txx_pkt_cntx</a> <a class="code" href="unioncvmx__ilk__txx__pkt__cntx.html" title="cvmx_ilk_tx::_pkt_cnt#">cvmx_ilk_txx_pkt_cntx_t</a>;
<a name="l05079"></a>05079 <span class="comment"></span>
<a name="l05080"></a>05080 <span class="comment">/**</span>
<a name="l05081"></a>05081 <span class="comment"> * cvmx_ilk_tx#_rmatch</span>
<a name="l05082"></a>05082 <span class="comment"> */</span>
<a name="l05083"></a><a class="code" href="unioncvmx__ilk__txx__rmatch.html">05083</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__rmatch.html" title="cvmx_ilk_tx::_rmatch">cvmx_ilk_txx_rmatch</a> {
<a name="l05084"></a><a class="code" href="unioncvmx__ilk__txx__rmatch.html#a382dabe1b729b790bd8cf1a64a7eeb87">05084</a>     uint64_t <a class="code" href="unioncvmx__ilk__txx__rmatch.html#a382dabe1b729b790bd8cf1a64a7eeb87">u64</a>;
<a name="l05085"></a><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html">05085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html">cvmx_ilk_txx_rmatch_s</a> {
<a name="l05086"></a>05086 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05087"></a>05087 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a63ffda143dfe73f00171f5517cba7a95">reserved_50_63</a>               : 14;
<a name="l05088"></a>05088     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a953253cbd74e3c9fed700b2f0563e843">grnlrty</a>                      : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05089"></a>05089     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#ac053b1a285f92558733ffa273914f0b5">brst_limit</a>                   : 16; <span class="comment">/**&lt; Reserved. */</span>
<a name="l05090"></a>05090     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a7de92f4e3c8ed76ea80c9d7ccbc9c966">time_limit</a>                   : 16; <span class="comment">/**&lt; Reserved. */</span>
<a name="l05091"></a>05091     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#aec5d737661de53d8c24ed52431ed7d2f">rate_limit</a>                   : 16; <span class="comment">/**&lt; Reserved. */</span>
<a name="l05092"></a>05092 <span class="preprocessor">#else</span>
<a name="l05093"></a><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#aec5d737661de53d8c24ed52431ed7d2f">05093</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#aec5d737661de53d8c24ed52431ed7d2f">rate_limit</a>                   : 16;
<a name="l05094"></a><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a7de92f4e3c8ed76ea80c9d7ccbc9c966">05094</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a7de92f4e3c8ed76ea80c9d7ccbc9c966">time_limit</a>                   : 16;
<a name="l05095"></a><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#ac053b1a285f92558733ffa273914f0b5">05095</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#ac053b1a285f92558733ffa273914f0b5">brst_limit</a>                   : 16;
<a name="l05096"></a><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a953253cbd74e3c9fed700b2f0563e843">05096</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a953253cbd74e3c9fed700b2f0563e843">grnlrty</a>                      : 2;
<a name="l05097"></a><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a63ffda143dfe73f00171f5517cba7a95">05097</a>     uint64_t <a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html#a63ffda143dfe73f00171f5517cba7a95">reserved_50_63</a>               : 14;
<a name="l05098"></a>05098 <span class="preprocessor">#endif</span>
<a name="l05099"></a>05099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ilk__txx__rmatch.html#a8c4897722d0aef5ebb95356fe06c5be0">s</a>;
<a name="l05100"></a><a class="code" href="unioncvmx__ilk__txx__rmatch.html#af63194d59d564fadf6ad195312358349">05100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html">cvmx_ilk_txx_rmatch_s</a>          <a class="code" href="unioncvmx__ilk__txx__rmatch.html#af63194d59d564fadf6ad195312358349">cn68xx</a>;
<a name="l05101"></a><a class="code" href="unioncvmx__ilk__txx__rmatch.html#af354a0fbe807a0d180761c6132f6238c">05101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html">cvmx_ilk_txx_rmatch_s</a>          <a class="code" href="unioncvmx__ilk__txx__rmatch.html#af354a0fbe807a0d180761c6132f6238c">cn68xxp1</a>;
<a name="l05102"></a><a class="code" href="unioncvmx__ilk__txx__rmatch.html#a810dc33d1f82339ced9b45680802f4f8">05102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html">cvmx_ilk_txx_rmatch_s</a>          <a class="code" href="unioncvmx__ilk__txx__rmatch.html#a810dc33d1f82339ced9b45680802f4f8">cn78xx</a>;
<a name="l05103"></a><a class="code" href="unioncvmx__ilk__txx__rmatch.html#a67bb55f14e6f1e4d0e32aee658e91a30">05103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ilk__txx__rmatch_1_1cvmx__ilk__txx__rmatch__s.html">cvmx_ilk_txx_rmatch_s</a>          <a class="code" href="unioncvmx__ilk__txx__rmatch.html#a67bb55f14e6f1e4d0e32aee658e91a30">cn78xxp1</a>;
<a name="l05104"></a>05104 };
<a name="l05105"></a><a class="code" href="cvmx-ilk-defs_8h.html#aa737a5fe4bf7877f501504b1d8912b8b">05105</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ilk__txx__rmatch.html" title="cvmx_ilk_tx::_rmatch">cvmx_ilk_txx_rmatch</a> <a class="code" href="unioncvmx__ilk__txx__rmatch.html" title="cvmx_ilk_tx::_rmatch">cvmx_ilk_txx_rmatch_t</a>;
<a name="l05106"></a>05106 
<a name="l05107"></a>05107 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
