{"vcs1":{"timestamp_begin":1681301220.911548427, "rt":0.75, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681301221.696201438, "rt":0.92, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681301222.643571619, "rt":0.78, "ut":0.07, "st":0.54}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681301220.615944504}
{"VCS_COMP_START_TIME": 1681301220.615944504}
{"VCS_COMP_END_TIME": 1681301223.969110036}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222680}}
