Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: wirein_test1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "wirein_test1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "wirein_test1"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : wirein_test1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\okLibrary.v" into library work
Parsing module <okHost>.
Parsing module <okCore>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okWireOR>.
Analyzing Verilog file "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" into library work
Parsing module <wirein_test1>.
WARNING:HDLCompiler:751 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 10: Redeclaration of ansi port hi_in is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 11: Redeclaration of ansi port hi_out is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 12: Redeclaration of ansi port hi_inout is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 13: Redeclaration of ansi port hi_muxsel is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 14: Redeclaration of ansi port led is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <wirein_test1>.
WARNING:HDLCompiler:1016 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\okLibrary.v" Line 34: Port CLK180 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\okLibrary.v" Line 62: Port BUSY is not connected to this instance

Elaborating module <okHost>.

Elaborating module <DCM_SP>.

Elaborating module <BUFG>.

Elaborating module <FDS>.

Elaborating module <FD>.

Elaborating module <IOBUF>.

Elaborating module <IODELAY2(IDELAY_TYPE="FIXED",IDELAY_VALUE=50,DELAY_SRC="IDATAIN")>.

Elaborating module <FDRE>.

Elaborating module <OBUF>.

Elaborating module <okCore>.
WARNING:HDLCompiler:1127 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 35: Assignment to ti_clk ignored, since the identifier is never used

Elaborating module <okWireIn>.

Elaborating module <okBTPipeOut>.
WARNING:HDLCompiler:189 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 42: Size mismatch in connection of port <ep_datain>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 42: Assignment to ep00read ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" Line 42: Net <ep00pipe> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <wirein_test1>.
    Related source file is "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v".
INFO:Xst:3210 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" line 34: Output port <ti_clk> of the instance <okHI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" line 42: Output port <ep_read> of the instance <pipeOutA3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\wirein_test1.v" line 42: Output port <ep_blockstrobe> of the instance <pipeOutA3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ep00pipe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ep00ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wirein_test1> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "C:\Users\Nanolab3\Desktop\Mayank\verilog\wirein_test1\okLibrary.v".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <okWireIn.ngc>.
Reading core <okBTPipeOut.ngc>.
Reading core <okCore.ngc>.
Loading core <okWireIn> for timing and area information for instance <ep00>.
Loading core <okBTPipeOut> for timing and area information for instance <pipeOutA3>.
Loading core <okCore> for timing and area information for instance <hicore>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <wirein_test1> ...

Optimizing unit <okHost> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block wirein_test1, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : wirein_test1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 178
#      GND                         : 2
#      INV                         : 20
#      LUT1                        : 1
#      LUT2                        : 38
#      LUT3                        : 7
#      LUT4                        : 9
#      LUT5                        : 21
#      LUT6                        : 55
#      MUXCY                       : 10
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 11
# FlipFlops/Latches                : 154
#      FD                          : 8
#      FDE                         : 35
#      FDR                         : 29
#      FDRE                        : 80
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 35
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 11
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 16
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             106  out of  18224     0%  
 Number of Slice LUTs:                  151  out of   9112     1%  
    Number used as Logic:               151  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    204
   Number with an unused Flip Flop:      98  out of    204    48%  
   Number with an unused LUT:            53  out of    204    25%  
   Number of fully used LUT-FF pairs:    53  out of    204    25%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    186    18%  
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
hi_in<0>                           | DCM_SP:CLK0            | 154   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.886ns (Maximum Frequency: 145.222MHz)
   Minimum input arrival time before clock: 6.352ns
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 6.886ns (frequency: 145.222MHz)
  Total number of paths / destination ports: 1410 / 215
-------------------------------------------------------------------------
Delay:               6.886ns (Levels of Logic = 6)
  Source:            okHI/hicore/ti_addr_1 (FF)
  Destination:       okHI/hicore/hi_busy (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/hicore/ti_addr_1 to okHI/hicore/hi_busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   1.406  ti_addr_1 (ok1<17>)
     end scope: 'okHI/hicore:ok1<17>'
     begin scope: 'pipeOutA3:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_4_o81 (ti_addr[7]_ep_addr[7]_equal_4_o8)
     LUT6:I0->O           19   0.254   1.369  ti_addr[7]_ep_addr[7]_equal_4_o83 (ti_addr[7]_ep_addr[7]_equal_4_o)
     LUT2:I0->O            1   0.250   0.681  Mmux_ok281 (ok2<16>)
     end scope: 'pipeOutA3:ok2<16>'
     begin scope: 'okHI/hicore:ok2<16>'
     INV:I->O              1   0.255   0.681  hi_busy_rstpot1_INV_0 (hi_busy_rstpot)
     FD:D                      0.074          hi_busy
    ----------------------------------------
    Total                      6.886ns (1.612ns logic, 5.274ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 530 / 119
-------------------------------------------------------------------------
Offset:              6.352ns (Levels of Logic = 5)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/hicore/ti_dataout_0 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/hicore/ti_dataout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.328   1.562  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/hicore:hi_in<7>'
     LUT4:I0->O           18   0.254   1.463  hi_addr[3]_hi_addr[3]_OR_57_o1 (hi_addr[3]_hi_addr[3]_OR_57_o)
     LUT5:I2->O           16   0.235   1.182  state[31]_ti_dataout[15]_select_91_OUT<0>12 (N2)
     LUT6:I5->O            1   0.254   0.000  state[31]_ti_dataout[15]_select_91_OUT<0>2 (state[31]_ti_dataout[15]_select_91_OUT<0>)
     FDE:D                     0.074          ti_dataout_0
    ----------------------------------------
    Total                      6.352ns (2.145ns logic, 4.207ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 41 / 25
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 3)
  Source:            ep00/ep_dataout_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: ep00/ep_dataout_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  ep_dataout_7 (ep_dataout<7>)
     end scope: 'ep00:ep_dataout<7>'
     INV:I->O              1   0.255   0.681  led<7>1_INV_0 (led_7_OBUF)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.054ns (3.692ns logic, 1.362ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<15> (PAD)
  Destination:       okHI/delays[15].iodelay_inst:IDATAIN (PAD)

  Data Path: hi_inout<15> to okHI/delays[15].iodelay_inst:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  okHI/delays[15].iobf0 (okHI/iobf0_hi_datain<15>)
    IODELAY2:IDATAIN           0.000          okHI/delays[15].iodelay_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    6.886|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.09 secs
 
--> 

Total memory usage is 333320 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    3 (   0 filtered)

