// Seed: 862029117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_11 = 1 & -1 / id_2, id_12;
endmodule
module module_1 #(
    parameter id_26 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27
);
  input wire id_27;
  inout wire _id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wor id_11;
  input wire id_10;
  inout logic [7:0] id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output reg id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_27,
      id_22,
      id_10,
      id_3,
      id_21,
      id_23,
      id_18,
      id_23
  );
  output wire id_2;
  input wire id_1;
  initial id_5 = id_1;
  assign id_25 = id_11 && id_26 || 1;
  assign id_11 = -1 == id_9[!id_26];
endmodule
