#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Mar  2 17:09:33 2016
# Process ID: 1846
# Current directory: /media/Data/Work/adder_tb_vivado/xapp/vcs_project
# Command line: vivado -source script/spectrum_vv_prj_flow.tcl -notrace
# Log file: /media/Data/Work/adder_tb_vivado/xapp/vcs_project/vivado.log
# Journal file: /media/Data/Work/adder_tb_vivado/xapp/vcs_project/vivado.jou
#-----------------------------------------------------------
start_gui
source script/spectrum_vv_prj_flow.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files /media/Data/Work/adder_tb_vivado/xapp/vcs_ip_location/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files /media/Data/Work/adder_tb_vivado/xapp/vcs_ip_location/dds_compiler_0/dds_compiler_0.xci] -no_script -force -quiet
set_property simulator_language Verilog [current_project]
set_property simulator_language Mixed [current_project]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property part xa7a15tcpg236-2I [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
