bench_fifo_tailwr.v
+libext+.v
-y ../common
-y ../../../rtl/verilog/buffers
-y ../../../rtl/verilog/memory

