
SysBee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ae0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08005ba0  08005ba0  00015ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cd8  08005cd8  0002015c  2**0
                  CONTENTS
  4 .ARM          00000008  08005cd8  08005cd8  00015cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ce0  08005ce0  0002015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ce0  08005ce0  00015ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ce4  08005ce4  00015ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  08005ce8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  2000015c  08005e44  0002015c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  08005e44  00020494  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112a4  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026d0  00000000  00000000  00031428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00033af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb8  00000000  00000000  000348a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001563c  00000000  00000000  00035560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107c6  00000000  00000000  0004ab9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000872d3  00000000  00000000  0005b362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2635  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003488  00000000  00000000  000e2688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000015c 	.word	0x2000015c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005b88 	.word	0x08005b88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000160 	.word	0x20000160
 8000104:	08005b88 	.word	0x08005b88

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f834 	bl	80004b4 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	46ce      	mov	lr, r9
 800045c:	4647      	mov	r7, r8
 800045e:	b580      	push	{r7, lr}
 8000460:	0007      	movs	r7, r0
 8000462:	4699      	mov	r9, r3
 8000464:	0c3b      	lsrs	r3, r7, #16
 8000466:	469c      	mov	ip, r3
 8000468:	0413      	lsls	r3, r2, #16
 800046a:	0c1b      	lsrs	r3, r3, #16
 800046c:	001d      	movs	r5, r3
 800046e:	000e      	movs	r6, r1
 8000470:	4661      	mov	r1, ip
 8000472:	0400      	lsls	r0, r0, #16
 8000474:	0c14      	lsrs	r4, r2, #16
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	4345      	muls	r5, r0
 800047a:	434b      	muls	r3, r1
 800047c:	4360      	muls	r0, r4
 800047e:	4361      	muls	r1, r4
 8000480:	18c0      	adds	r0, r0, r3
 8000482:	0c2c      	lsrs	r4, r5, #16
 8000484:	1820      	adds	r0, r4, r0
 8000486:	468c      	mov	ip, r1
 8000488:	4283      	cmp	r3, r0
 800048a:	d903      	bls.n	8000494 <__aeabi_lmul+0x3c>
 800048c:	2380      	movs	r3, #128	; 0x80
 800048e:	025b      	lsls	r3, r3, #9
 8000490:	4698      	mov	r8, r3
 8000492:	44c4      	add	ip, r8
 8000494:	4649      	mov	r1, r9
 8000496:	4379      	muls	r1, r7
 8000498:	4372      	muls	r2, r6
 800049a:	0c03      	lsrs	r3, r0, #16
 800049c:	4463      	add	r3, ip
 800049e:	042d      	lsls	r5, r5, #16
 80004a0:	0c2d      	lsrs	r5, r5, #16
 80004a2:	18c9      	adds	r1, r1, r3
 80004a4:	0400      	lsls	r0, r0, #16
 80004a6:	1940      	adds	r0, r0, r5
 80004a8:	1889      	adds	r1, r1, r2
 80004aa:	bcc0      	pop	{r6, r7}
 80004ac:	46b9      	mov	r9, r7
 80004ae:	46b0      	mov	r8, r6
 80004b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__udivmoddi4>:
 80004b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b6:	4657      	mov	r7, sl
 80004b8:	464e      	mov	r6, r9
 80004ba:	4645      	mov	r5, r8
 80004bc:	46de      	mov	lr, fp
 80004be:	b5e0      	push	{r5, r6, r7, lr}
 80004c0:	0004      	movs	r4, r0
 80004c2:	000d      	movs	r5, r1
 80004c4:	4692      	mov	sl, r2
 80004c6:	4699      	mov	r9, r3
 80004c8:	b083      	sub	sp, #12
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d830      	bhi.n	8000530 <__udivmoddi4+0x7c>
 80004ce:	d02d      	beq.n	800052c <__udivmoddi4+0x78>
 80004d0:	4649      	mov	r1, r9
 80004d2:	4650      	mov	r0, sl
 80004d4:	f000 f8ba 	bl	800064c <__clzdi2>
 80004d8:	0029      	movs	r1, r5
 80004da:	0006      	movs	r6, r0
 80004dc:	0020      	movs	r0, r4
 80004de:	f000 f8b5 	bl	800064c <__clzdi2>
 80004e2:	1a33      	subs	r3, r6, r0
 80004e4:	4698      	mov	r8, r3
 80004e6:	3b20      	subs	r3, #32
 80004e8:	469b      	mov	fp, r3
 80004ea:	d433      	bmi.n	8000554 <__udivmoddi4+0xa0>
 80004ec:	465a      	mov	r2, fp
 80004ee:	4653      	mov	r3, sl
 80004f0:	4093      	lsls	r3, r2
 80004f2:	4642      	mov	r2, r8
 80004f4:	001f      	movs	r7, r3
 80004f6:	4653      	mov	r3, sl
 80004f8:	4093      	lsls	r3, r2
 80004fa:	001e      	movs	r6, r3
 80004fc:	42af      	cmp	r7, r5
 80004fe:	d83a      	bhi.n	8000576 <__udivmoddi4+0xc2>
 8000500:	42af      	cmp	r7, r5
 8000502:	d100      	bne.n	8000506 <__udivmoddi4+0x52>
 8000504:	e078      	b.n	80005f8 <__udivmoddi4+0x144>
 8000506:	465b      	mov	r3, fp
 8000508:	1ba4      	subs	r4, r4, r6
 800050a:	41bd      	sbcs	r5, r7
 800050c:	2b00      	cmp	r3, #0
 800050e:	da00      	bge.n	8000512 <__udivmoddi4+0x5e>
 8000510:	e075      	b.n	80005fe <__udivmoddi4+0x14a>
 8000512:	2200      	movs	r2, #0
 8000514:	2300      	movs	r3, #0
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	465a      	mov	r2, fp
 800051e:	4093      	lsls	r3, r2
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	2301      	movs	r3, #1
 8000524:	4642      	mov	r2, r8
 8000526:	4093      	lsls	r3, r2
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	e028      	b.n	800057e <__udivmoddi4+0xca>
 800052c:	4282      	cmp	r2, r0
 800052e:	d9cf      	bls.n	80004d0 <__udivmoddi4+0x1c>
 8000530:	2200      	movs	r2, #0
 8000532:	2300      	movs	r3, #0
 8000534:	9200      	str	r2, [sp, #0]
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <__udivmoddi4+0x8e>
 800053e:	601c      	str	r4, [r3, #0]
 8000540:	605d      	str	r5, [r3, #4]
 8000542:	9800      	ldr	r0, [sp, #0]
 8000544:	9901      	ldr	r1, [sp, #4]
 8000546:	b003      	add	sp, #12
 8000548:	bcf0      	pop	{r4, r5, r6, r7}
 800054a:	46bb      	mov	fp, r7
 800054c:	46b2      	mov	sl, r6
 800054e:	46a9      	mov	r9, r5
 8000550:	46a0      	mov	r8, r4
 8000552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000554:	4642      	mov	r2, r8
 8000556:	2320      	movs	r3, #32
 8000558:	1a9b      	subs	r3, r3, r2
 800055a:	4652      	mov	r2, sl
 800055c:	40da      	lsrs	r2, r3
 800055e:	4641      	mov	r1, r8
 8000560:	0013      	movs	r3, r2
 8000562:	464a      	mov	r2, r9
 8000564:	408a      	lsls	r2, r1
 8000566:	0017      	movs	r7, r2
 8000568:	4642      	mov	r2, r8
 800056a:	431f      	orrs	r7, r3
 800056c:	4653      	mov	r3, sl
 800056e:	4093      	lsls	r3, r2
 8000570:	001e      	movs	r6, r3
 8000572:	42af      	cmp	r7, r5
 8000574:	d9c4      	bls.n	8000500 <__udivmoddi4+0x4c>
 8000576:	2200      	movs	r2, #0
 8000578:	2300      	movs	r3, #0
 800057a:	9200      	str	r2, [sp, #0]
 800057c:	9301      	str	r3, [sp, #4]
 800057e:	4643      	mov	r3, r8
 8000580:	2b00      	cmp	r3, #0
 8000582:	d0d9      	beq.n	8000538 <__udivmoddi4+0x84>
 8000584:	07fb      	lsls	r3, r7, #31
 8000586:	0872      	lsrs	r2, r6, #1
 8000588:	431a      	orrs	r2, r3
 800058a:	4646      	mov	r6, r8
 800058c:	087b      	lsrs	r3, r7, #1
 800058e:	e00e      	b.n	80005ae <__udivmoddi4+0xfa>
 8000590:	42ab      	cmp	r3, r5
 8000592:	d101      	bne.n	8000598 <__udivmoddi4+0xe4>
 8000594:	42a2      	cmp	r2, r4
 8000596:	d80c      	bhi.n	80005b2 <__udivmoddi4+0xfe>
 8000598:	1aa4      	subs	r4, r4, r2
 800059a:	419d      	sbcs	r5, r3
 800059c:	2001      	movs	r0, #1
 800059e:	1924      	adds	r4, r4, r4
 80005a0:	416d      	adcs	r5, r5
 80005a2:	2100      	movs	r1, #0
 80005a4:	3e01      	subs	r6, #1
 80005a6:	1824      	adds	r4, r4, r0
 80005a8:	414d      	adcs	r5, r1
 80005aa:	2e00      	cmp	r6, #0
 80005ac:	d006      	beq.n	80005bc <__udivmoddi4+0x108>
 80005ae:	42ab      	cmp	r3, r5
 80005b0:	d9ee      	bls.n	8000590 <__udivmoddi4+0xdc>
 80005b2:	3e01      	subs	r6, #1
 80005b4:	1924      	adds	r4, r4, r4
 80005b6:	416d      	adcs	r5, r5
 80005b8:	2e00      	cmp	r6, #0
 80005ba:	d1f8      	bne.n	80005ae <__udivmoddi4+0xfa>
 80005bc:	9800      	ldr	r0, [sp, #0]
 80005be:	9901      	ldr	r1, [sp, #4]
 80005c0:	465b      	mov	r3, fp
 80005c2:	1900      	adds	r0, r0, r4
 80005c4:	4169      	adcs	r1, r5
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	db24      	blt.n	8000614 <__udivmoddi4+0x160>
 80005ca:	002b      	movs	r3, r5
 80005cc:	465a      	mov	r2, fp
 80005ce:	4644      	mov	r4, r8
 80005d0:	40d3      	lsrs	r3, r2
 80005d2:	002a      	movs	r2, r5
 80005d4:	40e2      	lsrs	r2, r4
 80005d6:	001c      	movs	r4, r3
 80005d8:	465b      	mov	r3, fp
 80005da:	0015      	movs	r5, r2
 80005dc:	2b00      	cmp	r3, #0
 80005de:	db2a      	blt.n	8000636 <__udivmoddi4+0x182>
 80005e0:	0026      	movs	r6, r4
 80005e2:	409e      	lsls	r6, r3
 80005e4:	0033      	movs	r3, r6
 80005e6:	0026      	movs	r6, r4
 80005e8:	4647      	mov	r7, r8
 80005ea:	40be      	lsls	r6, r7
 80005ec:	0032      	movs	r2, r6
 80005ee:	1a80      	subs	r0, r0, r2
 80005f0:	4199      	sbcs	r1, r3
 80005f2:	9000      	str	r0, [sp, #0]
 80005f4:	9101      	str	r1, [sp, #4]
 80005f6:	e79f      	b.n	8000538 <__udivmoddi4+0x84>
 80005f8:	42a3      	cmp	r3, r4
 80005fa:	d8bc      	bhi.n	8000576 <__udivmoddi4+0xc2>
 80005fc:	e783      	b.n	8000506 <__udivmoddi4+0x52>
 80005fe:	4642      	mov	r2, r8
 8000600:	2320      	movs	r3, #32
 8000602:	2100      	movs	r1, #0
 8000604:	1a9b      	subs	r3, r3, r2
 8000606:	2200      	movs	r2, #0
 8000608:	9100      	str	r1, [sp, #0]
 800060a:	9201      	str	r2, [sp, #4]
 800060c:	2201      	movs	r2, #1
 800060e:	40da      	lsrs	r2, r3
 8000610:	9201      	str	r2, [sp, #4]
 8000612:	e786      	b.n	8000522 <__udivmoddi4+0x6e>
 8000614:	4642      	mov	r2, r8
 8000616:	2320      	movs	r3, #32
 8000618:	1a9b      	subs	r3, r3, r2
 800061a:	002a      	movs	r2, r5
 800061c:	4646      	mov	r6, r8
 800061e:	409a      	lsls	r2, r3
 8000620:	0023      	movs	r3, r4
 8000622:	40f3      	lsrs	r3, r6
 8000624:	4644      	mov	r4, r8
 8000626:	4313      	orrs	r3, r2
 8000628:	002a      	movs	r2, r5
 800062a:	40e2      	lsrs	r2, r4
 800062c:	001c      	movs	r4, r3
 800062e:	465b      	mov	r3, fp
 8000630:	0015      	movs	r5, r2
 8000632:	2b00      	cmp	r3, #0
 8000634:	dad4      	bge.n	80005e0 <__udivmoddi4+0x12c>
 8000636:	4642      	mov	r2, r8
 8000638:	002f      	movs	r7, r5
 800063a:	2320      	movs	r3, #32
 800063c:	0026      	movs	r6, r4
 800063e:	4097      	lsls	r7, r2
 8000640:	1a9b      	subs	r3, r3, r2
 8000642:	40de      	lsrs	r6, r3
 8000644:	003b      	movs	r3, r7
 8000646:	4333      	orrs	r3, r6
 8000648:	e7cd      	b.n	80005e6 <__udivmoddi4+0x132>
 800064a:	46c0      	nop			; (mov r8, r8)

0800064c <__clzdi2>:
 800064c:	b510      	push	{r4, lr}
 800064e:	2900      	cmp	r1, #0
 8000650:	d103      	bne.n	800065a <__clzdi2+0xe>
 8000652:	f000 f807 	bl	8000664 <__clzsi2>
 8000656:	3020      	adds	r0, #32
 8000658:	e002      	b.n	8000660 <__clzdi2+0x14>
 800065a:	0008      	movs	r0, r1
 800065c:	f000 f802 	bl	8000664 <__clzsi2>
 8000660:	bd10      	pop	{r4, pc}
 8000662:	46c0      	nop			; (mov r8, r8)

08000664 <__clzsi2>:
 8000664:	211c      	movs	r1, #28
 8000666:	2301      	movs	r3, #1
 8000668:	041b      	lsls	r3, r3, #16
 800066a:	4298      	cmp	r0, r3
 800066c:	d301      	bcc.n	8000672 <__clzsi2+0xe>
 800066e:	0c00      	lsrs	r0, r0, #16
 8000670:	3910      	subs	r1, #16
 8000672:	0a1b      	lsrs	r3, r3, #8
 8000674:	4298      	cmp	r0, r3
 8000676:	d301      	bcc.n	800067c <__clzsi2+0x18>
 8000678:	0a00      	lsrs	r0, r0, #8
 800067a:	3908      	subs	r1, #8
 800067c:	091b      	lsrs	r3, r3, #4
 800067e:	4298      	cmp	r0, r3
 8000680:	d301      	bcc.n	8000686 <__clzsi2+0x22>
 8000682:	0900      	lsrs	r0, r0, #4
 8000684:	3904      	subs	r1, #4
 8000686:	a202      	add	r2, pc, #8	; (adr r2, 8000690 <__clzsi2+0x2c>)
 8000688:	5c10      	ldrb	r0, [r2, r0]
 800068a:	1840      	adds	r0, r0, r1
 800068c:	4770      	bx	lr
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	02020304 	.word	0x02020304
 8000694:	01010101 	.word	0x01010101
	...

080006a0 <select_mux>:
		{27, 26},
		{25, 24}
};


void select_mux(uint8_t sel){ //selection du
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	0002      	movs	r2, r0
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOH, S0_Pin, (sel & 0b0001)>>0);
 80006ac:	1dfb      	adds	r3, r7, #7
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2201      	movs	r2, #1
 80006b2:	4013      	ands	r3, r2
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	4817      	ldr	r0, [pc, #92]	; (8000714 <select_mux+0x74>)
 80006b8:	001a      	movs	r2, r3
 80006ba:	2102      	movs	r1, #2
 80006bc:	f002 f988 	bl	80029d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, S1_Pin, (sel & 0b0010)>>1);
 80006c0:	1dfb      	adds	r3, r7, #7
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	105b      	asrs	r3, r3, #1
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	2201      	movs	r2, #1
 80006ca:	4013      	ands	r3, r2
 80006cc:	b2da      	uxtb	r2, r3
 80006ce:	23a0      	movs	r3, #160	; 0xa0
 80006d0:	05db      	lsls	r3, r3, #23
 80006d2:	2101      	movs	r1, #1
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 f97b 	bl	80029d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOH, S2_Pin, (sel & 0b0100)>>2);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	109b      	asrs	r3, r3, #2
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	2201      	movs	r2, #1
 80006e4:	4013      	ands	r3, r2
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	480a      	ldr	r0, [pc, #40]	; (8000714 <select_mux+0x74>)
 80006ea:	001a      	movs	r2, r3
 80006ec:	2101      	movs	r1, #1
 80006ee:	f002 f96f 	bl	80029d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, S3_Pin, (sel & 0b1000)>>3);
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	10db      	asrs	r3, r3, #3
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	2201      	movs	r2, #1
 80006fc:	4013      	ands	r3, r2
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	2380      	movs	r3, #128	; 0x80
 8000702:	019b      	lsls	r3, r3, #6
 8000704:	4804      	ldr	r0, [pc, #16]	; (8000718 <select_mux+0x78>)
 8000706:	0019      	movs	r1, r3
 8000708:	f002 f962 	bl	80029d0 <HAL_GPIO_WritePin>
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	b002      	add	sp, #8
 8000712:	bd80      	pop	{r7, pc}
 8000714:	50001c00 	.word	0x50001c00
 8000718:	50000800 	.word	0x50000800

0800071c <scan_sensors>:

void scan_sensors() {
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_EN_Pin, 1); //allume les LEDs des capteurs, à NE PAS OUBLIER !!! --> sinon pas de lecture :(
 8000722:	23a0      	movs	r3, #160	; 0xa0
 8000724:	05db      	lsls	r3, r3, #23
 8000726:	2201      	movs	r2, #1
 8000728:	2120      	movs	r1, #32
 800072a:	0018      	movs	r0, r3
 800072c:	f002 f950 	bl	80029d0 <HAL_GPIO_WritePin>
	for (int i = 0; i <= 15; i ++) scan_sensor_unit(i);
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	e007      	b.n	8000746 <scan_sensors+0x2a>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	b2db      	uxtb	r3, r3
 800073a:	0018      	movs	r0, r3
 800073c:	f000 f812 	bl	8000764 <scan_sensor_unit>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3301      	adds	r3, #1
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b0f      	cmp	r3, #15
 800074a:	ddf4      	ble.n	8000736 <scan_sensors+0x1a>
	HAL_GPIO_WritePin(GPIOA, LED_EN_Pin, 0); //éteint les LEDs des capteurs, à NE PAS OUBLIER !!! --> sinon plus de conso :(
 800074c:	23a0      	movs	r3, #160	; 0xa0
 800074e:	05db      	lsls	r3, r3, #23
 8000750:	2200      	movs	r2, #0
 8000752:	2120      	movs	r1, #32
 8000754:	0018      	movs	r0, r3
 8000756:	f002 f93b 	bl	80029d0 <HAL_GPIO_WritePin>
}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	46bd      	mov	sp, r7
 800075e:	b002      	add	sp, #8
 8000760:	bd80      	pop	{r7, pc}
	...

08000764 <scan_sensor_unit>:

void scan_sensor_unit(uint8_t rangee_active) {
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	0002      	movs	r2, r0
 800076c:	1dfb      	adds	r3, r7, #7
 800076e:	701a      	strb	r2, [r3, #0]
	uint8_t sensor_pair_value = 0b11; //combine les lectures des 2 capteurs d'une rangée
 8000770:	230f      	movs	r3, #15
 8000772:	18fb      	adds	r3, r7, r3
 8000774:	2203      	movs	r2, #3
 8000776:	701a      	strb	r2, [r3, #0]
	uint8_t capteur_ext; //lecture analogique du capteur extérieur
	uint8_t capteur_int; //lecture analogique du capteur intérieur

	sprintf(buffer_rangee_active, "%d", rangee_active);
 8000778:	1dfb      	adds	r3, r7, #7
 800077a:	781a      	ldrb	r2, [r3, #0]
 800077c:	49da      	ldr	r1, [pc, #872]	; (8000ae8 <scan_sensor_unit+0x384>)
 800077e:	4bdb      	ldr	r3, [pc, #876]	; (8000aec <scan_sensor_unit+0x388>)
 8000780:	0018      	movs	r0, r3
 8000782:	f004 fda1 	bl	80052c8 <siprintf>

	sprintf(buffer_compteur_abeilles_entrantes, "%lu", compteur_abeilles_entrantes);
 8000786:	4bda      	ldr	r3, [pc, #872]	; (8000af0 <scan_sensor_unit+0x38c>)
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	49da      	ldr	r1, [pc, #872]	; (8000af4 <scan_sensor_unit+0x390>)
 800078c:	4bda      	ldr	r3, [pc, #872]	; (8000af8 <scan_sensor_unit+0x394>)
 800078e:	0018      	movs	r0, r3
 8000790:	f004 fd9a 	bl	80052c8 <siprintf>

	if (rangee_active > 7) { //pour les 8 premières rangées (0 --> 7)
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b07      	cmp	r3, #7
 800079a:	d95e      	bls.n	800085a <scan_sensor_unit+0xf6>
		hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800079c:	4bd7      	ldr	r3, [pc, #860]	; (8000afc <scan_sensor_unit+0x398>)
 800079e:	2201      	movs	r2, #1
 80007a0:	611a      	str	r2, [r3, #16]
		  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80007a2:	4bd6      	ldr	r3, [pc, #856]	; (8000afc <scan_sensor_unit+0x398>)
 80007a4:	0018      	movs	r0, r3
 80007a6:	f001 f87d 	bl	80018a4 <HAL_ADC_Init>
 80007aa:	1e03      	subs	r3, r0, #0
 80007ac:	d001      	beq.n	80007b2 <scan_sensor_unit+0x4e>
		  {
		    Error_Handler();
 80007ae:	f000 fd85 	bl	80012bc <Error_Handler>
		  }

		select_mux(sensor_pair[rangee_active][0]);
 80007b2:	1dfb      	adds	r3, r7, #7
 80007b4:	781a      	ldrb	r2, [r3, #0]
 80007b6:	4bd2      	ldr	r3, [pc, #840]	; (8000b00 <scan_sensor_unit+0x39c>)
 80007b8:	0052      	lsls	r2, r2, #1
 80007ba:	5cd3      	ldrb	r3, [r2, r3]
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff ff6f 	bl	80006a0 <select_mux>

		HAL_ADC_Start(&hadc);
 80007c2:	4bce      	ldr	r3, [pc, #824]	; (8000afc <scan_sensor_unit+0x398>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f001 f9e1 	bl	8001b8c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 1);
 80007ca:	4bcc      	ldr	r3, [pc, #816]	; (8000afc <scan_sensor_unit+0x398>)
 80007cc:	2101      	movs	r1, #1
 80007ce:	0018      	movs	r0, r3
 80007d0:	f001 fa70 	bl	8001cb4 <HAL_ADC_PollForConversion>
		capteur_ext = (uint8_t)HAL_ADC_GetValue(&hadc); //lecture du capteur extérieur sur le MUX1
 80007d4:	4bc9      	ldr	r3, [pc, #804]	; (8000afc <scan_sensor_unit+0x398>)
 80007d6:	0018      	movs	r0, r3
 80007d8:	f001 fb08 	bl	8001dec <HAL_ADC_GetValue>
 80007dc:	0002      	movs	r2, r0
 80007de:	240e      	movs	r4, #14
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Stop(&hadc);
 80007e4:	4bc5      	ldr	r3, [pc, #788]	; (8000afc <scan_sensor_unit+0x398>)
 80007e6:	0018      	movs	r0, r3
 80007e8:	f001 fa24 	bl	8001c34 <HAL_ADC_Stop>

		select_mux(sensor_pair[rangee_active][1]);
 80007ec:	1dfb      	adds	r3, r7, #7
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4ac3      	ldr	r2, [pc, #780]	; (8000b00 <scan_sensor_unit+0x39c>)
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	18d3      	adds	r3, r2, r3
 80007f6:	3301      	adds	r3, #1
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	0018      	movs	r0, r3
 80007fc:	f7ff ff50 	bl	80006a0 <select_mux>
		HAL_ADC_Start(&hadc);
 8000800:	4bbe      	ldr	r3, [pc, #760]	; (8000afc <scan_sensor_unit+0x398>)
 8000802:	0018      	movs	r0, r3
 8000804:	f001 f9c2 	bl	8001b8c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 1);
 8000808:	4bbc      	ldr	r3, [pc, #752]	; (8000afc <scan_sensor_unit+0x398>)
 800080a:	2101      	movs	r1, #1
 800080c:	0018      	movs	r0, r3
 800080e:	f001 fa51 	bl	8001cb4 <HAL_ADC_PollForConversion>
		capteur_int = (uint8_t)HAL_ADC_GetValue(&hadc); //lecture du capteur intérieur sur le MUX1
 8000812:	4bba      	ldr	r3, [pc, #744]	; (8000afc <scan_sensor_unit+0x398>)
 8000814:	0018      	movs	r0, r3
 8000816:	f001 fae9 	bl	8001dec <HAL_ADC_GetValue>
 800081a:	0002      	movs	r2, r0
 800081c:	230d      	movs	r3, #13
 800081e:	18fb      	adds	r3, r7, r3
 8000820:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Stop(&hadc);
 8000822:	4bb6      	ldr	r3, [pc, #728]	; (8000afc <scan_sensor_unit+0x398>)
 8000824:	0018      	movs	r0, r3
 8000826:	f001 fa05 	bl	8001c34 <HAL_ADC_Stop>

		if (capteur_ext < SEUIL_DECLENCHEMENT) {
 800082a:	193b      	adds	r3, r7, r4
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	2b6d      	cmp	r3, #109	; 0x6d
 8000830:	d806      	bhi.n	8000840 <scan_sensor_unit+0xdc>
			sensor_pair_value = sensor_pair_value & 0b01;
 8000832:	220f      	movs	r2, #15
 8000834:	18bb      	adds	r3, r7, r2
 8000836:	18ba      	adds	r2, r7, r2
 8000838:	7812      	ldrb	r2, [r2, #0]
 800083a:	2101      	movs	r1, #1
 800083c:	400a      	ands	r2, r1
 800083e:	701a      	strb	r2, [r3, #0]
		}
		if (capteur_int < SEUIL_DECLENCHEMENT) {
 8000840:	230d      	movs	r3, #13
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b6d      	cmp	r3, #109	; 0x6d
 8000848:	d865      	bhi.n	8000916 <scan_sensor_unit+0x1b2>
			sensor_pair_value = sensor_pair_value & 0b10;
 800084a:	220f      	movs	r2, #15
 800084c:	18bb      	adds	r3, r7, r2
 800084e:	18ba      	adds	r2, r7, r2
 8000850:	7812      	ldrb	r2, [r2, #0]
 8000852:	2102      	movs	r1, #2
 8000854:	400a      	ands	r2, r1
 8000856:	701a      	strb	r2, [r3, #0]
 8000858:	e05d      	b.n	8000916 <scan_sensor_unit+0x1b2>
		}
	}
	else {					  //pour les 8 dernières rangées (8 --> 15)
		hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_BACKWARD;
 800085a:	4ba8      	ldr	r3, [pc, #672]	; (8000afc <scan_sensor_unit+0x398>)
 800085c:	2202      	movs	r2, #2
 800085e:	611a      	str	r2, [r3, #16]
		  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000860:	4ba6      	ldr	r3, [pc, #664]	; (8000afc <scan_sensor_unit+0x398>)
 8000862:	0018      	movs	r0, r3
 8000864:	f001 f81e 	bl	80018a4 <HAL_ADC_Init>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d001      	beq.n	8000870 <scan_sensor_unit+0x10c>
		  {
		    Error_Handler();
 800086c:	f000 fd26 	bl	80012bc <Error_Handler>
		  }

		select_mux(sensor_pair[rangee_active][0]);
 8000870:	1dfb      	adds	r3, r7, #7
 8000872:	781a      	ldrb	r2, [r3, #0]
 8000874:	4ba2      	ldr	r3, [pc, #648]	; (8000b00 <scan_sensor_unit+0x39c>)
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	5cd3      	ldrb	r3, [r2, r3]
 800087a:	0018      	movs	r0, r3
 800087c:	f7ff ff10 	bl	80006a0 <select_mux>

		HAL_ADC_Start(&hadc);
 8000880:	4b9e      	ldr	r3, [pc, #632]	; (8000afc <scan_sensor_unit+0x398>)
 8000882:	0018      	movs	r0, r3
 8000884:	f001 f982 	bl	8001b8c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 1);
 8000888:	4b9c      	ldr	r3, [pc, #624]	; (8000afc <scan_sensor_unit+0x398>)
 800088a:	2101      	movs	r1, #1
 800088c:	0018      	movs	r0, r3
 800088e:	f001 fa11 	bl	8001cb4 <HAL_ADC_PollForConversion>
		capteur_ext = (uint8_t)HAL_ADC_GetValue(&hadc); //lecture du capteur extérieur sur le MUX2
 8000892:	4b9a      	ldr	r3, [pc, #616]	; (8000afc <scan_sensor_unit+0x398>)
 8000894:	0018      	movs	r0, r3
 8000896:	f001 faa9 	bl	8001dec <HAL_ADC_GetValue>
 800089a:	0002      	movs	r2, r0
 800089c:	240e      	movs	r4, #14
 800089e:	193b      	adds	r3, r7, r4
 80008a0:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Stop(&hadc);
 80008a2:	4b96      	ldr	r3, [pc, #600]	; (8000afc <scan_sensor_unit+0x398>)
 80008a4:	0018      	movs	r0, r3
 80008a6:	f001 f9c5 	bl	8001c34 <HAL_ADC_Stop>

		select_mux(sensor_pair[rangee_active][1]);
 80008aa:	1dfb      	adds	r3, r7, #7
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	4a94      	ldr	r2, [pc, #592]	; (8000b00 <scan_sensor_unit+0x39c>)
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	18d3      	adds	r3, r2, r3
 80008b4:	3301      	adds	r3, #1
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	0018      	movs	r0, r3
 80008ba:	f7ff fef1 	bl	80006a0 <select_mux>
		HAL_ADC_Start(&hadc);
 80008be:	4b8f      	ldr	r3, [pc, #572]	; (8000afc <scan_sensor_unit+0x398>)
 80008c0:	0018      	movs	r0, r3
 80008c2:	f001 f963 	bl	8001b8c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 1);
 80008c6:	4b8d      	ldr	r3, [pc, #564]	; (8000afc <scan_sensor_unit+0x398>)
 80008c8:	2101      	movs	r1, #1
 80008ca:	0018      	movs	r0, r3
 80008cc:	f001 f9f2 	bl	8001cb4 <HAL_ADC_PollForConversion>
		capteur_int = (uint8_t)HAL_ADC_GetValue(&hadc); //lecture du capteur intérieur sur le MUX2
 80008d0:	4b8a      	ldr	r3, [pc, #552]	; (8000afc <scan_sensor_unit+0x398>)
 80008d2:	0018      	movs	r0, r3
 80008d4:	f001 fa8a 	bl	8001dec <HAL_ADC_GetValue>
 80008d8:	0002      	movs	r2, r0
 80008da:	230d      	movs	r3, #13
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Stop(&hadc);
 80008e0:	4b86      	ldr	r3, [pc, #536]	; (8000afc <scan_sensor_unit+0x398>)
 80008e2:	0018      	movs	r0, r3
 80008e4:	f001 f9a6 	bl	8001c34 <HAL_ADC_Stop>
		if (capteur_ext < SEUIL_DECLENCHEMENT) {
 80008e8:	193b      	adds	r3, r7, r4
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b6d      	cmp	r3, #109	; 0x6d
 80008ee:	d806      	bhi.n	80008fe <scan_sensor_unit+0x19a>
			sensor_pair_value = sensor_pair_value & 0b01;
 80008f0:	220f      	movs	r2, #15
 80008f2:	18bb      	adds	r3, r7, r2
 80008f4:	18ba      	adds	r2, r7, r2
 80008f6:	7812      	ldrb	r2, [r2, #0]
 80008f8:	2101      	movs	r1, #1
 80008fa:	400a      	ands	r2, r1
 80008fc:	701a      	strb	r2, [r3, #0]
		}
		if (capteur_int < SEUIL_DECLENCHEMENT) {
 80008fe:	230d      	movs	r3, #13
 8000900:	18fb      	adds	r3, r7, r3
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b6d      	cmp	r3, #109	; 0x6d
 8000906:	d806      	bhi.n	8000916 <scan_sensor_unit+0x1b2>
			sensor_pair_value = sensor_pair_value & 0b10;
 8000908:	220f      	movs	r2, #15
 800090a:	18bb      	adds	r3, r7, r2
 800090c:	18ba      	adds	r2, r7, r2
 800090e:	7812      	ldrb	r2, [r2, #0]
 8000910:	2102      	movs	r1, #2
 8000912:	400a      	ands	r2, r1
 8000914:	701a      	strb	r2, [r3, #0]
		}
	}

	switch(sensors_state[rangee_active]) {
 8000916:	1dfb      	adds	r3, r7, #7
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4a7a      	ldr	r2, [pc, #488]	; (8000b04 <scan_sensor_unit+0x3a0>)
 800091c:	5cd3      	ldrb	r3, [r2, r3]
 800091e:	2b03      	cmp	r3, #3
 8000920:	d100      	bne.n	8000924 <scan_sensor_unit+0x1c0>
 8000922:	e0b6      	b.n	8000a92 <scan_sensor_unit+0x32e>
 8000924:	dd00      	ble.n	8000928 <scan_sensor_unit+0x1c4>
 8000926:	e119      	b.n	8000b5c <scan_sensor_unit+0x3f8>
 8000928:	2b02      	cmp	r3, #2
 800092a:	d100      	bne.n	800092e <scan_sensor_unit+0x1ca>
 800092c:	e07c      	b.n	8000a28 <scan_sensor_unit+0x2c4>
 800092e:	dd00      	ble.n	8000932 <scan_sensor_unit+0x1ce>
 8000930:	e114      	b.n	8000b5c <scan_sensor_unit+0x3f8>
 8000932:	2b00      	cmp	r3, #0
 8000934:	d002      	beq.n	800093c <scan_sensor_unit+0x1d8>
 8000936:	2b01      	cmp	r3, #1
 8000938:	d035      	beq.n	80009a6 <scan_sensor_unit+0x242>
						  compteur_etats_sortie[rangee_active] += 1; //on avance dans le cycle de sortie
						  sensors_state[rangee_active] = capteurs_occupes;
					  }
				  break;
			  }
}
 800093a:	e10f      	b.n	8000b5c <scan_sensor_unit+0x3f8>
					  compteur_etats_entree[rangee_active] = 0; //on réinitialise l'avancée dans le cycle d'entrée
 800093c:	1dfb      	adds	r3, r7, #7
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	4a71      	ldr	r2, [pc, #452]	; (8000b08 <scan_sensor_unit+0x3a4>)
 8000942:	2100      	movs	r1, #0
 8000944:	54d1      	strb	r1, [r2, r3]
					  compteur_etats_sortie[rangee_active] = 0; //on réinitialise l'avancée dans le cycle de sortie
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	4a70      	ldr	r2, [pc, #448]	; (8000b0c <scan_sensor_unit+0x3a8>)
 800094c:	2100      	movs	r1, #0
 800094e:	54d1      	strb	r1, [r2, r3]
					  if(sensor_pair_value == 0b01){ //si le capteur extérieur est occupé
 8000950:	230f      	movs	r3, #15
 8000952:	18fb      	adds	r3, r7, r3
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d10f      	bne.n	800097a <scan_sensor_unit+0x216>
						  compteur_etats_entree[rangee_active] += 1; //on avance dans le cycle d'entrée
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	4a6a      	ldr	r2, [pc, #424]	; (8000b08 <scan_sensor_unit+0x3a4>)
 8000960:	5cd2      	ldrb	r2, [r2, r3]
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	3201      	adds	r2, #1
 8000968:	b2d1      	uxtb	r1, r2
 800096a:	4a67      	ldr	r2, [pc, #412]	; (8000b08 <scan_sensor_unit+0x3a4>)
 800096c:	54d1      	strb	r1, [r2, r3]
						  sensors_state[rangee_active] = exterieur_occupe;
 800096e:	1dfb      	adds	r3, r7, #7
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	4a64      	ldr	r2, [pc, #400]	; (8000b04 <scan_sensor_unit+0x3a0>)
 8000974:	2101      	movs	r1, #1
 8000976:	54d1      	strb	r1, [r2, r3]
				  break;
 8000978:	e0e9      	b.n	8000b4e <scan_sensor_unit+0x3ea>
					  else if(sensor_pair_value == 0b10){ //si le capteur intérieur est occupé
 800097a:	230f      	movs	r3, #15
 800097c:	18fb      	adds	r3, r7, r3
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b02      	cmp	r3, #2
 8000982:	d000      	beq.n	8000986 <scan_sensor_unit+0x222>
 8000984:	e0e3      	b.n	8000b4e <scan_sensor_unit+0x3ea>
						  compteur_etats_sortie[rangee_active] += 1; //on avance dans le cycle de sortie
 8000986:	1dfb      	adds	r3, r7, #7
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	4a60      	ldr	r2, [pc, #384]	; (8000b0c <scan_sensor_unit+0x3a8>)
 800098c:	5cd2      	ldrb	r2, [r2, r3]
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	3201      	adds	r2, #1
 8000994:	b2d1      	uxtb	r1, r2
 8000996:	4a5d      	ldr	r2, [pc, #372]	; (8000b0c <scan_sensor_unit+0x3a8>)
 8000998:	54d1      	strb	r1, [r2, r3]
						  sensors_state[rangee_active] = interieur_occupe;
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	4a59      	ldr	r2, [pc, #356]	; (8000b04 <scan_sensor_unit+0x3a0>)
 80009a0:	2103      	movs	r1, #3
 80009a2:	54d1      	strb	r1, [r2, r3]
				  break;
 80009a4:	e0d3      	b.n	8000b4e <scan_sensor_unit+0x3ea>
					  if(sensor_pair_value == 0b00) { //si les capteurs sont occupés
 80009a6:	230f      	movs	r3, #15
 80009a8:	18fb      	adds	r3, r7, r3
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d10f      	bne.n	80009d0 <scan_sensor_unit+0x26c>
						  compteur_etats_entree[rangee_active] += 1; //on avance dans le cycle d'entree
 80009b0:	1dfb      	adds	r3, r7, #7
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	4a54      	ldr	r2, [pc, #336]	; (8000b08 <scan_sensor_unit+0x3a4>)
 80009b6:	5cd2      	ldrb	r2, [r2, r3]
 80009b8:	1dfb      	adds	r3, r7, #7
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	3201      	adds	r2, #1
 80009be:	b2d1      	uxtb	r1, r2
 80009c0:	4a51      	ldr	r2, [pc, #324]	; (8000b08 <scan_sensor_unit+0x3a4>)
 80009c2:	54d1      	strb	r1, [r2, r3]
						  sensors_state[rangee_active] = capteurs_occupes;
 80009c4:	1dfb      	adds	r3, r7, #7
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	4a4e      	ldr	r2, [pc, #312]	; (8000b04 <scan_sensor_unit+0x3a0>)
 80009ca:	2102      	movs	r1, #2
 80009cc:	54d1      	strb	r1, [r2, r3]
				  break;
 80009ce:	e0c0      	b.n	8000b52 <scan_sensor_unit+0x3ee>
					  else if (sensor_pair_value == 0b11) { //si les capteurs sont libres
 80009d0:	230f      	movs	r3, #15
 80009d2:	18fb      	adds	r3, r7, r3
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b03      	cmp	r3, #3
 80009d8:	d000      	beq.n	80009dc <scan_sensor_unit+0x278>
 80009da:	e0ba      	b.n	8000b52 <scan_sensor_unit+0x3ee>
						  if (compteur_etats_sortie[rangee_active] >= 3) { //si on a fait 3 ou + étapes dans le cycle de sortie
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	4a4a      	ldr	r2, [pc, #296]	; (8000b0c <scan_sensor_unit+0x3a8>)
 80009e2:	5cd3      	ldrb	r3, [r2, r3]
 80009e4:	2b02      	cmp	r3, #2
 80009e6:	d919      	bls.n	8000a1c <scan_sensor_unit+0x2b8>
							  compteur_abeilles_sortantes += 1; //une abeille est sortie, on incrémente le compteur
 80009e8:	4b49      	ldr	r3, [pc, #292]	; (8000b10 <scan_sensor_unit+0x3ac>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	1c5a      	adds	r2, r3, #1
 80009ee:	4b48      	ldr	r3, [pc, #288]	; (8000b10 <scan_sensor_unit+0x3ac>)
 80009f0:	601a      	str	r2, [r3, #0]
							  HAL_UART_Transmit(&huart2, (uint8_t*)"abeille sortie rangee ", sizeof("abeille sortie rangee "), HAL_MAX_DELAY);
 80009f2:	2301      	movs	r3, #1
 80009f4:	425b      	negs	r3, r3
 80009f6:	4947      	ldr	r1, [pc, #284]	; (8000b14 <scan_sensor_unit+0x3b0>)
 80009f8:	4847      	ldr	r0, [pc, #284]	; (8000b18 <scan_sensor_unit+0x3b4>)
 80009fa:	2217      	movs	r2, #23
 80009fc:	f003 fb8a 	bl	8004114 <HAL_UART_Transmit>
							  HAL_UART_Transmit(&huart2, buffer_rangee_active, sizeof(buffer_rangee_active), HAL_MAX_DELAY);
 8000a00:	2301      	movs	r3, #1
 8000a02:	425b      	negs	r3, r3
 8000a04:	4939      	ldr	r1, [pc, #228]	; (8000aec <scan_sensor_unit+0x388>)
 8000a06:	4844      	ldr	r0, [pc, #272]	; (8000b18 <scan_sensor_unit+0x3b4>)
 8000a08:	2202      	movs	r2, #2
 8000a0a:	f003 fb83 	bl	8004114 <HAL_UART_Transmit>
							  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", sizeof("\r\n"), HAL_MAX_DELAY);
 8000a0e:	2301      	movs	r3, #1
 8000a10:	425b      	negs	r3, r3
 8000a12:	4942      	ldr	r1, [pc, #264]	; (8000b1c <scan_sensor_unit+0x3b8>)
 8000a14:	4840      	ldr	r0, [pc, #256]	; (8000b18 <scan_sensor_unit+0x3b4>)
 8000a16:	2203      	movs	r2, #3
 8000a18:	f003 fb7c 	bl	8004114 <HAL_UART_Transmit>
						  sensors_state[rangee_active] = capteurs_libres;
 8000a1c:	1dfb      	adds	r3, r7, #7
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	4a38      	ldr	r2, [pc, #224]	; (8000b04 <scan_sensor_unit+0x3a0>)
 8000a22:	2100      	movs	r1, #0
 8000a24:	54d1      	strb	r1, [r2, r3]
				  break;
 8000a26:	e094      	b.n	8000b52 <scan_sensor_unit+0x3ee>
					  if(sensor_pair_value == 0b10) { //si le capteur intérieur est occupé
 8000a28:	230f      	movs	r3, #15
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b02      	cmp	r3, #2
 8000a30:	d10f      	bne.n	8000a52 <scan_sensor_unit+0x2ee>
						  compteur_etats_entree[rangee_active] += 1; //on avance dans le cycle d'entrée
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	4a34      	ldr	r2, [pc, #208]	; (8000b08 <scan_sensor_unit+0x3a4>)
 8000a38:	5cd2      	ldrb	r2, [r2, r3]
 8000a3a:	1dfb      	adds	r3, r7, #7
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	3201      	adds	r2, #1
 8000a40:	b2d1      	uxtb	r1, r2
 8000a42:	4a31      	ldr	r2, [pc, #196]	; (8000b08 <scan_sensor_unit+0x3a4>)
 8000a44:	54d1      	strb	r1, [r2, r3]
						  sensors_state[rangee_active] = interieur_occupe;
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	4a2e      	ldr	r2, [pc, #184]	; (8000b04 <scan_sensor_unit+0x3a0>)
 8000a4c:	2103      	movs	r1, #3
 8000a4e:	54d1      	strb	r1, [r2, r3]
				  break;
 8000a50:	e081      	b.n	8000b56 <scan_sensor_unit+0x3f2>
					  else if (sensor_pair_value == 0b01) { //si le capteur extérieur est occupé
 8000a52:	230f      	movs	r3, #15
 8000a54:	18fb      	adds	r3, r7, r3
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d10f      	bne.n	8000a7c <scan_sensor_unit+0x318>
						  compteur_etats_sortie[rangee_active] += 1; //on avance dans le cycle de sortie
 8000a5c:	1dfb      	adds	r3, r7, #7
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4a2a      	ldr	r2, [pc, #168]	; (8000b0c <scan_sensor_unit+0x3a8>)
 8000a62:	5cd2      	ldrb	r2, [r2, r3]
 8000a64:	1dfb      	adds	r3, r7, #7
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	3201      	adds	r2, #1
 8000a6a:	b2d1      	uxtb	r1, r2
 8000a6c:	4a27      	ldr	r2, [pc, #156]	; (8000b0c <scan_sensor_unit+0x3a8>)
 8000a6e:	54d1      	strb	r1, [r2, r3]
						  sensors_state[rangee_active] = exterieur_occupe;
 8000a70:	1dfb      	adds	r3, r7, #7
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	4a23      	ldr	r2, [pc, #140]	; (8000b04 <scan_sensor_unit+0x3a0>)
 8000a76:	2101      	movs	r1, #1
 8000a78:	54d1      	strb	r1, [r2, r3]
				  break;
 8000a7a:	e06c      	b.n	8000b56 <scan_sensor_unit+0x3f2>
					  else if(sensor_pair_value == 0b11) { //si les capteurs sont libres
 8000a7c:	230f      	movs	r3, #15
 8000a7e:	18fb      	adds	r3, r7, r3
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d167      	bne.n	8000b56 <scan_sensor_unit+0x3f2>
						  sensors_state[rangee_active] = capteurs_libres;  //on revient à l'état capteurs_libres
 8000a86:	1dfb      	adds	r3, r7, #7
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	4a1e      	ldr	r2, [pc, #120]	; (8000b04 <scan_sensor_unit+0x3a0>)
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	54d1      	strb	r1, [r2, r3]
				  break;
 8000a90:	e061      	b.n	8000b56 <scan_sensor_unit+0x3f2>
					  if(sensor_pair_value == 0b11) { //si les capteurs sont libres
 8000a92:	230f      	movs	r3, #15
 8000a94:	18fb      	adds	r3, r7, r3
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b03      	cmp	r3, #3
 8000a9a:	d143      	bne.n	8000b24 <scan_sensor_unit+0x3c0>
						  if (compteur_etats_entree[rangee_active] >= 3) { //si on a fait 3 ou + étapes dans le cycle d'entrée
 8000a9c:	1dfb      	adds	r3, r7, #7
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	4a19      	ldr	r2, [pc, #100]	; (8000b08 <scan_sensor_unit+0x3a4>)
 8000aa2:	5cd3      	ldrb	r3, [r2, r3]
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d919      	bls.n	8000adc <scan_sensor_unit+0x378>
							  compteur_abeilles_entrantes += 1; //une abeille est entree, on incrémente le compteur
 8000aa8:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <scan_sensor_unit+0x38c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	1c5a      	adds	r2, r3, #1
 8000aae:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <scan_sensor_unit+0x38c>)
 8000ab0:	601a      	str	r2, [r3, #0]
							  HAL_UART_Transmit(&huart2, (uint8_t*)"abeille entree rangee ", sizeof("abeille entree rangee "), HAL_MAX_DELAY);
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	425b      	negs	r3, r3
 8000ab6:	491a      	ldr	r1, [pc, #104]	; (8000b20 <scan_sensor_unit+0x3bc>)
 8000ab8:	4817      	ldr	r0, [pc, #92]	; (8000b18 <scan_sensor_unit+0x3b4>)
 8000aba:	2217      	movs	r2, #23
 8000abc:	f003 fb2a 	bl	8004114 <HAL_UART_Transmit>
							  HAL_UART_Transmit(&huart2, buffer_rangee_active, sizeof(buffer_rangee_active), HAL_MAX_DELAY);
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	425b      	negs	r3, r3
 8000ac4:	4909      	ldr	r1, [pc, #36]	; (8000aec <scan_sensor_unit+0x388>)
 8000ac6:	4814      	ldr	r0, [pc, #80]	; (8000b18 <scan_sensor_unit+0x3b4>)
 8000ac8:	2202      	movs	r2, #2
 8000aca:	f003 fb23 	bl	8004114 <HAL_UART_Transmit>
							  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", sizeof("\r\n"), HAL_MAX_DELAY);
 8000ace:	2301      	movs	r3, #1
 8000ad0:	425b      	negs	r3, r3
 8000ad2:	4912      	ldr	r1, [pc, #72]	; (8000b1c <scan_sensor_unit+0x3b8>)
 8000ad4:	4810      	ldr	r0, [pc, #64]	; (8000b18 <scan_sensor_unit+0x3b4>)
 8000ad6:	2203      	movs	r2, #3
 8000ad8:	f003 fb1c 	bl	8004114 <HAL_UART_Transmit>
						  sensors_state[rangee_active] = capteurs_libres;  //on revient à l'état capteurs_libres
 8000adc:	1dfb      	adds	r3, r7, #7
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4a08      	ldr	r2, [pc, #32]	; (8000b04 <scan_sensor_unit+0x3a0>)
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	54d1      	strb	r1, [r2, r3]
				  break;
 8000ae6:	e038      	b.n	8000b5a <scan_sensor_unit+0x3f6>
 8000ae8:	08005ba0 	.word	0x08005ba0
 8000aec:	200001bc 	.word	0x200001bc
 8000af0:	20000188 	.word	0x20000188
 8000af4:	08005ba4 	.word	0x08005ba4
 8000af8:	20000190 	.word	0x20000190
 8000afc:	200001c0 	.word	0x200001c0
 8000b00:	20000000 	.word	0x20000000
 8000b04:	20000178 	.word	0x20000178
 8000b08:	200001ac 	.word	0x200001ac
 8000b0c:	2000019c 	.word	0x2000019c
 8000b10:	2000018c 	.word	0x2000018c
 8000b14:	08005ba8 	.word	0x08005ba8
 8000b18:	20000360 	.word	0x20000360
 8000b1c:	08005bc0 	.word	0x08005bc0
 8000b20:	08005bc4 	.word	0x08005bc4
					  else if (sensor_pair_value == 0b00) { //si les capteurs sont occupés
 8000b24:	230f      	movs	r3, #15
 8000b26:	18fb      	adds	r3, r7, r3
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d115      	bne.n	8000b5a <scan_sensor_unit+0x3f6>
						  compteur_etats_sortie[rangee_active] += 1; //on avance dans le cycle de sortie
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	4a0c      	ldr	r2, [pc, #48]	; (8000b64 <scan_sensor_unit+0x400>)
 8000b34:	5cd2      	ldrb	r2, [r2, r3]
 8000b36:	1dfb      	adds	r3, r7, #7
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	3201      	adds	r2, #1
 8000b3c:	b2d1      	uxtb	r1, r2
 8000b3e:	4a09      	ldr	r2, [pc, #36]	; (8000b64 <scan_sensor_unit+0x400>)
 8000b40:	54d1      	strb	r1, [r2, r3]
						  sensors_state[rangee_active] = capteurs_occupes;
 8000b42:	1dfb      	adds	r3, r7, #7
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	4a08      	ldr	r2, [pc, #32]	; (8000b68 <scan_sensor_unit+0x404>)
 8000b48:	2102      	movs	r1, #2
 8000b4a:	54d1      	strb	r1, [r2, r3]
				  break;
 8000b4c:	e005      	b.n	8000b5a <scan_sensor_unit+0x3f6>
				  break;
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	e004      	b.n	8000b5c <scan_sensor_unit+0x3f8>
				  break;
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	e002      	b.n	8000b5c <scan_sensor_unit+0x3f8>
				  break;
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	e000      	b.n	8000b5c <scan_sensor_unit+0x3f8>
				  break;
 8000b5a:	46c0      	nop			; (mov r8, r8)
}
 8000b5c:	46c0      	nop			; (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b005      	add	sp, #20
 8000b62:	bd90      	pop	{r4, r7, pc}
 8000b64:	2000019c 	.word	0x2000019c
 8000b68:	20000178 	.word	0x20000178

08000b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b6c:	b590      	push	{r4, r7, lr}
 8000b6e:	b087      	sub	sp, #28
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b72:	f000 fe27 	bl	80017c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b76:	f000 f83d 	bl	8000bf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7a:	f000 fa9d 	bl	80010b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b7e:	f000 fa7d 	bl	800107c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b82:	f000 fa4b 	bl	800101c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000b86:	f000 f917 	bl	8000db8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b8a:	f000 f969 	bl	8000e60 <MX_TIM3_Init>
  MX_TIM21_Init();
 8000b8e:	f000 f9bd 	bl	8000f0c <MX_TIM21_Init>
  MX_USART1_UART_Init();
 8000b92:	f000 fa0f 	bl	8000fb4 <MX_USART1_UART_Init>
  MX_ADC_Init();
 8000b96:	f000 f89b 	bl	8000cd0 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000b9a:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <main+0x74>)
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f002 fee1 	bl	8003964 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000ba2:	4b10      	ldr	r3, [pc, #64]	; (8000be4 <main+0x78>)
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f002 fedd 	bl	8003964 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim21);
 8000baa:	4b0f      	ldr	r3, [pc, #60]	; (8000be8 <main+0x7c>)
 8000bac:	0018      	movs	r0, r3
 8000bae:	f002 fed9 	bl	8003964 <HAL_TIM_Base_Start_IT>
  /*if (HAL_OK != HAL_UART_Transmit_DMA(&huart1, "\xF0\xF0\xF0\xF0", 4))     	// Fire Transmission DMA
  	{
  		Error_Handler();
  	}*/
  //*message = "Xbee - Test DMA RX TX...\r\n ";
  uint8_t aTextInfoStart[] = "\r\nXbEE - config...\r\n";
 8000bb2:	003b      	movs	r3, r7
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <main+0x80>)
 8000bb6:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000bb8:	c313      	stmia	r3!, {r0, r1, r4}
 8000bba:	ca03      	ldmia	r2!, {r0, r1}
 8000bbc:	c303      	stmia	r3!, {r0, r1}
 8000bbe:	7812      	ldrb	r2, [r2, #0]
 8000bc0:	701a      	strb	r2, [r3, #0]

  HAL_UART_Transmit(&huart2, aTextInfoStart, strlen(aTextInfoStart),HAL_MAX_DELAY);
 8000bc2:	003b      	movs	r3, r7
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f7ff fa9f 	bl	8000108 <strlen>
 8000bca:	0003      	movs	r3, r0
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	2301      	movs	r3, #1
 8000bd0:	425b      	negs	r3, r3
 8000bd2:	0039      	movs	r1, r7
 8000bd4:	4806      	ldr	r0, [pc, #24]	; (8000bf0 <main+0x84>)
 8000bd6:	f003 fa9d 	bl	8004114 <HAL_UART_Transmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //sysbee_app_fsm();
	  scan_sensors();
 8000bda:	f7ff fd9f 	bl	800071c <scan_sensors>
  {
 8000bde:	e7fc      	b.n	8000bda <main+0x6e>
 8000be0:	2000021c 	.word	0x2000021c
 8000be4:	2000025c 	.word	0x2000025c
 8000be8:	2000029c 	.word	0x2000029c
 8000bec:	08005bec 	.word	0x08005bec
 8000bf0:	20000360 	.word	0x20000360

08000bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf4:	b590      	push	{r4, r7, lr}
 8000bf6:	b09f      	sub	sp, #124	; 0x7c
 8000bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfa:	2440      	movs	r4, #64	; 0x40
 8000bfc:	193b      	adds	r3, r7, r4
 8000bfe:	0018      	movs	r0, r3
 8000c00:	2338      	movs	r3, #56	; 0x38
 8000c02:	001a      	movs	r2, r3
 8000c04:	2100      	movs	r1, #0
 8000c06:	f004 fb56 	bl	80052b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0a:	232c      	movs	r3, #44	; 0x2c
 8000c0c:	18fb      	adds	r3, r7, r3
 8000c0e:	0018      	movs	r0, r3
 8000c10:	2314      	movs	r3, #20
 8000c12:	001a      	movs	r2, r3
 8000c14:	2100      	movs	r1, #0
 8000c16:	f004 fb4e 	bl	80052b6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	2328      	movs	r3, #40	; 0x28
 8000c20:	001a      	movs	r2, r3
 8000c22:	2100      	movs	r1, #0
 8000c24:	f004 fb47 	bl	80052b6 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c28:	4b27      	ldr	r3, [pc, #156]	; (8000cc8 <SystemClock_Config+0xd4>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a27      	ldr	r2, [pc, #156]	; (8000ccc <SystemClock_Config+0xd8>)
 8000c2e:	401a      	ands	r2, r3
 8000c30:	4b25      	ldr	r3, [pc, #148]	; (8000cc8 <SystemClock_Config+0xd4>)
 8000c32:	2180      	movs	r1, #128	; 0x80
 8000c34:	0109      	lsls	r1, r1, #4
 8000c36:	430a      	orrs	r2, r1
 8000c38:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c3a:	0021      	movs	r1, r4
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2210      	movs	r2, #16
 8000c40:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2201      	movs	r2, #1
 8000c46:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	22a0      	movs	r2, #160	; 0xa0
 8000c52:	0212      	lsls	r2, r2, #8
 8000c54:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2200      	movs	r2, #0
 8000c5a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f001 fed4 	bl	8002a0c <HAL_RCC_OscConfig>
 8000c64:	1e03      	subs	r3, r0, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000c68:	f000 fb28 	bl	80012bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6c:	212c      	movs	r1, #44	; 0x2c
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	220f      	movs	r2, #15
 8000c72:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2200      	movs	r2, #0
 8000c78:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	2100      	movs	r1, #0
 8000c90:	0018      	movs	r0, r3
 8000c92:	f002 fa8f 	bl	80031b4 <HAL_RCC_ClockConfig>
 8000c96:	1e03      	subs	r3, r0, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c9a:	f000 fb0f 	bl	80012bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f002 fca2 	bl	80035fc <HAL_RCCEx_PeriphCLKConfig>
 8000cb8:	1e03      	subs	r3, r0, #0
 8000cba:	d001      	beq.n	8000cc0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000cbc:	f000 fafe 	bl	80012bc <Error_Handler>
  }
}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b01f      	add	sp, #124	; 0x7c
 8000cc6:	bd90      	pop	{r4, r7, pc}
 8000cc8:	40007000 	.word	0x40007000
 8000ccc:	ffffe7ff 	.word	0xffffe7ff

08000cd0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cd6:	003b      	movs	r3, r7
 8000cd8:	0018      	movs	r0, r3
 8000cda:	2308      	movs	r3, #8
 8000cdc:	001a      	movs	r2, r3
 8000cde:	2100      	movs	r1, #0
 8000ce0:	f004 fae9 	bl	80052b6 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000ce4:	4b30      	ldr	r3, [pc, #192]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000ce6:	4a31      	ldr	r2, [pc, #196]	; (8000dac <MX_ADC_Init+0xdc>)
 8000ce8:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000cea:	4b2f      	ldr	r3, [pc, #188]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000cf0:	4b2d      	ldr	r3, [pc, #180]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000cf2:	22c0      	movs	r2, #192	; 0xc0
 8000cf4:	0612      	lsls	r2, r2, #24
 8000cf6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000cf8:	4b2b      	ldr	r3, [pc, #172]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000cfa:	2210      	movs	r2, #16
 8000cfc:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cfe:	4b2a      	ldr	r3, [pc, #168]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000d04:	4b28      	ldr	r3, [pc, #160]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d0a:	4b27      	ldr	r3, [pc, #156]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000d10:	4b25      	ldr	r3, [pc, #148]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d12:	2220      	movs	r2, #32
 8000d14:	2101      	movs	r1, #1
 8000d16:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000d18:	4b23      	ldr	r3, [pc, #140]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d1a:	2221      	movs	r2, #33	; 0x21
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d20:	4b21      	ldr	r3, [pc, #132]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d26:	4b20      	ldr	r3, [pc, #128]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d28:	22c2      	movs	r2, #194	; 0xc2
 8000d2a:	32ff      	adds	r2, #255	; 0xff
 8000d2c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000d2e:	4b1e      	ldr	r3, [pc, #120]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d30:	222c      	movs	r2, #44	; 0x2c
 8000d32:	2100      	movs	r1, #0
 8000d34:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d36:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d38:	2204      	movs	r2, #4
 8000d3a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000d42:	4b19      	ldr	r3, [pc, #100]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000d48:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000d4e:	4b16      	ldr	r3, [pc, #88]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000d54:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d56:	0018      	movs	r0, r3
 8000d58:	f000 fda4 	bl	80018a4 <HAL_ADC_Init>
 8000d5c:	1e03      	subs	r3, r0, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000d60:	f000 faac 	bl	80012bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d64:	003b      	movs	r3, r7
 8000d66:	4a12      	ldr	r2, [pc, #72]	; (8000db0 <MX_ADC_Init+0xe0>)
 8000d68:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d6a:	003b      	movs	r3, r7
 8000d6c:	2280      	movs	r2, #128	; 0x80
 8000d6e:	0152      	lsls	r2, r2, #5
 8000d70:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d72:	003a      	movs	r2, r7
 8000d74:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d76:	0011      	movs	r1, r2
 8000d78:	0018      	movs	r0, r3
 8000d7a:	f001 f843 	bl	8001e04 <HAL_ADC_ConfigChannel>
 8000d7e:	1e03      	subs	r3, r0, #0
 8000d80:	d001      	beq.n	8000d86 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000d82:	f000 fa9b 	bl	80012bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000d86:	003b      	movs	r3, r7
 8000d88:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <MX_ADC_Init+0xe4>)
 8000d8a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d8c:	003a      	movs	r2, r7
 8000d8e:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <MX_ADC_Init+0xd8>)
 8000d90:	0011      	movs	r1, r2
 8000d92:	0018      	movs	r0, r3
 8000d94:	f001 f836 	bl	8001e04 <HAL_ADC_ConfigChannel>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8000d9c:	f000 fa8e 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b002      	add	sp, #8
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	200001c0 	.word	0x200001c0
 8000dac:	40012400 	.word	0x40012400
 8000db0:	04000002 	.word	0x04000002
 8000db4:	10000010 	.word	0x10000010

08000db8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dbe:	2308      	movs	r3, #8
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	2310      	movs	r3, #16
 8000dc6:	001a      	movs	r2, r3
 8000dc8:	2100      	movs	r1, #0
 8000dca:	f004 fa74 	bl	80052b6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dce:	003b      	movs	r3, r7
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	2308      	movs	r3, #8
 8000dd4:	001a      	movs	r2, r3
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	f004 fa6d 	bl	80052b6 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000dde:	2280      	movs	r2, #128	; 0x80
 8000de0:	05d2      	lsls	r2, r2, #23
 8000de2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 65535;
 8000de4:	4b1c      	ldr	r3, [pc, #112]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000de6:	4a1d      	ldr	r2, [pc, #116]	; (8000e5c <MX_TIM2_Init+0xa4>)
 8000de8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dea:	4b1b      	ldr	r3, [pc, #108]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14;
 8000df0:	4b19      	ldr	r3, [pc, #100]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000df2:	220e      	movs	r2, #14
 8000df4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000df6:	4b18      	ldr	r3, [pc, #96]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dfc:	4b16      	ldr	r3, [pc, #88]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e02:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000e04:	0018      	movs	r0, r3
 8000e06:	f002 fd6d 	bl	80038e4 <HAL_TIM_Base_Init>
 8000e0a:	1e03      	subs	r3, r0, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000e0e:	f000 fa55 	bl	80012bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e12:	2108      	movs	r1, #8
 8000e14:	187b      	adds	r3, r7, r1
 8000e16:	2280      	movs	r2, #128	; 0x80
 8000e18:	0152      	lsls	r2, r2, #5
 8000e1a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e1c:	187a      	adds	r2, r7, r1
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000e20:	0011      	movs	r1, r2
 8000e22:	0018      	movs	r0, r3
 8000e24:	f002 fed8 	bl	8003bd8 <HAL_TIM_ConfigClockSource>
 8000e28:	1e03      	subs	r3, r0, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000e2c:	f000 fa46 	bl	80012bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e30:	003b      	movs	r3, r7
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	003b      	movs	r3, r7
 8000e38:	2200      	movs	r2, #0
 8000e3a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e3c:	003a      	movs	r2, r7
 8000e3e:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <MX_TIM2_Init+0xa0>)
 8000e40:	0011      	movs	r1, r2
 8000e42:	0018      	movs	r0, r3
 8000e44:	f003 f8b4 	bl	8003fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000e4c:	f000 fa36 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e50:	46c0      	nop			; (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	b006      	add	sp, #24
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	2000021c 	.word	0x2000021c
 8000e5c:	0000ffff 	.word	0x0000ffff

08000e60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e66:	2308      	movs	r3, #8
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	2310      	movs	r3, #16
 8000e6e:	001a      	movs	r2, r3
 8000e70:	2100      	movs	r1, #0
 8000e72:	f004 fa20 	bl	80052b6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e76:	003b      	movs	r3, r7
 8000e78:	0018      	movs	r0, r3
 8000e7a:	2308      	movs	r3, #8
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	2100      	movs	r1, #0
 8000e80:	f004 fa19 	bl	80052b6 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000e86:	4a1f      	ldr	r2, [pc, #124]	; (8000f04 <MX_TIM3_Init+0xa4>)
 8000e88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 65535;
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000e8c:	4a1e      	ldr	r2, [pc, #120]	; (8000f08 <MX_TIM3_Init+0xa8>)
 8000e8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000e92:	2210      	movs	r2, #16
 8000e94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 319;
 8000e96:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000e98:	2240      	movs	r2, #64	; 0x40
 8000e9a:	32ff      	adds	r2, #255	; 0xff
 8000e9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000eaa:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000eac:	0018      	movs	r0, r3
 8000eae:	f002 fd19 	bl	80038e4 <HAL_TIM_Base_Init>
 8000eb2:	1e03      	subs	r3, r0, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000eb6:	f000 fa01 	bl	80012bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eba:	2108      	movs	r1, #8
 8000ebc:	187b      	adds	r3, r7, r1
 8000ebe:	2280      	movs	r2, #128	; 0x80
 8000ec0:	0152      	lsls	r2, r2, #5
 8000ec2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ec4:	187a      	adds	r2, r7, r1
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000ec8:	0011      	movs	r1, r2
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f002 fe84 	bl	8003bd8 <HAL_TIM_ConfigClockSource>
 8000ed0:	1e03      	subs	r3, r0, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000ed4:	f000 f9f2 	bl	80012bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed8:	003b      	movs	r3, r7
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ede:	003b      	movs	r3, r7
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ee4:	003a      	movs	r2, r7
 8000ee6:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <MX_TIM3_Init+0xa0>)
 8000ee8:	0011      	movs	r1, r2
 8000eea:	0018      	movs	r0, r3
 8000eec:	f003 f860 	bl	8003fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ef0:	1e03      	subs	r3, r0, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000ef4:	f000 f9e2 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b006      	add	sp, #24
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	2000025c 	.word	0x2000025c
 8000f04:	40000400 	.word	0x40000400
 8000f08:	0000ffff 	.word	0x0000ffff

08000f0c <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f12:	2308      	movs	r3, #8
 8000f14:	18fb      	adds	r3, r7, r3
 8000f16:	0018      	movs	r0, r3
 8000f18:	2310      	movs	r3, #16
 8000f1a:	001a      	movs	r2, r3
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	f004 f9ca 	bl	80052b6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f22:	003b      	movs	r3, r7
 8000f24:	0018      	movs	r0, r3
 8000f26:	2308      	movs	r3, #8
 8000f28:	001a      	movs	r2, r3
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	f004 f9c3 	bl	80052b6 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8000f30:	4b1e      	ldr	r3, [pc, #120]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f32:	4a1f      	ldr	r2, [pc, #124]	; (8000fb0 <MX_TIM21_Init+0xa4>)
 8000f34:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 8192;
 8000f36:	4b1d      	ldr	r3, [pc, #116]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f38:	2280      	movs	r2, #128	; 0x80
 8000f3a:	0192      	lsls	r2, r2, #6
 8000f3c:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f3e:	4b1b      	ldr	r3, [pc, #108]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 2;
 8000f44:	4b19      	ldr	r3, [pc, #100]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f46:	2202      	movs	r2, #2
 8000f48:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f4a:	4b18      	ldr	r3, [pc, #96]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f50:	4b16      	ldr	r3, [pc, #88]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000f56:	4b15      	ldr	r3, [pc, #84]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f002 fcc3 	bl	80038e4 <HAL_TIM_Base_Init>
 8000f5e:	1e03      	subs	r3, r0, #0
 8000f60:	d001      	beq.n	8000f66 <MX_TIM21_Init+0x5a>
  {
    Error_Handler();
 8000f62:	f000 f9ab 	bl	80012bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f66:	2108      	movs	r1, #8
 8000f68:	187b      	adds	r3, r7, r1
 8000f6a:	2280      	movs	r2, #128	; 0x80
 8000f6c:	0152      	lsls	r2, r2, #5
 8000f6e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000f70:	187a      	adds	r2, r7, r1
 8000f72:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f74:	0011      	movs	r1, r2
 8000f76:	0018      	movs	r0, r3
 8000f78:	f002 fe2e 	bl	8003bd8 <HAL_TIM_ConfigClockSource>
 8000f7c:	1e03      	subs	r3, r0, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_TIM21_Init+0x78>
  {
    Error_Handler();
 8000f80:	f000 f99c 	bl	80012bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f84:	003b      	movs	r3, r7
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f8a:	003b      	movs	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000f90:	003a      	movs	r2, r7
 8000f92:	4b06      	ldr	r3, [pc, #24]	; (8000fac <MX_TIM21_Init+0xa0>)
 8000f94:	0011      	movs	r1, r2
 8000f96:	0018      	movs	r0, r3
 8000f98:	f003 f80a 	bl	8003fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f9c:	1e03      	subs	r3, r0, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM21_Init+0x98>
  {
    Error_Handler();
 8000fa0:	f000 f98c 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8000fa4:	46c0      	nop			; (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b006      	add	sp, #24
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	2000029c 	.word	0x2000029c
 8000fb0:	40010800 	.word	0x40010800

08000fb4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fb8:	4b16      	ldr	r3, [pc, #88]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fba:	4a17      	ldr	r2, [pc, #92]	; (8001018 <MX_USART1_UART_Init+0x64>)
 8000fbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000fbe:	4b15      	ldr	r3, [pc, #84]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fc0:	2296      	movs	r2, #150	; 0x96
 8000fc2:	0192      	lsls	r2, r2, #6
 8000fc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fc6:	4b13      	ldr	r3, [pc, #76]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fcc:	4b11      	ldr	r3, [pc, #68]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fd2:	4b10      	ldr	r3, [pc, #64]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fda:	220c      	movs	r2, #12
 8000fdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fde:	4b0d      	ldr	r3, [pc, #52]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fea:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_MSBFIRST_INIT;
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000ff2:	2280      	movs	r2, #128	; 0x80
 8000ff4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 8000ff6:	4b07      	ldr	r3, [pc, #28]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8000ff8:	2280      	movs	r2, #128	; 0x80
 8000ffa:	0312      	lsls	r2, r2, #12
 8000ffc:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ffe:	4b05      	ldr	r3, [pc, #20]	; (8001014 <MX_USART1_UART_Init+0x60>)
 8001000:	0018      	movs	r0, r3
 8001002:	f003 f833 	bl	800406c <HAL_UART_Init>
 8001006:	1e03      	subs	r3, r0, #0
 8001008:	d001      	beq.n	800100e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800100a:	f000 f957 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200002dc 	.word	0x200002dc
 8001018:	40013800 	.word	0x40013800

0800101c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001020:	4b14      	ldr	r3, [pc, #80]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001022:	4a15      	ldr	r2, [pc, #84]	; (8001078 <MX_USART2_UART_Init+0x5c>)
 8001024:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001026:	4b13      	ldr	r3, [pc, #76]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001028:	22e1      	movs	r2, #225	; 0xe1
 800102a:	0252      	lsls	r2, r2, #9
 800102c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800102e:	4b11      	ldr	r3, [pc, #68]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001034:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001036:	2200      	movs	r2, #0
 8001038:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800103a:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <MX_USART2_UART_Init+0x58>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001040:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001042:	220c      	movs	r2, #12
 8001044:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001046:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <MX_USART2_UART_Init+0x58>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001052:	4b08      	ldr	r3, [pc, #32]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <MX_USART2_UART_Init+0x58>)
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800105e:	4b05      	ldr	r3, [pc, #20]	; (8001074 <MX_USART2_UART_Init+0x58>)
 8001060:	0018      	movs	r0, r3
 8001062:	f003 f803 	bl	800406c <HAL_UART_Init>
 8001066:	1e03      	subs	r3, r0, #0
 8001068:	d001      	beq.n	800106e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800106a:	f000 f927 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000360 	.word	0x20000360
 8001078:	40004400 	.word	0x40004400

0800107c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <MX_DMA_Init+0x38>)
 8001084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <MX_DMA_Init+0x38>)
 8001088:	2101      	movs	r1, #1
 800108a:	430a      	orrs	r2, r1
 800108c:	631a      	str	r2, [r3, #48]	; 0x30
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <MX_DMA_Init+0x38>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	2201      	movs	r2, #1
 8001094:	4013      	ands	r3, r2
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 800109a:	2200      	movs	r2, #0
 800109c:	2100      	movs	r1, #0
 800109e:	200b      	movs	r0, #11
 80010a0:	f001 f938 	bl	8002314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80010a4:	200b      	movs	r0, #11
 80010a6:	f001 f94a 	bl	800233e <HAL_NVIC_EnableIRQ>

}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b002      	add	sp, #8
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	40021000 	.word	0x40021000

080010b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b8:	b590      	push	{r4, r7, lr}
 80010ba:	b08b      	sub	sp, #44	; 0x2c
 80010bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010be:	2414      	movs	r4, #20
 80010c0:	193b      	adds	r3, r7, r4
 80010c2:	0018      	movs	r0, r3
 80010c4:	2314      	movs	r3, #20
 80010c6:	001a      	movs	r2, r3
 80010c8:	2100      	movs	r1, #0
 80010ca:	f004 f8f4 	bl	80052b6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ce:	4b4c      	ldr	r3, [pc, #304]	; (8001200 <MX_GPIO_Init+0x148>)
 80010d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010d2:	4b4b      	ldr	r3, [pc, #300]	; (8001200 <MX_GPIO_Init+0x148>)
 80010d4:	2104      	movs	r1, #4
 80010d6:	430a      	orrs	r2, r1
 80010d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80010da:	4b49      	ldr	r3, [pc, #292]	; (8001200 <MX_GPIO_Init+0x148>)
 80010dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010de:	2204      	movs	r2, #4
 80010e0:	4013      	ands	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010e6:	4b46      	ldr	r3, [pc, #280]	; (8001200 <MX_GPIO_Init+0x148>)
 80010e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010ea:	4b45      	ldr	r3, [pc, #276]	; (8001200 <MX_GPIO_Init+0x148>)
 80010ec:	2180      	movs	r1, #128	; 0x80
 80010ee:	430a      	orrs	r2, r1
 80010f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80010f2:	4b43      	ldr	r3, [pc, #268]	; (8001200 <MX_GPIO_Init+0x148>)
 80010f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f6:	2280      	movs	r2, #128	; 0x80
 80010f8:	4013      	ands	r3, r2
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	4b40      	ldr	r3, [pc, #256]	; (8001200 <MX_GPIO_Init+0x148>)
 8001100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001102:	4b3f      	ldr	r3, [pc, #252]	; (8001200 <MX_GPIO_Init+0x148>)
 8001104:	2101      	movs	r1, #1
 8001106:	430a      	orrs	r2, r1
 8001108:	62da      	str	r2, [r3, #44]	; 0x2c
 800110a:	4b3d      	ldr	r3, [pc, #244]	; (8001200 <MX_GPIO_Init+0x148>)
 800110c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800110e:	2201      	movs	r2, #1
 8001110:	4013      	ands	r3, r2
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001116:	4b3a      	ldr	r3, [pc, #232]	; (8001200 <MX_GPIO_Init+0x148>)
 8001118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800111a:	4b39      	ldr	r3, [pc, #228]	; (8001200 <MX_GPIO_Init+0x148>)
 800111c:	2102      	movs	r1, #2
 800111e:	430a      	orrs	r2, r1
 8001120:	62da      	str	r2, [r3, #44]	; 0x2c
 8001122:	4b37      	ldr	r3, [pc, #220]	; (8001200 <MX_GPIO_Init+0x148>)
 8001124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001126:	2202      	movs	r2, #2
 8001128:	4013      	ands	r3, r2
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 800112e:	2380      	movs	r3, #128	; 0x80
 8001130:	019b      	lsls	r3, r3, #6
 8001132:	4834      	ldr	r0, [pc, #208]	; (8001204 <MX_GPIO_Init+0x14c>)
 8001134:	2200      	movs	r2, #0
 8001136:	0019      	movs	r1, r3
 8001138:	f001 fc4a 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, S2_Pin|S0_Pin, GPIO_PIN_RESET);
 800113c:	4b32      	ldr	r3, [pc, #200]	; (8001208 <MX_GPIO_Init+0x150>)
 800113e:	2200      	movs	r2, #0
 8001140:	2103      	movs	r1, #3
 8001142:	0018      	movs	r0, r3
 8001144:	f001 fc44 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, S1_Pin|LED_EN_Pin, GPIO_PIN_RESET);
 8001148:	23a0      	movs	r3, #160	; 0xa0
 800114a:	05db      	lsls	r3, r3, #23
 800114c:	2200      	movs	r2, #0
 800114e:	2121      	movs	r1, #33	; 0x21
 8001150:	0018      	movs	r0, r3
 8001152:	f001 fc3d 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_R_Pin|LED_V_Pin, GPIO_PIN_RESET);
 8001156:	492d      	ldr	r1, [pc, #180]	; (800120c <MX_GPIO_Init+0x154>)
 8001158:	4b2d      	ldr	r3, [pc, #180]	; (8001210 <MX_GPIO_Init+0x158>)
 800115a:	2200      	movs	r2, #0
 800115c:	0018      	movs	r0, r3
 800115e:	f001 fc37 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : S3_Pin */
  GPIO_InitStruct.Pin = S3_Pin;
 8001162:	193b      	adds	r3, r7, r4
 8001164:	2280      	movs	r2, #128	; 0x80
 8001166:	0192      	lsls	r2, r2, #6
 8001168:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	193b      	adds	r3, r7, r4
 800116c:	2201      	movs	r2, #1
 800116e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	193b      	adds	r3, r7, r4
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	193b      	adds	r3, r7, r4
 8001178:	2200      	movs	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(S3_GPIO_Port, &GPIO_InitStruct);
 800117c:	193b      	adds	r3, r7, r4
 800117e:	4a21      	ldr	r2, [pc, #132]	; (8001204 <MX_GPIO_Init+0x14c>)
 8001180:	0019      	movs	r1, r3
 8001182:	0010      	movs	r0, r2
 8001184:	f001 faa6 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S0_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S0_Pin;
 8001188:	193b      	adds	r3, r7, r4
 800118a:	2203      	movs	r2, #3
 800118c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118e:	193b      	adds	r3, r7, r4
 8001190:	2201      	movs	r2, #1
 8001192:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	193b      	adds	r3, r7, r4
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119a:	193b      	adds	r3, r7, r4
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011a0:	193b      	adds	r3, r7, r4
 80011a2:	4a19      	ldr	r2, [pc, #100]	; (8001208 <MX_GPIO_Init+0x150>)
 80011a4:	0019      	movs	r1, r3
 80011a6:	0010      	movs	r0, r2
 80011a8:	f001 fa94 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : S1_Pin LED_EN_Pin */
  GPIO_InitStruct.Pin = S1_Pin|LED_EN_Pin;
 80011ac:	193b      	adds	r3, r7, r4
 80011ae:	2221      	movs	r2, #33	; 0x21
 80011b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b2:	193b      	adds	r3, r7, r4
 80011b4:	2201      	movs	r2, #1
 80011b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	193b      	adds	r3, r7, r4
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011be:	193b      	adds	r3, r7, r4
 80011c0:	2200      	movs	r2, #0
 80011c2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c4:	193a      	adds	r2, r7, r4
 80011c6:	23a0      	movs	r3, #160	; 0xa0
 80011c8:	05db      	lsls	r3, r3, #23
 80011ca:	0011      	movs	r1, r2
 80011cc:	0018      	movs	r0, r3
 80011ce:	f001 fa81 	bl	80026d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_Pin LED_V_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_V_Pin;
 80011d2:	0021      	movs	r1, r4
 80011d4:	187b      	adds	r3, r7, r1
 80011d6:	4a0d      	ldr	r2, [pc, #52]	; (800120c <MX_GPIO_Init+0x154>)
 80011d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011da:	187b      	adds	r3, r7, r1
 80011dc:	2201      	movs	r2, #1
 80011de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	187b      	adds	r3, r7, r1
 80011e8:	2200      	movs	r2, #0
 80011ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	4a08      	ldr	r2, [pc, #32]	; (8001210 <MX_GPIO_Init+0x158>)
 80011f0:	0019      	movs	r1, r3
 80011f2:	0010      	movs	r0, r2
 80011f4:	f001 fa6e 	bl	80026d4 <HAL_GPIO_Init>

}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b00b      	add	sp, #44	; 0x2c
 80011fe:	bd90      	pop	{r4, r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	50000800 	.word	0x50000800
 8001208:	50001c00 	.word	0x50001c00
 800120c:	00000404 	.word	0x00000404
 8001210:	50000400 	.word	0x50000400

08001214 <HAL_UARTEx_RxEventCallback>:
	HAL_UART_Transmit(&huart2, message, strlen(message),HAL_MAX_DELAY);

}


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	000a      	movs	r2, r1
 800121e:	1cbb      	adds	r3, r7, #2
 8001220:	801a      	strh	r2, [r3, #0]
	if (huart->Instance == USART1){
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a0d      	ldr	r2, [pc, #52]	; (800125c <HAL_UARTEx_RxEventCallback+0x48>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d112      	bne.n	8001252 <HAL_UARTEx_RxEventCallback+0x3e>
		if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) == SET)
 800122c:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <HAL_UARTEx_RxEventCallback+0x4c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	69db      	ldr	r3, [r3, #28]
 8001232:	2210      	movs	r2, #16
 8001234:	4013      	ands	r3, r2
 8001236:	2b10      	cmp	r3, #16
 8001238:	d10b      	bne.n	8001252 <HAL_UARTEx_RxEventCallback+0x3e>
	    {
		     __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800123a:	4b09      	ldr	r3, [pc, #36]	; (8001260 <HAL_UARTEx_RxEventCallback+0x4c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2210      	movs	r2, #16
 8001240:	621a      	str	r2, [r3, #32]
		     xbee_usart1_rx_flag = HAL_OK;
 8001242:	4b08      	ldr	r3, [pc, #32]	; (8001264 <HAL_UARTEx_RxEventCallback+0x50>)
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
		     xbee_usart1_rx_size = Size;
 8001248:	1cbb      	adds	r3, r7, #2
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4b06      	ldr	r3, [pc, #24]	; (8001268 <HAL_UARTEx_RxEventCallback+0x54>)
 8001250:	701a      	strb	r2, [r3, #0]
	}
	//if (huart->Instance == USART2)
		//HAL_UART_Transmit(&huart2, "IT-USART2\r", 10,HAL_MAX_DELAY);

	//on y fera d'autres if (gnagnagna) dans le cas ou on utilise d'autres usart
}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	46bd      	mov	sp, r7
 8001256:	b002      	add	sp, #8
 8001258:	bd80      	pop	{r7, pc}
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	40013800 	.word	0x40013800
 8001260:	200002dc 	.word	0x200002dc
 8001264:	20000020 	.word	0x20000020
 8001268:	20000474 	.word	0x20000474

0800126c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){ //permet de lancer les fonctions sur interruption des timers
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	if (htim == &htim21) {
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001278:	429a      	cmp	r2, r3
 800127a:	d103      	bne.n	8001284 <HAL_TIM_PeriodElapsedCallback+0x18>
		scan_abeilles_flag = 1;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x40>)
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
		calcul_trafic_flag = 1;
	}
	else if (htim == &htim2) {
		update_led();
	}
}
 8001282:	e00d      	b.n	80012a0 <HAL_TIM_PeriodElapsedCallback+0x34>
	else if (htim == &htim3) {
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001288:	429a      	cmp	r2, r3
 800128a:	d103      	bne.n	8001294 <HAL_TIM_PeriodElapsedCallback+0x28>
		calcul_trafic_flag = 1;
 800128c:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800128e:	2201      	movs	r2, #1
 8001290:	701a      	strb	r2, [r3, #0]
}
 8001292:	e005      	b.n	80012a0 <HAL_TIM_PeriodElapsedCallback+0x34>
	else if (htim == &htim2) {
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001298:	429a      	cmp	r2, r3
 800129a:	d101      	bne.n	80012a0 <HAL_TIM_PeriodElapsedCallback+0x34>
		update_led();
 800129c:	f000 f9ea 	bl	8001674 <update_led>
}
 80012a0:	46c0      	nop			; (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b002      	add	sp, #8
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	2000029c 	.word	0x2000029c
 80012ac:	20000475 	.word	0x20000475
 80012b0:	2000025c 	.word	0x2000025c
 80012b4:	20000476 	.word	0x20000476
 80012b8:	2000021c 	.word	0x2000021c

080012bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	  HAL_GPIO_WritePin(LED_V_GPIO_Port, LED_V_Pin, GPIO_PIN_SET);
 80012c0:	2380      	movs	r3, #128	; 0x80
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	4803      	ldr	r0, [pc, #12]	; (80012d4 <Error_Handler+0x18>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	0019      	movs	r1, r3
 80012ca:	f001 fb81 	bl	80029d0 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ce:	b672      	cpsid	i
}
 80012d0:	46c0      	nop			; (mov r8, r8)

  //sprintf(texte,"%d",traqueur);
  //HAL_UART_Transmit(&huart2, texte, strlen(texte),HAL_MAX_DELAY);
  __disable_irq();
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <Error_Handler+0x16>
 80012d4:	50000400 	.word	0x50000400

080012d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012dc:	4b07      	ldr	r3, [pc, #28]	; (80012fc <HAL_MspInit+0x24>)
 80012de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <HAL_MspInit+0x24>)
 80012e2:	2101      	movs	r1, #1
 80012e4:	430a      	orrs	r2, r1
 80012e6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <HAL_MspInit+0x24>)
 80012ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012ec:	4b03      	ldr	r3, [pc, #12]	; (80012fc <HAL_MspInit+0x24>)
 80012ee:	2180      	movs	r1, #128	; 0x80
 80012f0:	0549      	lsls	r1, r1, #21
 80012f2:	430a      	orrs	r2, r1
 80012f4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40021000 	.word	0x40021000

08001300 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b089      	sub	sp, #36	; 0x24
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	240c      	movs	r4, #12
 800130a:	193b      	adds	r3, r7, r4
 800130c:	0018      	movs	r0, r3
 800130e:	2314      	movs	r3, #20
 8001310:	001a      	movs	r2, r3
 8001312:	2100      	movs	r1, #0
 8001314:	f003 ffcf 	bl	80052b6 <memset>
  if(hadc->Instance==ADC1)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a14      	ldr	r2, [pc, #80]	; (8001370 <HAL_ADC_MspInit+0x70>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d122      	bne.n	8001368 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <HAL_ADC_MspInit+0x74>)
 8001324:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <HAL_ADC_MspInit+0x74>)
 8001328:	2180      	movs	r1, #128	; 0x80
 800132a:	0089      	lsls	r1, r1, #2
 800132c:	430a      	orrs	r2, r1
 800132e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001330:	4b10      	ldr	r3, [pc, #64]	; (8001374 <HAL_ADC_MspInit+0x74>)
 8001332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <HAL_ADC_MspInit+0x74>)
 8001336:	2101      	movs	r1, #1
 8001338:	430a      	orrs	r2, r1
 800133a:	62da      	str	r2, [r3, #44]	; 0x2c
 800133c:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <HAL_ADC_MspInit+0x74>)
 800133e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001340:	2201      	movs	r2, #1
 8001342:	4013      	ands	r3, r2
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = MUX1_Pin|MUX2_Pin;
 8001348:	193b      	adds	r3, r7, r4
 800134a:	2212      	movs	r2, #18
 800134c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134e:	193b      	adds	r3, r7, r4
 8001350:	2203      	movs	r2, #3
 8001352:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	193b      	adds	r3, r7, r4
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135a:	193a      	adds	r2, r7, r4
 800135c:	23a0      	movs	r3, #160	; 0xa0
 800135e:	05db      	lsls	r3, r3, #23
 8001360:	0011      	movs	r1, r2
 8001362:	0018      	movs	r0, r3
 8001364:	f001 f9b6 	bl	80026d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001368:	46c0      	nop			; (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	b009      	add	sp, #36	; 0x24
 800136e:	bd90      	pop	{r4, r7, pc}
 8001370:	40012400 	.word	0x40012400
 8001374:	40021000 	.word	0x40021000

08001378 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	05db      	lsls	r3, r3, #23
 8001388:	429a      	cmp	r2, r3
 800138a:	d10e      	bne.n	80013aa <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800138c:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <HAL_TIM_Base_MspInit+0x88>)
 800138e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001390:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <HAL_TIM_Base_MspInit+0x88>)
 8001392:	2101      	movs	r1, #1
 8001394:	430a      	orrs	r2, r1
 8001396:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001398:	2200      	movs	r2, #0
 800139a:	2100      	movs	r1, #0
 800139c:	200f      	movs	r0, #15
 800139e:	f000 ffb9 	bl	8002314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013a2:	200f      	movs	r0, #15
 80013a4:	f000 ffcb 	bl	800233e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 80013a8:	e026      	b.n	80013f8 <HAL_TIM_Base_MspInit+0x80>
  else if(htim_base->Instance==TIM3)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a15      	ldr	r2, [pc, #84]	; (8001404 <HAL_TIM_Base_MspInit+0x8c>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d10e      	bne.n	80013d2 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <HAL_TIM_Base_MspInit+0x88>)
 80013b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <HAL_TIM_Base_MspInit+0x88>)
 80013ba:	2102      	movs	r1, #2
 80013bc:	430a      	orrs	r2, r1
 80013be:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2100      	movs	r1, #0
 80013c4:	2010      	movs	r0, #16
 80013c6:	f000 ffa5 	bl	8002314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80013ca:	2010      	movs	r0, #16
 80013cc:	f000 ffb7 	bl	800233e <HAL_NVIC_EnableIRQ>
}
 80013d0:	e012      	b.n	80013f8 <HAL_TIM_Base_MspInit+0x80>
  else if(htim_base->Instance==TIM21)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a0c      	ldr	r2, [pc, #48]	; (8001408 <HAL_TIM_Base_MspInit+0x90>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d10d      	bne.n	80013f8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM21_CLK_ENABLE();
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <HAL_TIM_Base_MspInit+0x88>)
 80013de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <HAL_TIM_Base_MspInit+0x88>)
 80013e2:	2104      	movs	r1, #4
 80013e4:	430a      	orrs	r2, r1
 80013e6:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 80013e8:	2200      	movs	r2, #0
 80013ea:	2100      	movs	r1, #0
 80013ec:	2014      	movs	r0, #20
 80013ee:	f000 ff91 	bl	8002314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 80013f2:	2014      	movs	r0, #20
 80013f4:	f000 ffa3 	bl	800233e <HAL_NVIC_EnableIRQ>
}
 80013f8:	46c0      	nop			; (mov r8, r8)
 80013fa:	46bd      	mov	sp, r7
 80013fc:	b002      	add	sp, #8
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40021000 	.word	0x40021000
 8001404:	40000400 	.word	0x40000400
 8001408:	40010800 	.word	0x40010800

0800140c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b08b      	sub	sp, #44	; 0x2c
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	2414      	movs	r4, #20
 8001416:	193b      	adds	r3, r7, r4
 8001418:	0018      	movs	r0, r3
 800141a:	2314      	movs	r3, #20
 800141c:	001a      	movs	r2, r3
 800141e:	2100      	movs	r1, #0
 8001420:	f003 ff49 	bl	80052b6 <memset>
  if(huart->Instance==USART1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a5e      	ldr	r2, [pc, #376]	; (80015a4 <HAL_UART_MspInit+0x198>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d133      	bne.n	8001496 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800142e:	4b5e      	ldr	r3, [pc, #376]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 8001430:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001432:	4b5d      	ldr	r3, [pc, #372]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 8001434:	2180      	movs	r1, #128	; 0x80
 8001436:	01c9      	lsls	r1, r1, #7
 8001438:	430a      	orrs	r2, r1
 800143a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143c:	4b5a      	ldr	r3, [pc, #360]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 800143e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001440:	4b59      	ldr	r3, [pc, #356]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 8001442:	2101      	movs	r1, #1
 8001444:	430a      	orrs	r2, r1
 8001446:	62da      	str	r2, [r3, #44]	; 0x2c
 8001448:	4b57      	ldr	r3, [pc, #348]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 800144a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800144c:	2201      	movs	r2, #1
 800144e:	4013      	ands	r3, r2
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_XBEE_TX_Pin|USART_XBEE_RX_Pin;
 8001454:	193b      	adds	r3, r7, r4
 8001456:	22c0      	movs	r2, #192	; 0xc0
 8001458:	00d2      	lsls	r2, r2, #3
 800145a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145c:	0021      	movs	r1, r4
 800145e:	187b      	adds	r3, r7, r1
 8001460:	2202      	movs	r2, #2
 8001462:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	187b      	adds	r3, r7, r1
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	187b      	adds	r3, r7, r1
 800146c:	2203      	movs	r2, #3
 800146e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001470:	187b      	adds	r3, r7, r1
 8001472:	2204      	movs	r2, #4
 8001474:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001476:	187a      	adds	r2, r7, r1
 8001478:	23a0      	movs	r3, #160	; 0xa0
 800147a:	05db      	lsls	r3, r3, #23
 800147c:	0011      	movs	r1, r2
 800147e:	0018      	movs	r0, r3
 8001480:	f001 f928 	bl	80026d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	201b      	movs	r0, #27
 800148a:	f000 ff43 	bl	8002314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800148e:	201b      	movs	r0, #27
 8001490:	f000 ff55 	bl	800233e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001494:	e081      	b.n	800159a <HAL_UART_MspInit+0x18e>
  else if(huart->Instance==USART2)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a44      	ldr	r2, [pc, #272]	; (80015ac <HAL_UART_MspInit+0x1a0>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d000      	beq.n	80014a2 <HAL_UART_MspInit+0x96>
 80014a0:	e07b      	b.n	800159a <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80014a2:	4b41      	ldr	r3, [pc, #260]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 80014a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014a6:	4b40      	ldr	r3, [pc, #256]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 80014a8:	2180      	movs	r1, #128	; 0x80
 80014aa:	0289      	lsls	r1, r1, #10
 80014ac:	430a      	orrs	r2, r1
 80014ae:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b0:	4b3d      	ldr	r3, [pc, #244]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 80014b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014b4:	4b3c      	ldr	r3, [pc, #240]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 80014b6:	2101      	movs	r1, #1
 80014b8:	430a      	orrs	r2, r1
 80014ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80014bc:	4b3a      	ldr	r3, [pc, #232]	; (80015a8 <HAL_UART_MspInit+0x19c>)
 80014be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c0:	2201      	movs	r2, #1
 80014c2:	4013      	ands	r3, r2
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80014c8:	2114      	movs	r1, #20
 80014ca:	187b      	adds	r3, r7, r1
 80014cc:	220c      	movs	r2, #12
 80014ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d0:	187b      	adds	r3, r7, r1
 80014d2:	2202      	movs	r2, #2
 80014d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	187b      	adds	r3, r7, r1
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014dc:	187b      	adds	r3, r7, r1
 80014de:	2203      	movs	r2, #3
 80014e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80014e2:	187b      	adds	r3, r7, r1
 80014e4:	2204      	movs	r2, #4
 80014e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e8:	187a      	adds	r2, r7, r1
 80014ea:	23a0      	movs	r3, #160	; 0xa0
 80014ec:	05db      	lsls	r3, r3, #23
 80014ee:	0011      	movs	r1, r2
 80014f0:	0018      	movs	r0, r3
 80014f2:	f001 f8ef 	bl	80026d4 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80014f6:	4b2e      	ldr	r3, [pc, #184]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 80014f8:	4a2e      	ldr	r2, [pc, #184]	; (80015b4 <HAL_UART_MspInit+0x1a8>)
 80014fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
 80014fc:	4b2c      	ldr	r3, [pc, #176]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 80014fe:	2204      	movs	r2, #4
 8001500:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001502:	4b2b      	ldr	r3, [pc, #172]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 8001504:	2210      	movs	r2, #16
 8001506:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001508:	4b29      	ldr	r3, [pc, #164]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800150e:	4b28      	ldr	r3, [pc, #160]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 8001510:	2280      	movs	r2, #128	; 0x80
 8001512:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001514:	4b26      	ldr	r3, [pc, #152]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 8001516:	2200      	movs	r2, #0
 8001518:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800151a:	4b25      	ldr	r3, [pc, #148]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001520:	4b23      	ldr	r3, [pc, #140]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001526:	4b22      	ldr	r3, [pc, #136]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 8001528:	2200      	movs	r2, #0
 800152a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800152c:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 800152e:	0018      	movs	r0, r3
 8001530:	f000 ff22 	bl	8002378 <HAL_DMA_Init>
 8001534:	1e03      	subs	r3, r0, #0
 8001536:	d001      	beq.n	800153c <HAL_UART_MspInit+0x130>
      Error_Handler();
 8001538:	f7ff fec0 	bl	80012bc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4a1c      	ldr	r2, [pc, #112]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 8001540:	66da      	str	r2, [r3, #108]	; 0x6c
 8001542:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <HAL_UART_MspInit+0x1a4>)
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 800154a:	4a1c      	ldr	r2, [pc, #112]	; (80015bc <HAL_UART_MspInit+0x1b0>)
 800154c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 800154e:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001550:	2204      	movs	r2, #4
 8001552:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001554:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800155a:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 800155c:	2200      	movs	r2, #0
 800155e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001560:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001562:	2280      	movs	r2, #128	; 0x80
 8001564:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001566:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001572:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001574:	2200      	movs	r2, #0
 8001576:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 800157a:	2200      	movs	r2, #0
 800157c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001580:	0018      	movs	r0, r3
 8001582:	f000 fef9 	bl	8002378 <HAL_DMA_Init>
 8001586:	1e03      	subs	r3, r0, #0
 8001588:	d001      	beq.n	800158e <HAL_UART_MspInit+0x182>
      Error_Handler();
 800158a:	f7ff fe97 	bl	80012bc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a09      	ldr	r2, [pc, #36]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001592:	671a      	str	r2, [r3, #112]	; 0x70
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <HAL_UART_MspInit+0x1ac>)
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	629a      	str	r2, [r3, #40]	; 0x28
}
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	46bd      	mov	sp, r7
 800159e:	b00b      	add	sp, #44	; 0x2c
 80015a0:	bd90      	pop	{r4, r7, pc}
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	40013800 	.word	0x40013800
 80015a8:	40021000 	.word	0x40021000
 80015ac:	40004400 	.word	0x40004400
 80015b0:	200003e4 	.word	0x200003e4
 80015b4:	40020044 	.word	0x40020044
 80015b8:	2000042c 	.word	0x2000042c
 80015bc:	40020058 	.word	0x40020058

080015c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015c4:	e7fe      	b.n	80015c4 <NMI_Handler+0x4>

080015c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ca:	e7fe      	b.n	80015ca <HardFault_Handler+0x4>

080015cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80015d0:	46c0      	nop			; (mov r8, r8)
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e4:	f000 f942 	bl	800186c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e8:	46c0      	nop			; (mov r8, r8)
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80015f4:	4b05      	ldr	r3, [pc, #20]	; (800160c <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 80015f6:	0018      	movs	r0, r3
 80015f8:	f000 ffbd 	bl	8002576 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 80015fe:	0018      	movs	r0, r3
 8001600:	f000 ffb9 	bl	8002576 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8001604:	46c0      	nop			; (mov r8, r8)
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	200003e4 	.word	0x200003e4
 8001610:	2000042c 	.word	0x2000042c

08001614 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001618:	4b03      	ldr	r3, [pc, #12]	; (8001628 <TIM2_IRQHandler+0x14>)
 800161a:	0018      	movs	r0, r3
 800161c:	f002 f9f4 	bl	8003a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001620:	46c0      	nop			; (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	2000021c 	.word	0x2000021c

0800162c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001630:	4b03      	ldr	r3, [pc, #12]	; (8001640 <TIM3_IRQHandler+0x14>)
 8001632:	0018      	movs	r0, r3
 8001634:	f002 f9e8 	bl	8003a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001638:	46c0      	nop			; (mov r8, r8)
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	2000025c 	.word	0x2000025c

08001644 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8001648:	4b03      	ldr	r3, [pc, #12]	; (8001658 <TIM21_IRQHandler+0x14>)
 800164a:	0018      	movs	r0, r3
 800164c:	f002 f9dc 	bl	8003a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8001650:	46c0      	nop			; (mov r8, r8)
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	2000029c 	.word	0x2000029c

0800165c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001660:	4b03      	ldr	r3, [pc, #12]	; (8001670 <USART1_IRQHandler+0x14>)
 8001662:	0018      	movs	r0, r3
 8001664:	f002 fdfe 	bl	8004264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001668:	46c0      	nop			; (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	46c0      	nop			; (mov r8, r8)
 8001670:	200002dc 	.word	0x200002dc

08001674 <update_led>:

void xbee_send_alert(){
//A ECRIRE
}

void update_led(){ //gère les signaux et codes affichés sur les LEDs
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	static uint8_t i = 0;
	HAL_GPIO_WritePin(GPIOB, LED_R_Pin, codes_led[led_state][i][0]);
 8001678:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <update_led+0x74>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	0019      	movs	r1, r3
 800167e:	4b1b      	ldr	r3, [pc, #108]	; (80016ec <update_led+0x78>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	0018      	movs	r0, r3
 8001684:	4a1a      	ldr	r2, [pc, #104]	; (80016f0 <update_led+0x7c>)
 8001686:	000b      	movs	r3, r1
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	185b      	adds	r3, r3, r1
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	181b      	adds	r3, r3, r0
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	5c9b      	ldrb	r3, [r3, r2]
 8001694:	4817      	ldr	r0, [pc, #92]	; (80016f4 <update_led+0x80>)
 8001696:	001a      	movs	r2, r3
 8001698:	2104      	movs	r1, #4
 800169a:	f001 f999 	bl	80029d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_V_Pin, codes_led[led_state][i][1]);
 800169e:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <update_led+0x74>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	0019      	movs	r1, r3
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <update_led+0x78>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	0018      	movs	r0, r3
 80016aa:	4a11      	ldr	r2, [pc, #68]	; (80016f0 <update_led+0x7c>)
 80016ac:	000b      	movs	r3, r1
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	185b      	adds	r3, r3, r1
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	181b      	adds	r3, r3, r0
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	18d3      	adds	r3, r2, r3
 80016ba:	3301      	adds	r3, #1
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	480c      	ldr	r0, [pc, #48]	; (80016f4 <update_led+0x80>)
 80016c4:	0019      	movs	r1, r3
 80016c6:	f001 f983 	bl	80029d0 <HAL_GPIO_WritePin>
	i = (i+1)%20;
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <update_led+0x78>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	2114      	movs	r1, #20
 80016d2:	0018      	movs	r0, r3
 80016d4:	f7fe fe9a 	bl	800040c <__aeabi_idivmod>
 80016d8:	000b      	movs	r3, r1
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	4b03      	ldr	r3, [pc, #12]	; (80016ec <update_led+0x78>)
 80016de:	701a      	strb	r2, [r3, #0]
}
 80016e0:	46c0      	nop			; (mov r8, r8)
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	20000477 	.word	0x20000477
 80016ec:	20000478 	.word	0x20000478
 80016f0:	20000024 	.word	0x20000024
 80016f4:	50000400 	.word	0x50000400

080016f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001700:	4a14      	ldr	r2, [pc, #80]	; (8001754 <_sbrk+0x5c>)
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <_sbrk+0x60>)
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800170c:	4b13      	ldr	r3, [pc, #76]	; (800175c <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d102      	bne.n	800171a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <_sbrk+0x64>)
 8001716:	4a12      	ldr	r2, [pc, #72]	; (8001760 <_sbrk+0x68>)
 8001718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800171a:	4b10      	ldr	r3, [pc, #64]	; (800175c <_sbrk+0x64>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	18d3      	adds	r3, r2, r3
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	429a      	cmp	r2, r3
 8001726:	d207      	bcs.n	8001738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001728:	f003 fd92 	bl	8005250 <__errno>
 800172c:	0003      	movs	r3, r0
 800172e:	220c      	movs	r2, #12
 8001730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001732:	2301      	movs	r3, #1
 8001734:	425b      	negs	r3, r3
 8001736:	e009      	b.n	800174c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001738:	4b08      	ldr	r3, [pc, #32]	; (800175c <_sbrk+0x64>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173e:	4b07      	ldr	r3, [pc, #28]	; (800175c <_sbrk+0x64>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	18d2      	adds	r2, r2, r3
 8001746:	4b05      	ldr	r3, [pc, #20]	; (800175c <_sbrk+0x64>)
 8001748:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800174a:	68fb      	ldr	r3, [r7, #12]
}
 800174c:	0018      	movs	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	b006      	add	sp, #24
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20005000 	.word	0x20005000
 8001758:	00000400 	.word	0x00000400
 800175c:	2000047c 	.word	0x2000047c
 8001760:	20000498 	.word	0x20000498

08001764 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001768:	46c0      	nop			; (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
    ldr   r0, =_estack
 8001770:	480d      	ldr	r0, [pc, #52]	; (80017a8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001772:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001774:	480d      	ldr	r0, [pc, #52]	; (80017ac <LoopForever+0x6>)
  ldr r1, =_edata
 8001776:	490e      	ldr	r1, [pc, #56]	; (80017b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001778:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <LoopForever+0xe>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a0b      	ldr	r2, [pc, #44]	; (80017b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800178c:	4c0b      	ldr	r4, [pc, #44]	; (80017bc <LoopForever+0x16>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800179a:	f7ff ffe3 	bl	8001764 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800179e:	f003 fd5d 	bl	800525c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a2:	f7ff f9e3 	bl	8000b6c <main>

080017a6 <LoopForever>:

LoopForever:
    b LoopForever
 80017a6:	e7fe      	b.n	80017a6 <LoopForever>
    ldr   r0, =_estack
 80017a8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80017ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b0:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 80017b4:	08005ce8 	.word	0x08005ce8
  ldr r2, =_sbss
 80017b8:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 80017bc:	20000494 	.word	0x20000494

080017c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c0:	e7fe      	b.n	80017c0 <ADC1_COMP_IRQHandler>
	...

080017c4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017ca:	1dfb      	adds	r3, r7, #7
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <HAL_Init+0x3c>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <HAL_Init+0x3c>)
 80017d6:	2140      	movs	r1, #64	; 0x40
 80017d8:	430a      	orrs	r2, r1
 80017da:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017dc:	2003      	movs	r0, #3
 80017de:	f000 f811 	bl	8001804 <HAL_InitTick>
 80017e2:	1e03      	subs	r3, r0, #0
 80017e4:	d003      	beq.n	80017ee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80017e6:	1dfb      	adds	r3, r7, #7
 80017e8:	2201      	movs	r2, #1
 80017ea:	701a      	strb	r2, [r3, #0]
 80017ec:	e001      	b.n	80017f2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017ee:	f7ff fd73 	bl	80012d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017f2:	1dfb      	adds	r3, r7, #7
 80017f4:	781b      	ldrb	r3, [r3, #0]
}
 80017f6:	0018      	movs	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	b002      	add	sp, #8
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	46c0      	nop			; (mov r8, r8)
 8001800:	40022000 	.word	0x40022000

08001804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001804:	b590      	push	{r4, r7, lr}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800180c:	4b14      	ldr	r3, [pc, #80]	; (8001860 <HAL_InitTick+0x5c>)
 800180e:	681c      	ldr	r4, [r3, #0]
 8001810:	4b14      	ldr	r3, [pc, #80]	; (8001864 <HAL_InitTick+0x60>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	0019      	movs	r1, r3
 8001816:	23fa      	movs	r3, #250	; 0xfa
 8001818:	0098      	lsls	r0, r3, #2
 800181a:	f7fe fc87 	bl	800012c <__udivsi3>
 800181e:	0003      	movs	r3, r0
 8001820:	0019      	movs	r1, r3
 8001822:	0020      	movs	r0, r4
 8001824:	f7fe fc82 	bl	800012c <__udivsi3>
 8001828:	0003      	movs	r3, r0
 800182a:	0018      	movs	r0, r3
 800182c:	f000 fd97 	bl	800235e <HAL_SYSTICK_Config>
 8001830:	1e03      	subs	r3, r0, #0
 8001832:	d001      	beq.n	8001838 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e00f      	b.n	8001858 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b03      	cmp	r3, #3
 800183c:	d80b      	bhi.n	8001856 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	2301      	movs	r3, #1
 8001842:	425b      	negs	r3, r3
 8001844:	2200      	movs	r2, #0
 8001846:	0018      	movs	r0, r3
 8001848:	f000 fd64 	bl	8002314 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_InitTick+0x64>)
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001852:	2300      	movs	r3, #0
 8001854:	e000      	b.n	8001858 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
}
 8001858:	0018      	movs	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	b003      	add	sp, #12
 800185e:	bd90      	pop	{r4, r7, pc}
 8001860:	200000ec 	.word	0x200000ec
 8001864:	200000f4 	.word	0x200000f4
 8001868:	200000f0 	.word	0x200000f0

0800186c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <HAL_IncTick+0x1c>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	001a      	movs	r2, r3
 8001876:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_IncTick+0x20>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	18d2      	adds	r2, r2, r3
 800187c:	4b03      	ldr	r3, [pc, #12]	; (800188c <HAL_IncTick+0x20>)
 800187e:	601a      	str	r2, [r3, #0]
}
 8001880:	46c0      	nop			; (mov r8, r8)
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	200000f4 	.word	0x200000f4
 800188c:	20000480 	.word	0x20000480

08001890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  return uwTick;
 8001894:	4b02      	ldr	r3, [pc, #8]	; (80018a0 <HAL_GetTick+0x10>)
 8001896:	681b      	ldr	r3, [r3, #0]
}
 8001898:	0018      	movs	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	20000480 	.word	0x20000480

080018a4 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e159      	b.n	8001b6a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10a      	bne.n	80018d4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2250      	movs	r2, #80	; 0x50
 80018c8:	2100      	movs	r1, #0
 80018ca:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	0018      	movs	r0, r3
 80018d0:	f7ff fd16 	bl	8001300 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018d8:	2210      	movs	r2, #16
 80018da:	4013      	ands	r3, r2
 80018dc:	2b10      	cmp	r3, #16
 80018de:	d005      	beq.n	80018ec <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	2204      	movs	r2, #4
 80018e8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80018ea:	d00b      	beq.n	8001904 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018f0:	2210      	movs	r2, #16
 80018f2:	431a      	orrs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2250      	movs	r2, #80	; 0x50
 80018fc:	2100      	movs	r1, #0
 80018fe:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e132      	b.n	8001b6a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001908:	4a9a      	ldr	r2, [pc, #616]	; (8001b74 <HAL_ADC_Init+0x2d0>)
 800190a:	4013      	ands	r3, r2
 800190c:	2202      	movs	r2, #2
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	2203      	movs	r2, #3
 800191c:	4013      	ands	r3, r2
 800191e:	2b01      	cmp	r3, #1
 8001920:	d108      	bne.n	8001934 <HAL_ADC_Init+0x90>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2201      	movs	r2, #1
 800192a:	4013      	ands	r3, r2
 800192c:	2b01      	cmp	r3, #1
 800192e:	d101      	bne.n	8001934 <HAL_ADC_Init+0x90>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <HAL_ADC_Init+0x92>
 8001934:	2300      	movs	r3, #0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d149      	bne.n	80019ce <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685a      	ldr	r2, [r3, #4]
 800193e:	23c0      	movs	r3, #192	; 0xc0
 8001940:	061b      	lsls	r3, r3, #24
 8001942:	429a      	cmp	r2, r3
 8001944:	d00b      	beq.n	800195e <HAL_ADC_Init+0xba>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	05db      	lsls	r3, r3, #23
 800194e:	429a      	cmp	r2, r3
 8001950:	d005      	beq.n	800195e <HAL_ADC_Init+0xba>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	2380      	movs	r3, #128	; 0x80
 8001958:	061b      	lsls	r3, r3, #24
 800195a:	429a      	cmp	r2, r3
 800195c:	d111      	bne.n	8001982 <HAL_ADC_Init+0xde>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	691a      	ldr	r2, [r3, #16]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	0092      	lsls	r2, r2, #2
 800196a:	0892      	lsrs	r2, r2, #2
 800196c:	611a      	str	r2, [r3, #16]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	6919      	ldr	r1, [r3, #16]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	430a      	orrs	r2, r1
 800197e:	611a      	str	r2, [r3, #16]
 8001980:	e014      	b.n	80019ac <HAL_ADC_Init+0x108>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	0092      	lsls	r2, r2, #2
 800198e:	0892      	lsrs	r2, r2, #2
 8001990:	611a      	str	r2, [r3, #16]
 8001992:	4b79      	ldr	r3, [pc, #484]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	4b78      	ldr	r3, [pc, #480]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 8001998:	4978      	ldr	r1, [pc, #480]	; (8001b7c <HAL_ADC_Init+0x2d8>)
 800199a:	400a      	ands	r2, r1
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	4b76      	ldr	r3, [pc, #472]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 80019a0:	6819      	ldr	r1, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	4b74      	ldr	r3, [pc, #464]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 80019a8:	430a      	orrs	r2, r1
 80019aa:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68da      	ldr	r2, [r3, #12]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2118      	movs	r1, #24
 80019b8:	438a      	bics	r2, r1
 80019ba:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	68d9      	ldr	r1, [r3, #12]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	430a      	orrs	r2, r1
 80019cc:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80019ce:	4b6a      	ldr	r3, [pc, #424]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	4b69      	ldr	r3, [pc, #420]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 80019d4:	496a      	ldr	r1, [pc, #424]	; (8001b80 <HAL_ADC_Init+0x2dc>)
 80019d6:	400a      	ands	r2, r1
 80019d8:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80019da:	4b67      	ldr	r3, [pc, #412]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 80019dc:	6819      	ldr	r1, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e2:	065a      	lsls	r2, r3, #25
 80019e4:	4b64      	ldr	r3, [pc, #400]	; (8001b78 <HAL_ADC_Init+0x2d4>)
 80019e6:	430a      	orrs	r2, r1
 80019e8:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	2380      	movs	r3, #128	; 0x80
 80019f2:	055b      	lsls	r3, r3, #21
 80019f4:	4013      	ands	r3, r2
 80019f6:	d108      	bne.n	8001a0a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2180      	movs	r1, #128	; 0x80
 8001a04:	0549      	lsls	r1, r1, #21
 8001a06:	430a      	orrs	r2, r1
 8001a08:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	495b      	ldr	r1, [pc, #364]	; (8001b84 <HAL_ADC_Init+0x2e0>)
 8001a16:	400a      	ands	r2, r1
 8001a18:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68d9      	ldr	r1, [r3, #12]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d101      	bne.n	8001a30 <HAL_ADC_Init+0x18c>
 8001a2c:	2304      	movs	r3, #4
 8001a2e:	e000      	b.n	8001a32 <HAL_ADC_Init+0x18e>
 8001a30:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001a32:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2020      	movs	r0, #32
 8001a38:	5c1b      	ldrb	r3, [r3, r0]
 8001a3a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001a3c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	202c      	movs	r0, #44	; 0x2c
 8001a42:	5c1b      	ldrb	r3, [r3, r0]
 8001a44:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001a46:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001a4c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001a54:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001a5c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	430a      	orrs	r2, r1
 8001a64:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a6a:	23c2      	movs	r3, #194	; 0xc2
 8001a6c:	33ff      	adds	r3, #255	; 0xff
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d00b      	beq.n	8001a8a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	68d9      	ldr	r1, [r3, #12]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001a80:	431a      	orrs	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2221      	movs	r2, #33	; 0x21
 8001a8e:	5c9b      	ldrb	r3, [r3, r2]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d11a      	bne.n	8001aca <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2220      	movs	r2, #32
 8001a98:	5c9b      	ldrb	r3, [r3, r2]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d109      	bne.n	8001ab2 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2180      	movs	r1, #128	; 0x80
 8001aaa:	0249      	lsls	r1, r1, #9
 8001aac:	430a      	orrs	r2, r1
 8001aae:	60da      	str	r2, [r3, #12]
 8001ab0:	e00b      	b.n	8001aca <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab6:	2220      	movs	r2, #32
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d11f      	bne.n	8001b12 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	691a      	ldr	r2, [r3, #16]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	492a      	ldr	r1, [pc, #168]	; (8001b88 <HAL_ADC_Init+0x2e4>)
 8001ade:	400a      	ands	r2, r1
 8001ae0:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6919      	ldr	r1, [r3, #16]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001af0:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8001af6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	430a      	orrs	r2, r1
 8001afe:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	691a      	ldr	r2, [r3, #16]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	611a      	str	r2, [r3, #16]
 8001b10:	e00e      	b.n	8001b30 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	691b      	ldr	r3, [r3, #16]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d107      	bne.n	8001b30 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	691a      	ldr	r2, [r3, #16]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	438a      	bics	r2, r1
 8001b2e:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	695a      	ldr	r2, [r3, #20]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2107      	movs	r1, #7
 8001b3c:	438a      	bics	r2, r1
 8001b3e:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6959      	ldr	r1, [r3, #20]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2200      	movs	r2, #0
 8001b56:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b5c:	2203      	movs	r2, #3
 8001b5e:	4393      	bics	r3, r2
 8001b60:	2201      	movs	r2, #1
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	b002      	add	sp, #8
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	46c0      	nop			; (mov r8, r8)
 8001b74:	fffffefd 	.word	0xfffffefd
 8001b78:	40012708 	.word	0x40012708
 8001b7c:	ffc3ffff 	.word	0xffc3ffff
 8001b80:	fdffffff 	.word	0xfdffffff
 8001b84:	fffe0219 	.word	0xfffe0219
 8001b88:	fffffc03 	.word	0xfffffc03

08001b8c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b8c:	b590      	push	{r4, r7, lr}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b94:	230f      	movs	r3, #15
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	2200      	movs	r2, #0
 8001b9a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d138      	bne.n	8001c1a <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2250      	movs	r2, #80	; 0x50
 8001bac:	5c9b      	ldrb	r3, [r3, r2]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d101      	bne.n	8001bb6 <HAL_ADC_Start+0x2a>
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	e038      	b.n	8001c28 <HAL_ADC_Start+0x9c>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2250      	movs	r2, #80	; 0x50
 8001bba:	2101      	movs	r1, #1
 8001bbc:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d007      	beq.n	8001bd6 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001bc6:	230f      	movs	r3, #15
 8001bc8:	18fc      	adds	r4, r7, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f000 f9b9 	bl	8001f44 <ADC_Enable>
 8001bd2:	0003      	movs	r3, r0
 8001bd4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001bd6:	230f      	movs	r3, #15
 8001bd8:	18fb      	adds	r3, r7, r3
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d120      	bne.n	8001c22 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001be4:	4a12      	ldr	r2, [pc, #72]	; (8001c30 <HAL_ADC_Start+0xa4>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	2280      	movs	r2, #128	; 0x80
 8001bea:	0052      	lsls	r2, r2, #1
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2250      	movs	r2, #80	; 0x50
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	221c      	movs	r2, #28
 8001c06:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	689a      	ldr	r2, [r3, #8]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2104      	movs	r1, #4
 8001c14:	430a      	orrs	r2, r1
 8001c16:	609a      	str	r2, [r3, #8]
 8001c18:	e003      	b.n	8001c22 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c1a:	230f      	movs	r3, #15
 8001c1c:	18fb      	adds	r3, r7, r3
 8001c1e:	2202      	movs	r2, #2
 8001c20:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c22:	230f      	movs	r3, #15
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	781b      	ldrb	r3, [r3, #0]
}
 8001c28:	0018      	movs	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b005      	add	sp, #20
 8001c2e:	bd90      	pop	{r4, r7, pc}
 8001c30:	fffff0fe 	.word	0xfffff0fe

08001c34 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001c34:	b5b0      	push	{r4, r5, r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c3c:	230f      	movs	r3, #15
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2250      	movs	r2, #80	; 0x50
 8001c48:	5c9b      	ldrb	r3, [r3, r2]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_Stop+0x1e>
 8001c4e:	2302      	movs	r3, #2
 8001c50:	e029      	b.n	8001ca6 <HAL_ADC_Stop+0x72>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2250      	movs	r2, #80	; 0x50
 8001c56:	2101      	movs	r1, #1
 8001c58:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001c5a:	250f      	movs	r5, #15
 8001c5c:	197c      	adds	r4, r7, r5
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 fa3e 	bl	80020e2 <ADC_ConversionStop>
 8001c66:	0003      	movs	r3, r0
 8001c68:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001c6a:	197b      	adds	r3, r7, r5
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d112      	bne.n	8001c98 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001c72:	197c      	adds	r4, r7, r5
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	0018      	movs	r0, r3
 8001c78:	f000 f9cc 	bl	8002014 <ADC_Disable>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001c80:	197b      	adds	r3, r7, r5
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d107      	bne.n	8001c98 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c8c:	4a08      	ldr	r2, [pc, #32]	; (8001cb0 <HAL_ADC_Stop+0x7c>)
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2201      	movs	r2, #1
 8001c92:	431a      	orrs	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2250      	movs	r2, #80	; 0x50
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001ca0:	230f      	movs	r3, #15
 8001ca2:	18fb      	adds	r3, r7, r3
 8001ca4:	781b      	ldrb	r3, [r3, #0]
}
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	b004      	add	sp, #16
 8001cac:	bdb0      	pop	{r4, r5, r7, pc}
 8001cae:	46c0      	nop			; (mov r8, r8)
 8001cb0:	fffffefe 	.word	0xfffffefe

08001cb4 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d102      	bne.n	8001cd4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001cce:	2308      	movs	r3, #8
 8001cd0:	60fb      	str	r3, [r7, #12]
 8001cd2:	e014      	b.n	8001cfe <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d10b      	bne.n	8001cfa <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	431a      	orrs	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2250      	movs	r2, #80	; 0x50
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e072      	b.n	8001de0 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001cfa:	230c      	movs	r3, #12
 8001cfc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001cfe:	f7ff fdc7 	bl	8001890 <HAL_GetTick>
 8001d02:	0003      	movs	r3, r0
 8001d04:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001d06:	e01f      	b.n	8001d48 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	d01c      	beq.n	8001d48 <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d007      	beq.n	8001d24 <HAL_ADC_PollForConversion+0x70>
 8001d14:	f7ff fdbc 	bl	8001890 <HAL_GetTick>
 8001d18:	0002      	movs	r2, r0
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d211      	bcs.n	8001d48 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d10b      	bne.n	8001d48 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d34:	2204      	movs	r2, #4
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2250      	movs	r2, #80	; 0x50
 8001d40:	2100      	movs	r1, #0
 8001d42:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e04b      	b.n	8001de0 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	4013      	ands	r3, r2
 8001d52:	d0d9      	beq.n	8001d08 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d58:	2280      	movs	r2, #128	; 0x80
 8001d5a:	0092      	lsls	r2, r2, #2
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	23c0      	movs	r3, #192	; 0xc0
 8001d6a:	011b      	lsls	r3, r3, #4
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	d12e      	bne.n	8001dce <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2220      	movs	r2, #32
 8001d74:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d129      	bne.n	8001dce <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2208      	movs	r2, #8
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	d122      	bne.n	8001dce <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	2204      	movs	r2, #4
 8001d90:	4013      	ands	r3, r2
 8001d92:	d110      	bne.n	8001db6 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	210c      	movs	r1, #12
 8001da0:	438a      	bics	r2, r1
 8001da2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da8:	4a0f      	ldr	r2, [pc, #60]	; (8001de8 <HAL_ADC_PollForConversion+0x134>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	2201      	movs	r2, #1
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	655a      	str	r2, [r3, #84]	; 0x54
 8001db4:	e00b      	b.n	8001dce <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dba:	2220      	movs	r2, #32
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d103      	bne.n	8001dde <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	220c      	movs	r2, #12
 8001ddc:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	0018      	movs	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	b004      	add	sp, #16
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	fffffefe 	.word	0xfffffefe

08001dec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	b002      	add	sp, #8
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2250      	movs	r2, #80	; 0x50
 8001e12:	5c9b      	ldrb	r3, [r3, r2]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d101      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x18>
 8001e18:	2302      	movs	r3, #2
 8001e1a:	e085      	b.n	8001f28 <HAL_ADC_ConfigChannel+0x124>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2250      	movs	r2, #80	; 0x50
 8001e20:	2101      	movs	r1, #1
 8001e22:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	2204      	movs	r2, #4
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d00b      	beq.n	8001e48 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e34:	2220      	movs	r2, #32
 8001e36:	431a      	orrs	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2250      	movs	r2, #80	; 0x50
 8001e40:	2100      	movs	r1, #0
 8001e42:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e06f      	b.n	8001f28 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	4a38      	ldr	r2, [pc, #224]	; (8001f30 <HAL_ADC_ConfigChannel+0x12c>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d035      	beq.n	8001ebe <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	035b      	lsls	r3, r3, #13
 8001e5e:	0b5a      	lsrs	r2, r3, #13
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	430a      	orrs	r2, r1
 8001e66:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	2380      	movs	r3, #128	; 0x80
 8001e6e:	02db      	lsls	r3, r3, #11
 8001e70:	4013      	ands	r3, r2
 8001e72:	d009      	beq.n	8001e88 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001e74:	4b2f      	ldr	r3, [pc, #188]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b2e      	ldr	r3, [pc, #184]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001e7a:	2180      	movs	r1, #128	; 0x80
 8001e7c:	0409      	lsls	r1, r1, #16
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001e82:	200a      	movs	r0, #10
 8001e84:	f000 f97a 	bl	800217c <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	2380      	movs	r3, #128	; 0x80
 8001e8e:	029b      	lsls	r3, r3, #10
 8001e90:	4013      	ands	r3, r2
 8001e92:	d006      	beq.n	8001ea2 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001e94:	4b27      	ldr	r3, [pc, #156]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4b26      	ldr	r3, [pc, #152]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001e9a:	2180      	movs	r1, #128	; 0x80
 8001e9c:	03c9      	lsls	r1, r1, #15
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	2380      	movs	r3, #128	; 0x80
 8001ea8:	025b      	lsls	r3, r3, #9
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d037      	beq.n	8001f1e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8001eae:	4b21      	ldr	r3, [pc, #132]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	4b20      	ldr	r3, [pc, #128]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	0449      	lsls	r1, r1, #17
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	e02f      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	035b      	lsls	r3, r3, #13
 8001eca:	0b5b      	lsrs	r3, r3, #13
 8001ecc:	43d9      	mvns	r1, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	400a      	ands	r2, r1
 8001ed4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	02db      	lsls	r3, r3, #11
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d005      	beq.n	8001eee <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001ee2:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	4b13      	ldr	r3, [pc, #76]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001ee8:	4913      	ldr	r1, [pc, #76]	; (8001f38 <HAL_ADC_ConfigChannel+0x134>)
 8001eea:	400a      	ands	r2, r1
 8001eec:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	2380      	movs	r3, #128	; 0x80
 8001ef4:	029b      	lsls	r3, r3, #10
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d005      	beq.n	8001f06 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001efa:	4b0e      	ldr	r3, [pc, #56]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b0d      	ldr	r3, [pc, #52]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001f00:	490e      	ldr	r1, [pc, #56]	; (8001f3c <HAL_ADC_ConfigChannel+0x138>)
 8001f02:	400a      	ands	r2, r1
 8001f04:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	2380      	movs	r3, #128	; 0x80
 8001f0c:	025b      	lsls	r3, r3, #9
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d005      	beq.n	8001f1e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8001f12:	4b08      	ldr	r3, [pc, #32]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	4b07      	ldr	r3, [pc, #28]	; (8001f34 <HAL_ADC_ConfigChannel+0x130>)
 8001f18:	4909      	ldr	r1, [pc, #36]	; (8001f40 <HAL_ADC_ConfigChannel+0x13c>)
 8001f1a:	400a      	ands	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2250      	movs	r2, #80	; 0x50
 8001f22:	2100      	movs	r1, #0
 8001f24:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	0018      	movs	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	b002      	add	sp, #8
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	00001001 	.word	0x00001001
 8001f34:	40012708 	.word	0x40012708
 8001f38:	ff7fffff 	.word	0xff7fffff
 8001f3c:	ffbfffff 	.word	0xffbfffff
 8001f40:	feffffff 	.word	0xfeffffff

08001f44 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	2203      	movs	r2, #3
 8001f58:	4013      	ands	r3, r2
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d108      	bne.n	8001f70 <ADC_Enable+0x2c>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2201      	movs	r2, #1
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <ADC_Enable+0x2c>
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e000      	b.n	8001f72 <ADC_Enable+0x2e>
 8001f70:	2300      	movs	r3, #0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d146      	bne.n	8002004 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	4a24      	ldr	r2, [pc, #144]	; (8002010 <ADC_Enable+0xcc>)
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d00d      	beq.n	8001f9e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f86:	2210      	movs	r2, #16
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	2201      	movs	r2, #1
 8001f94:	431a      	orrs	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e033      	b.n	8002006 <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2101      	movs	r1, #1
 8001faa:	430a      	orrs	r2, r1
 8001fac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001fae:	2001      	movs	r0, #1
 8001fb0:	f000 f8e4 	bl	800217c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fb4:	f7ff fc6c 	bl	8001890 <HAL_GetTick>
 8001fb8:	0003      	movs	r3, r0
 8001fba:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001fbc:	e01b      	b.n	8001ff6 <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001fbe:	f7ff fc67 	bl	8001890 <HAL_GetTick>
 8001fc2:	0002      	movs	r2, r0
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b0a      	cmp	r3, #10
 8001fca:	d914      	bls.n	8001ff6 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d00d      	beq.n	8001ff6 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fde:	2210      	movs	r2, #16
 8001fe0:	431a      	orrs	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fea:	2201      	movs	r2, #1
 8001fec:	431a      	orrs	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e007      	b.n	8002006 <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b01      	cmp	r3, #1
 8002002:	d1dc      	bne.n	8001fbe <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	0018      	movs	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	b004      	add	sp, #16
 800200c:	bd80      	pop	{r7, pc}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	80000017 	.word	0x80000017

08002014 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	2203      	movs	r2, #3
 8002028:	4013      	ands	r3, r2
 800202a:	2b01      	cmp	r3, #1
 800202c:	d108      	bne.n	8002040 <ADC_Disable+0x2c>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2201      	movs	r2, #1
 8002036:	4013      	ands	r3, r2
 8002038:	2b01      	cmp	r3, #1
 800203a:	d101      	bne.n	8002040 <ADC_Disable+0x2c>
 800203c:	2301      	movs	r3, #1
 800203e:	e000      	b.n	8002042 <ADC_Disable+0x2e>
 8002040:	2300      	movs	r3, #0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d048      	beq.n	80020d8 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	2205      	movs	r2, #5
 800204e:	4013      	ands	r3, r2
 8002050:	2b01      	cmp	r3, #1
 8002052:	d110      	bne.n	8002076 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2102      	movs	r1, #2
 8002060:	430a      	orrs	r2, r1
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2203      	movs	r2, #3
 800206a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800206c:	f7ff fc10 	bl	8001890 <HAL_GetTick>
 8002070:	0003      	movs	r3, r0
 8002072:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002074:	e029      	b.n	80020ca <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207a:	2210      	movs	r2, #16
 800207c:	431a      	orrs	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002086:	2201      	movs	r2, #1
 8002088:	431a      	orrs	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e023      	b.n	80020da <ADC_Disable+0xc6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002092:	f7ff fbfd 	bl	8001890 <HAL_GetTick>
 8002096:	0002      	movs	r2, r0
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b0a      	cmp	r3, #10
 800209e:	d914      	bls.n	80020ca <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2201      	movs	r2, #1
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d10d      	bne.n	80020ca <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b2:	2210      	movs	r2, #16
 80020b4:	431a      	orrs	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020be:	2201      	movs	r2, #1
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e007      	b.n	80020da <ADC_Disable+0xc6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	2201      	movs	r2, #1
 80020d2:	4013      	ands	r3, r2
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d0dc      	beq.n	8002092 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	0018      	movs	r0, r3
 80020dc:	46bd      	mov	sp, r7
 80020de:	b004      	add	sp, #16
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b084      	sub	sp, #16
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	2204      	movs	r2, #4
 80020f6:	4013      	ands	r3, r2
 80020f8:	d03a      	beq.n	8002170 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2204      	movs	r2, #4
 8002102:	4013      	ands	r3, r2
 8002104:	2b04      	cmp	r3, #4
 8002106:	d10d      	bne.n	8002124 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	2202      	movs	r2, #2
 8002110:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002112:	d107      	bne.n	8002124 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689a      	ldr	r2, [r3, #8]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2110      	movs	r1, #16
 8002120:	430a      	orrs	r2, r1
 8002122:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002124:	f7ff fbb4 	bl	8001890 <HAL_GetTick>
 8002128:	0003      	movs	r3, r0
 800212a:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800212c:	e01a      	b.n	8002164 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800212e:	f7ff fbaf 	bl	8001890 <HAL_GetTick>
 8002132:	0002      	movs	r2, r0
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b0a      	cmp	r3, #10
 800213a:	d913      	bls.n	8002164 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2204      	movs	r2, #4
 8002144:	4013      	ands	r3, r2
 8002146:	d00d      	beq.n	8002164 <ADC_ConversionStop+0x82>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800214c:	2210      	movs	r2, #16
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	2201      	movs	r2, #1
 800215a:	431a      	orrs	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e006      	b.n	8002172 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2204      	movs	r2, #4
 800216c:	4013      	ands	r3, r2
 800216e:	d1de      	bne.n	800212e <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	0018      	movs	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	b004      	add	sp, #16
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002184:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <ADC_DelayMicroSecond+0x38>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	490b      	ldr	r1, [pc, #44]	; (80021b8 <ADC_DelayMicroSecond+0x3c>)
 800218a:	0018      	movs	r0, r3
 800218c:	f7fd ffce 	bl	800012c <__udivsi3>
 8002190:	0003      	movs	r3, r0
 8002192:	001a      	movs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4353      	muls	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800219a:	e002      	b.n	80021a2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	3b01      	subs	r3, #1
 80021a0:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1f9      	bne.n	800219c <ADC_DelayMicroSecond+0x20>
  } 
}
 80021a8:	46c0      	nop			; (mov r8, r8)
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	46bd      	mov	sp, r7
 80021ae:	b004      	add	sp, #16
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	200000ec 	.word	0x200000ec
 80021b8:	000f4240 	.word	0x000f4240

080021bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	0002      	movs	r2, r0
 80021c4:	1dfb      	adds	r3, r7, #7
 80021c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021c8:	1dfb      	adds	r3, r7, #7
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b7f      	cmp	r3, #127	; 0x7f
 80021ce:	d809      	bhi.n	80021e4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021d0:	1dfb      	adds	r3, r7, #7
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	001a      	movs	r2, r3
 80021d6:	231f      	movs	r3, #31
 80021d8:	401a      	ands	r2, r3
 80021da:	4b04      	ldr	r3, [pc, #16]	; (80021ec <__NVIC_EnableIRQ+0x30>)
 80021dc:	2101      	movs	r1, #1
 80021de:	4091      	lsls	r1, r2
 80021e0:	000a      	movs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]
  }
}
 80021e4:	46c0      	nop			; (mov r8, r8)
 80021e6:	46bd      	mov	sp, r7
 80021e8:	b002      	add	sp, #8
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	e000e100 	.word	0xe000e100

080021f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	0002      	movs	r2, r0
 80021f8:	6039      	str	r1, [r7, #0]
 80021fa:	1dfb      	adds	r3, r7, #7
 80021fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021fe:	1dfb      	adds	r3, r7, #7
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	2b7f      	cmp	r3, #127	; 0x7f
 8002204:	d828      	bhi.n	8002258 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002206:	4a2f      	ldr	r2, [pc, #188]	; (80022c4 <__NVIC_SetPriority+0xd4>)
 8002208:	1dfb      	adds	r3, r7, #7
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b25b      	sxtb	r3, r3
 800220e:	089b      	lsrs	r3, r3, #2
 8002210:	33c0      	adds	r3, #192	; 0xc0
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	589b      	ldr	r3, [r3, r2]
 8002216:	1dfa      	adds	r2, r7, #7
 8002218:	7812      	ldrb	r2, [r2, #0]
 800221a:	0011      	movs	r1, r2
 800221c:	2203      	movs	r2, #3
 800221e:	400a      	ands	r2, r1
 8002220:	00d2      	lsls	r2, r2, #3
 8002222:	21ff      	movs	r1, #255	; 0xff
 8002224:	4091      	lsls	r1, r2
 8002226:	000a      	movs	r2, r1
 8002228:	43d2      	mvns	r2, r2
 800222a:	401a      	ands	r2, r3
 800222c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	019b      	lsls	r3, r3, #6
 8002232:	22ff      	movs	r2, #255	; 0xff
 8002234:	401a      	ands	r2, r3
 8002236:	1dfb      	adds	r3, r7, #7
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	0018      	movs	r0, r3
 800223c:	2303      	movs	r3, #3
 800223e:	4003      	ands	r3, r0
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002244:	481f      	ldr	r0, [pc, #124]	; (80022c4 <__NVIC_SetPriority+0xd4>)
 8002246:	1dfb      	adds	r3, r7, #7
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	b25b      	sxtb	r3, r3
 800224c:	089b      	lsrs	r3, r3, #2
 800224e:	430a      	orrs	r2, r1
 8002250:	33c0      	adds	r3, #192	; 0xc0
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002256:	e031      	b.n	80022bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002258:	4a1b      	ldr	r2, [pc, #108]	; (80022c8 <__NVIC_SetPriority+0xd8>)
 800225a:	1dfb      	adds	r3, r7, #7
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	0019      	movs	r1, r3
 8002260:	230f      	movs	r3, #15
 8002262:	400b      	ands	r3, r1
 8002264:	3b08      	subs	r3, #8
 8002266:	089b      	lsrs	r3, r3, #2
 8002268:	3306      	adds	r3, #6
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	18d3      	adds	r3, r2, r3
 800226e:	3304      	adds	r3, #4
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	1dfa      	adds	r2, r7, #7
 8002274:	7812      	ldrb	r2, [r2, #0]
 8002276:	0011      	movs	r1, r2
 8002278:	2203      	movs	r2, #3
 800227a:	400a      	ands	r2, r1
 800227c:	00d2      	lsls	r2, r2, #3
 800227e:	21ff      	movs	r1, #255	; 0xff
 8002280:	4091      	lsls	r1, r2
 8002282:	000a      	movs	r2, r1
 8002284:	43d2      	mvns	r2, r2
 8002286:	401a      	ands	r2, r3
 8002288:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	019b      	lsls	r3, r3, #6
 800228e:	22ff      	movs	r2, #255	; 0xff
 8002290:	401a      	ands	r2, r3
 8002292:	1dfb      	adds	r3, r7, #7
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	0018      	movs	r0, r3
 8002298:	2303      	movs	r3, #3
 800229a:	4003      	ands	r3, r0
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022a0:	4809      	ldr	r0, [pc, #36]	; (80022c8 <__NVIC_SetPriority+0xd8>)
 80022a2:	1dfb      	adds	r3, r7, #7
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	001c      	movs	r4, r3
 80022a8:	230f      	movs	r3, #15
 80022aa:	4023      	ands	r3, r4
 80022ac:	3b08      	subs	r3, #8
 80022ae:	089b      	lsrs	r3, r3, #2
 80022b0:	430a      	orrs	r2, r1
 80022b2:	3306      	adds	r3, #6
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	18c3      	adds	r3, r0, r3
 80022b8:	3304      	adds	r3, #4
 80022ba:	601a      	str	r2, [r3, #0]
}
 80022bc:	46c0      	nop			; (mov r8, r8)
 80022be:	46bd      	mov	sp, r7
 80022c0:	b003      	add	sp, #12
 80022c2:	bd90      	pop	{r4, r7, pc}
 80022c4:	e000e100 	.word	0xe000e100
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	1e5a      	subs	r2, r3, #1
 80022d8:	2380      	movs	r3, #128	; 0x80
 80022da:	045b      	lsls	r3, r3, #17
 80022dc:	429a      	cmp	r2, r3
 80022de:	d301      	bcc.n	80022e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022e0:	2301      	movs	r3, #1
 80022e2:	e010      	b.n	8002306 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022e4:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <SysTick_Config+0x44>)
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	3a01      	subs	r2, #1
 80022ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ec:	2301      	movs	r3, #1
 80022ee:	425b      	negs	r3, r3
 80022f0:	2103      	movs	r1, #3
 80022f2:	0018      	movs	r0, r3
 80022f4:	f7ff ff7c 	bl	80021f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f8:	4b05      	ldr	r3, [pc, #20]	; (8002310 <SysTick_Config+0x44>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022fe:	4b04      	ldr	r3, [pc, #16]	; (8002310 <SysTick_Config+0x44>)
 8002300:	2207      	movs	r2, #7
 8002302:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002304:	2300      	movs	r3, #0
}
 8002306:	0018      	movs	r0, r3
 8002308:	46bd      	mov	sp, r7
 800230a:	b002      	add	sp, #8
 800230c:	bd80      	pop	{r7, pc}
 800230e:	46c0      	nop			; (mov r8, r8)
 8002310:	e000e010 	.word	0xe000e010

08002314 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	60b9      	str	r1, [r7, #8]
 800231c:	607a      	str	r2, [r7, #4]
 800231e:	210f      	movs	r1, #15
 8002320:	187b      	adds	r3, r7, r1
 8002322:	1c02      	adds	r2, r0, #0
 8002324:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	187b      	adds	r3, r7, r1
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	b25b      	sxtb	r3, r3
 800232e:	0011      	movs	r1, r2
 8002330:	0018      	movs	r0, r3
 8002332:	f7ff ff5d 	bl	80021f0 <__NVIC_SetPriority>
}
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	46bd      	mov	sp, r7
 800233a:	b004      	add	sp, #16
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	0002      	movs	r2, r0
 8002346:	1dfb      	adds	r3, r7, #7
 8002348:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800234a:	1dfb      	adds	r3, r7, #7
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	b25b      	sxtb	r3, r3
 8002350:	0018      	movs	r0, r3
 8002352:	f7ff ff33 	bl	80021bc <__NVIC_EnableIRQ>
}
 8002356:	46c0      	nop			; (mov r8, r8)
 8002358:	46bd      	mov	sp, r7
 800235a:	b002      	add	sp, #8
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	0018      	movs	r0, r3
 800236a:	f7ff ffaf 	bl	80022cc <SysTick_Config>
 800236e:	0003      	movs	r3, r0
}
 8002370:	0018      	movs	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	b002      	add	sp, #8
 8002376:	bd80      	pop	{r7, pc}

08002378 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e061      	b.n	800244e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a32      	ldr	r2, [pc, #200]	; (8002458 <HAL_DMA_Init+0xe0>)
 8002390:	4694      	mov	ip, r2
 8002392:	4463      	add	r3, ip
 8002394:	2114      	movs	r1, #20
 8002396:	0018      	movs	r0, r3
 8002398:	f7fd fec8 	bl	800012c <__udivsi3>
 800239c:	0003      	movs	r3, r0
 800239e:	009a      	lsls	r2, r3, #2
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a2d      	ldr	r2, [pc, #180]	; (800245c <HAL_DMA_Init+0xe4>)
 80023a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2225      	movs	r2, #37	; 0x25
 80023ae:	2102      	movs	r1, #2
 80023b0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4a28      	ldr	r2, [pc, #160]	; (8002460 <HAL_DMA_Init+0xe8>)
 80023be:	4013      	ands	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80023ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	2380      	movs	r3, #128	; 0x80
 80023fe:	01db      	lsls	r3, r3, #7
 8002400:	429a      	cmp	r2, r3
 8002402:	d018      	beq.n	8002436 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002404:	4b17      	ldr	r3, [pc, #92]	; (8002464 <HAL_DMA_Init+0xec>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240c:	211c      	movs	r1, #28
 800240e:	400b      	ands	r3, r1
 8002410:	210f      	movs	r1, #15
 8002412:	4099      	lsls	r1, r3
 8002414:	000b      	movs	r3, r1
 8002416:	43d9      	mvns	r1, r3
 8002418:	4b12      	ldr	r3, [pc, #72]	; (8002464 <HAL_DMA_Init+0xec>)
 800241a:	400a      	ands	r2, r1
 800241c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800241e:	4b11      	ldr	r3, [pc, #68]	; (8002464 <HAL_DMA_Init+0xec>)
 8002420:	6819      	ldr	r1, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	201c      	movs	r0, #28
 800242c:	4003      	ands	r3, r0
 800242e:	409a      	lsls	r2, r3
 8002430:	4b0c      	ldr	r3, [pc, #48]	; (8002464 <HAL_DMA_Init+0xec>)
 8002432:	430a      	orrs	r2, r1
 8002434:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2225      	movs	r2, #37	; 0x25
 8002440:	2101      	movs	r1, #1
 8002442:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2224      	movs	r2, #36	; 0x24
 8002448:	2100      	movs	r1, #0
 800244a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	0018      	movs	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	b004      	add	sp, #16
 8002454:	bd80      	pop	{r7, pc}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	bffdfff8 	.word	0xbffdfff8
 800245c:	40020000 	.word	0x40020000
 8002460:	ffff800f 	.word	0xffff800f
 8002464:	400200a8 	.word	0x400200a8

08002468 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002470:	230f      	movs	r3, #15
 8002472:	18fb      	adds	r3, r7, r3
 8002474:	2200      	movs	r2, #0
 8002476:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2225      	movs	r2, #37	; 0x25
 800247c:	5c9b      	ldrb	r3, [r3, r2]
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d008      	beq.n	8002496 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2204      	movs	r2, #4
 8002488:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2224      	movs	r2, #36	; 0x24
 800248e:	2100      	movs	r1, #0
 8002490:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e024      	b.n	80024e0 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	210e      	movs	r1, #14
 80024a2:	438a      	bics	r2, r1
 80024a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2101      	movs	r1, #1
 80024b2:	438a      	bics	r2, r1
 80024b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	221c      	movs	r2, #28
 80024bc:	401a      	ands	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	2101      	movs	r1, #1
 80024c4:	4091      	lsls	r1, r2
 80024c6:	000a      	movs	r2, r1
 80024c8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2225      	movs	r2, #37	; 0x25
 80024ce:	2101      	movs	r1, #1
 80024d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2224      	movs	r2, #36	; 0x24
 80024d6:	2100      	movs	r1, #0
 80024d8:	5499      	strb	r1, [r3, r2]

    return status;
 80024da:	230f      	movs	r3, #15
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	781b      	ldrb	r3, [r3, #0]
  }
}
 80024e0:	0018      	movs	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	b004      	add	sp, #16
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024f0:	210f      	movs	r1, #15
 80024f2:	187b      	adds	r3, r7, r1
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2225      	movs	r2, #37	; 0x25
 80024fc:	5c9b      	ldrb	r3, [r3, r2]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d006      	beq.n	8002512 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2204      	movs	r2, #4
 8002508:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800250a:	187b      	adds	r3, r7, r1
 800250c:	2201      	movs	r2, #1
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	e02a      	b.n	8002568 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	210e      	movs	r1, #14
 800251e:	438a      	bics	r2, r1
 8002520:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2101      	movs	r1, #1
 800252e:	438a      	bics	r2, r1
 8002530:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002536:	221c      	movs	r2, #28
 8002538:	401a      	ands	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	2101      	movs	r1, #1
 8002540:	4091      	lsls	r1, r2
 8002542:	000a      	movs	r2, r1
 8002544:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2225      	movs	r2, #37	; 0x25
 800254a:	2101      	movs	r1, #1
 800254c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2224      	movs	r2, #36	; 0x24
 8002552:	2100      	movs	r1, #0
 8002554:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255a:	2b00      	cmp	r3, #0
 800255c:	d004      	beq.n	8002568 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	0010      	movs	r0, r2
 8002566:	4798      	blx	r3
    }
  }
  return status;
 8002568:	230f      	movs	r3, #15
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	781b      	ldrb	r3, [r3, #0]
}
 800256e:	0018      	movs	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b084      	sub	sp, #16
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002592:	221c      	movs	r2, #28
 8002594:	4013      	ands	r3, r2
 8002596:	2204      	movs	r2, #4
 8002598:	409a      	lsls	r2, r3
 800259a:	0013      	movs	r3, r2
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	4013      	ands	r3, r2
 80025a0:	d026      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x7a>
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	2204      	movs	r2, #4
 80025a6:	4013      	ands	r3, r2
 80025a8:	d022      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2220      	movs	r2, #32
 80025b2:	4013      	ands	r3, r2
 80025b4:	d107      	bne.n	80025c6 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2104      	movs	r1, #4
 80025c2:	438a      	bics	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ca:	221c      	movs	r2, #28
 80025cc:	401a      	ands	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	2104      	movs	r1, #4
 80025d4:	4091      	lsls	r1, r2
 80025d6:	000a      	movs	r2, r1
 80025d8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d100      	bne.n	80025e4 <HAL_DMA_IRQHandler+0x6e>
 80025e2:	e071      	b.n	80026c8 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	0010      	movs	r0, r2
 80025ec:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80025ee:	e06b      	b.n	80026c8 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	221c      	movs	r2, #28
 80025f6:	4013      	ands	r3, r2
 80025f8:	2202      	movs	r2, #2
 80025fa:	409a      	lsls	r2, r3
 80025fc:	0013      	movs	r3, r2
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	d02d      	beq.n	8002660 <HAL_DMA_IRQHandler+0xea>
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	2202      	movs	r2, #2
 8002608:	4013      	ands	r3, r2
 800260a:	d029      	beq.n	8002660 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2220      	movs	r2, #32
 8002614:	4013      	ands	r3, r2
 8002616:	d10b      	bne.n	8002630 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	210a      	movs	r1, #10
 8002624:	438a      	bics	r2, r1
 8002626:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2225      	movs	r2, #37	; 0x25
 800262c:	2101      	movs	r1, #1
 800262e:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002634:	221c      	movs	r2, #28
 8002636:	401a      	ands	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	2102      	movs	r1, #2
 800263e:	4091      	lsls	r1, r2
 8002640:	000a      	movs	r2, r1
 8002642:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2224      	movs	r2, #36	; 0x24
 8002648:	2100      	movs	r1, #0
 800264a:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	2b00      	cmp	r3, #0
 8002652:	d039      	beq.n	80026c8 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	0010      	movs	r0, r2
 800265c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800265e:	e033      	b.n	80026c8 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002664:	221c      	movs	r2, #28
 8002666:	4013      	ands	r3, r2
 8002668:	2208      	movs	r2, #8
 800266a:	409a      	lsls	r2, r3
 800266c:	0013      	movs	r3, r2
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	4013      	ands	r3, r2
 8002672:	d02a      	beq.n	80026ca <HAL_DMA_IRQHandler+0x154>
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2208      	movs	r2, #8
 8002678:	4013      	ands	r3, r2
 800267a:	d026      	beq.n	80026ca <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	210e      	movs	r1, #14
 8002688:	438a      	bics	r2, r1
 800268a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002690:	221c      	movs	r2, #28
 8002692:	401a      	ands	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002698:	2101      	movs	r1, #1
 800269a:	4091      	lsls	r1, r2
 800269c:	000a      	movs	r2, r1
 800269e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2225      	movs	r2, #37	; 0x25
 80026aa:	2101      	movs	r1, #1
 80026ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2224      	movs	r2, #36	; 0x24
 80026b2:	2100      	movs	r1, #0
 80026b4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d005      	beq.n	80026ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	0010      	movs	r0, r2
 80026c6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80026c8:	46c0      	nop			; (mov r8, r8)
 80026ca:	46c0      	nop			; (mov r8, r8)
}
 80026cc:	46bd      	mov	sp, r7
 80026ce:	b004      	add	sp, #16
 80026d0:	bd80      	pop	{r7, pc}
	...

080026d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80026ea:	e155      	b.n	8002998 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2101      	movs	r1, #1
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4091      	lsls	r1, r2
 80026f6:	000a      	movs	r2, r1
 80026f8:	4013      	ands	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d100      	bne.n	8002704 <HAL_GPIO_Init+0x30>
 8002702:	e146      	b.n	8002992 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2203      	movs	r2, #3
 800270a:	4013      	ands	r3, r2
 800270c:	2b01      	cmp	r3, #1
 800270e:	d005      	beq.n	800271c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2203      	movs	r2, #3
 8002716:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002718:	2b02      	cmp	r3, #2
 800271a:	d130      	bne.n	800277e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	2203      	movs	r2, #3
 8002728:	409a      	lsls	r2, r3
 800272a:	0013      	movs	r3, r2
 800272c:	43da      	mvns	r2, r3
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4013      	ands	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	409a      	lsls	r2, r3
 800273e:	0013      	movs	r3, r2
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4313      	orrs	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002752:	2201      	movs	r2, #1
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	409a      	lsls	r2, r3
 8002758:	0013      	movs	r3, r2
 800275a:	43da      	mvns	r2, r3
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	4013      	ands	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	2201      	movs	r2, #1
 800276a:	401a      	ands	r2, r3
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	409a      	lsls	r2, r3
 8002770:	0013      	movs	r3, r2
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4313      	orrs	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2203      	movs	r2, #3
 8002784:	4013      	ands	r3, r2
 8002786:	2b03      	cmp	r3, #3
 8002788:	d017      	beq.n	80027ba <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	2203      	movs	r2, #3
 8002796:	409a      	lsls	r2, r3
 8002798:	0013      	movs	r3, r2
 800279a:	43da      	mvns	r2, r3
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	4013      	ands	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	689a      	ldr	r2, [r3, #8]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	409a      	lsls	r2, r3
 80027ac:	0013      	movs	r3, r2
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2203      	movs	r2, #3
 80027c0:	4013      	ands	r3, r2
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d123      	bne.n	800280e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	08da      	lsrs	r2, r3, #3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	3208      	adds	r2, #8
 80027ce:	0092      	lsls	r2, r2, #2
 80027d0:	58d3      	ldr	r3, [r2, r3]
 80027d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2207      	movs	r2, #7
 80027d8:	4013      	ands	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	220f      	movs	r2, #15
 80027de:	409a      	lsls	r2, r3
 80027e0:	0013      	movs	r3, r2
 80027e2:	43da      	mvns	r2, r3
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	691a      	ldr	r2, [r3, #16]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2107      	movs	r1, #7
 80027f2:	400b      	ands	r3, r1
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	409a      	lsls	r2, r3
 80027f8:	0013      	movs	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	08da      	lsrs	r2, r3, #3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3208      	adds	r2, #8
 8002808:	0092      	lsls	r2, r2, #2
 800280a:	6939      	ldr	r1, [r7, #16]
 800280c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	2203      	movs	r2, #3
 800281a:	409a      	lsls	r2, r3
 800281c:	0013      	movs	r3, r2
 800281e:	43da      	mvns	r2, r3
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4013      	ands	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2203      	movs	r2, #3
 800282c:	401a      	ands	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	409a      	lsls	r2, r3
 8002834:	0013      	movs	r3, r2
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	23c0      	movs	r3, #192	; 0xc0
 8002848:	029b      	lsls	r3, r3, #10
 800284a:	4013      	ands	r3, r2
 800284c:	d100      	bne.n	8002850 <HAL_GPIO_Init+0x17c>
 800284e:	e0a0      	b.n	8002992 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002850:	4b57      	ldr	r3, [pc, #348]	; (80029b0 <HAL_GPIO_Init+0x2dc>)
 8002852:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002854:	4b56      	ldr	r3, [pc, #344]	; (80029b0 <HAL_GPIO_Init+0x2dc>)
 8002856:	2101      	movs	r1, #1
 8002858:	430a      	orrs	r2, r1
 800285a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800285c:	4a55      	ldr	r2, [pc, #340]	; (80029b4 <HAL_GPIO_Init+0x2e0>)
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	089b      	lsrs	r3, r3, #2
 8002862:	3302      	adds	r3, #2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	589b      	ldr	r3, [r3, r2]
 8002868:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2203      	movs	r2, #3
 800286e:	4013      	ands	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	220f      	movs	r2, #15
 8002874:	409a      	lsls	r2, r3
 8002876:	0013      	movs	r3, r2
 8002878:	43da      	mvns	r2, r3
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	4013      	ands	r3, r2
 800287e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	23a0      	movs	r3, #160	; 0xa0
 8002884:	05db      	lsls	r3, r3, #23
 8002886:	429a      	cmp	r2, r3
 8002888:	d01f      	beq.n	80028ca <HAL_GPIO_Init+0x1f6>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4a      	ldr	r2, [pc, #296]	; (80029b8 <HAL_GPIO_Init+0x2e4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d019      	beq.n	80028c6 <HAL_GPIO_Init+0x1f2>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a49      	ldr	r2, [pc, #292]	; (80029bc <HAL_GPIO_Init+0x2e8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d013      	beq.n	80028c2 <HAL_GPIO_Init+0x1ee>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a48      	ldr	r2, [pc, #288]	; (80029c0 <HAL_GPIO_Init+0x2ec>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d00d      	beq.n	80028be <HAL_GPIO_Init+0x1ea>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a47      	ldr	r2, [pc, #284]	; (80029c4 <HAL_GPIO_Init+0x2f0>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d007      	beq.n	80028ba <HAL_GPIO_Init+0x1e6>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a46      	ldr	r2, [pc, #280]	; (80029c8 <HAL_GPIO_Init+0x2f4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d101      	bne.n	80028b6 <HAL_GPIO_Init+0x1e2>
 80028b2:	2305      	movs	r3, #5
 80028b4:	e00a      	b.n	80028cc <HAL_GPIO_Init+0x1f8>
 80028b6:	2306      	movs	r3, #6
 80028b8:	e008      	b.n	80028cc <HAL_GPIO_Init+0x1f8>
 80028ba:	2304      	movs	r3, #4
 80028bc:	e006      	b.n	80028cc <HAL_GPIO_Init+0x1f8>
 80028be:	2303      	movs	r3, #3
 80028c0:	e004      	b.n	80028cc <HAL_GPIO_Init+0x1f8>
 80028c2:	2302      	movs	r3, #2
 80028c4:	e002      	b.n	80028cc <HAL_GPIO_Init+0x1f8>
 80028c6:	2301      	movs	r3, #1
 80028c8:	e000      	b.n	80028cc <HAL_GPIO_Init+0x1f8>
 80028ca:	2300      	movs	r3, #0
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	2103      	movs	r1, #3
 80028d0:	400a      	ands	r2, r1
 80028d2:	0092      	lsls	r2, r2, #2
 80028d4:	4093      	lsls	r3, r2
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028dc:	4935      	ldr	r1, [pc, #212]	; (80029b4 <HAL_GPIO_Init+0x2e0>)
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	089b      	lsrs	r3, r3, #2
 80028e2:	3302      	adds	r3, #2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028ea:	4b38      	ldr	r3, [pc, #224]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	43da      	mvns	r2, r3
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	4013      	ands	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	2380      	movs	r3, #128	; 0x80
 8002900:	025b      	lsls	r3, r3, #9
 8002902:	4013      	ands	r3, r2
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800290e:	4b2f      	ldr	r3, [pc, #188]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002914:	4b2d      	ldr	r3, [pc, #180]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	43da      	mvns	r2, r3
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	029b      	lsls	r3, r3, #10
 800292c:	4013      	ands	r3, r2
 800292e:	d003      	beq.n	8002938 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002938:	4b24      	ldr	r3, [pc, #144]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800293e:	4b23      	ldr	r3, [pc, #140]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	43da      	mvns	r2, r3
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	4013      	ands	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	2380      	movs	r3, #128	; 0x80
 8002954:	035b      	lsls	r3, r3, #13
 8002956:	4013      	ands	r3, r2
 8002958:	d003      	beq.n	8002962 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	4313      	orrs	r3, r2
 8002960:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002962:	4b1a      	ldr	r3, [pc, #104]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002968:	4b18      	ldr	r3, [pc, #96]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	43da      	mvns	r2, r3
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	2380      	movs	r3, #128	; 0x80
 800297e:	039b      	lsls	r3, r3, #14
 8002980:	4013      	ands	r3, r2
 8002982:	d003      	beq.n	800298c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800298c:	4b0f      	ldr	r3, [pc, #60]	; (80029cc <HAL_GPIO_Init+0x2f8>)
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	3301      	adds	r3, #1
 8002996:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	40da      	lsrs	r2, r3
 80029a0:	1e13      	subs	r3, r2, #0
 80029a2:	d000      	beq.n	80029a6 <HAL_GPIO_Init+0x2d2>
 80029a4:	e6a2      	b.n	80026ec <HAL_GPIO_Init+0x18>
  }
}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b006      	add	sp, #24
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40021000 	.word	0x40021000
 80029b4:	40010000 	.word	0x40010000
 80029b8:	50000400 	.word	0x50000400
 80029bc:	50000800 	.word	0x50000800
 80029c0:	50000c00 	.word	0x50000c00
 80029c4:	50001000 	.word	0x50001000
 80029c8:	50001c00 	.word	0x50001c00
 80029cc:	40010400 	.word	0x40010400

080029d0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	0008      	movs	r0, r1
 80029da:	0011      	movs	r1, r2
 80029dc:	1cbb      	adds	r3, r7, #2
 80029de:	1c02      	adds	r2, r0, #0
 80029e0:	801a      	strh	r2, [r3, #0]
 80029e2:	1c7b      	adds	r3, r7, #1
 80029e4:	1c0a      	adds	r2, r1, #0
 80029e6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029e8:	1c7b      	adds	r3, r7, #1
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d004      	beq.n	80029fa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029f0:	1cbb      	adds	r3, r7, #2
 80029f2:	881a      	ldrh	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80029f8:	e003      	b.n	8002a02 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80029fa:	1cbb      	adds	r3, r7, #2
 80029fc:	881a      	ldrh	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	46bd      	mov	sp, r7
 8002a06:	b002      	add	sp, #8
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a0c:	b5b0      	push	{r4, r5, r7, lr}
 8002a0e:	b08a      	sub	sp, #40	; 0x28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d102      	bne.n	8002a20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	f000 fbbf 	bl	800319e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a20:	4bc9      	ldr	r3, [pc, #804]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	220c      	movs	r2, #12
 8002a26:	4013      	ands	r3, r2
 8002a28:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a2a:	4bc7      	ldr	r3, [pc, #796]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002a2c:	68da      	ldr	r2, [r3, #12]
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	025b      	lsls	r3, r3, #9
 8002a32:	4013      	ands	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d100      	bne.n	8002a42 <HAL_RCC_OscConfig+0x36>
 8002a40:	e07e      	b.n	8002b40 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	2b08      	cmp	r3, #8
 8002a46:	d007      	beq.n	8002a58 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	2b0c      	cmp	r3, #12
 8002a4c:	d112      	bne.n	8002a74 <HAL_RCC_OscConfig+0x68>
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	2380      	movs	r3, #128	; 0x80
 8002a52:	025b      	lsls	r3, r3, #9
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d10d      	bne.n	8002a74 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a58:	4bbb      	ldr	r3, [pc, #748]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	029b      	lsls	r3, r3, #10
 8002a60:	4013      	ands	r3, r2
 8002a62:	d100      	bne.n	8002a66 <HAL_RCC_OscConfig+0x5a>
 8002a64:	e06b      	b.n	8002b3e <HAL_RCC_OscConfig+0x132>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d167      	bne.n	8002b3e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	f000 fb95 	bl	800319e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	2380      	movs	r3, #128	; 0x80
 8002a7a:	025b      	lsls	r3, r3, #9
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d107      	bne.n	8002a90 <HAL_RCC_OscConfig+0x84>
 8002a80:	4bb1      	ldr	r3, [pc, #708]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	4bb0      	ldr	r3, [pc, #704]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002a86:	2180      	movs	r1, #128	; 0x80
 8002a88:	0249      	lsls	r1, r1, #9
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	601a      	str	r2, [r3, #0]
 8002a8e:	e027      	b.n	8002ae0 <HAL_RCC_OscConfig+0xd4>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	23a0      	movs	r3, #160	; 0xa0
 8002a96:	02db      	lsls	r3, r3, #11
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d10e      	bne.n	8002aba <HAL_RCC_OscConfig+0xae>
 8002a9c:	4baa      	ldr	r3, [pc, #680]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4ba9      	ldr	r3, [pc, #676]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002aa2:	2180      	movs	r1, #128	; 0x80
 8002aa4:	02c9      	lsls	r1, r1, #11
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	4ba7      	ldr	r3, [pc, #668]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	4ba6      	ldr	r3, [pc, #664]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002ab0:	2180      	movs	r1, #128	; 0x80
 8002ab2:	0249      	lsls	r1, r1, #9
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	e012      	b.n	8002ae0 <HAL_RCC_OscConfig+0xd4>
 8002aba:	4ba3      	ldr	r3, [pc, #652]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	4ba2      	ldr	r3, [pc, #648]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002ac0:	49a2      	ldr	r1, [pc, #648]	; (8002d4c <HAL_RCC_OscConfig+0x340>)
 8002ac2:	400a      	ands	r2, r1
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	4ba0      	ldr	r3, [pc, #640]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	2380      	movs	r3, #128	; 0x80
 8002acc:	025b      	lsls	r3, r3, #9
 8002ace:	4013      	ands	r3, r2
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4b9c      	ldr	r3, [pc, #624]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	4b9b      	ldr	r3, [pc, #620]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002ada:	499d      	ldr	r1, [pc, #628]	; (8002d50 <HAL_RCC_OscConfig+0x344>)
 8002adc:	400a      	ands	r2, r1
 8002ade:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d015      	beq.n	8002b14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae8:	f7fe fed2 	bl	8001890 <HAL_GetTick>
 8002aec:	0003      	movs	r3, r0
 8002aee:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002af0:	e009      	b.n	8002b06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002af2:	f7fe fecd 	bl	8001890 <HAL_GetTick>
 8002af6:	0002      	movs	r2, r0
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b64      	cmp	r3, #100	; 0x64
 8002afe:	d902      	bls.n	8002b06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	f000 fb4c 	bl	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b06:	4b90      	ldr	r3, [pc, #576]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	2380      	movs	r3, #128	; 0x80
 8002b0c:	029b      	lsls	r3, r3, #10
 8002b0e:	4013      	ands	r3, r2
 8002b10:	d0ef      	beq.n	8002af2 <HAL_RCC_OscConfig+0xe6>
 8002b12:	e015      	b.n	8002b40 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b14:	f7fe febc 	bl	8001890 <HAL_GetTick>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b1e:	f7fe feb7 	bl	8001890 <HAL_GetTick>
 8002b22:	0002      	movs	r2, r0
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b64      	cmp	r3, #100	; 0x64
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e336      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b30:	4b85      	ldr	r3, [pc, #532]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	2380      	movs	r3, #128	; 0x80
 8002b36:	029b      	lsls	r3, r3, #10
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d1f0      	bne.n	8002b1e <HAL_RCC_OscConfig+0x112>
 8002b3c:	e000      	b.n	8002b40 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2202      	movs	r2, #2
 8002b46:	4013      	ands	r3, r2
 8002b48:	d100      	bne.n	8002b4c <HAL_RCC_OscConfig+0x140>
 8002b4a:	e099      	b.n	8002c80 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b54:	2220      	movs	r2, #32
 8002b56:	4013      	ands	r3, r2
 8002b58:	d009      	beq.n	8002b6e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002b5a:	4b7b      	ldr	r3, [pc, #492]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	4b7a      	ldr	r3, [pc, #488]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002b60:	2120      	movs	r1, #32
 8002b62:	430a      	orrs	r2, r1
 8002b64:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	2220      	movs	r2, #32
 8002b6a:	4393      	bics	r3, r2
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	2b0c      	cmp	r3, #12
 8002b78:	d13e      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x1ec>
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d13b      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002b80:	4b71      	ldr	r3, [pc, #452]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2204      	movs	r2, #4
 8002b86:	4013      	ands	r3, r2
 8002b88:	d004      	beq.n	8002b94 <HAL_RCC_OscConfig+0x188>
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e304      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b94:	4b6c      	ldr	r3, [pc, #432]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a6e      	ldr	r2, [pc, #440]	; (8002d54 <HAL_RCC_OscConfig+0x348>)
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	0019      	movs	r1, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	021a      	lsls	r2, r3, #8
 8002ba4:	4b68      	ldr	r3, [pc, #416]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002baa:	4b67      	ldr	r3, [pc, #412]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2209      	movs	r2, #9
 8002bb0:	4393      	bics	r3, r2
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	4b64      	ldr	r3, [pc, #400]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002bb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bbc:	f000 fc42 	bl	8003444 <HAL_RCC_GetSysClockFreq>
 8002bc0:	0001      	movs	r1, r0
 8002bc2:	4b61      	ldr	r3, [pc, #388]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	091b      	lsrs	r3, r3, #4
 8002bc8:	220f      	movs	r2, #15
 8002bca:	4013      	ands	r3, r2
 8002bcc:	4a62      	ldr	r2, [pc, #392]	; (8002d58 <HAL_RCC_OscConfig+0x34c>)
 8002bce:	5cd3      	ldrb	r3, [r2, r3]
 8002bd0:	000a      	movs	r2, r1
 8002bd2:	40da      	lsrs	r2, r3
 8002bd4:	4b61      	ldr	r3, [pc, #388]	; (8002d5c <HAL_RCC_OscConfig+0x350>)
 8002bd6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002bd8:	4b61      	ldr	r3, [pc, #388]	; (8002d60 <HAL_RCC_OscConfig+0x354>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2513      	movs	r5, #19
 8002bde:	197c      	adds	r4, r7, r5
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7fe fe0f 	bl	8001804 <HAL_InitTick>
 8002be6:	0003      	movs	r3, r0
 8002be8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002bea:	197b      	adds	r3, r7, r5
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d046      	beq.n	8002c80 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8002bf2:	197b      	adds	r3, r7, r5
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	e2d2      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d027      	beq.n	8002c4e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002bfe:	4b52      	ldr	r3, [pc, #328]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2209      	movs	r2, #9
 8002c04:	4393      	bics	r3, r2
 8002c06:	0019      	movs	r1, r3
 8002c08:	4b4f      	ldr	r3, [pc, #316]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c10:	f7fe fe3e 	bl	8001890 <HAL_GetTick>
 8002c14:	0003      	movs	r3, r0
 8002c16:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c1a:	f7fe fe39 	bl	8001890 <HAL_GetTick>
 8002c1e:	0002      	movs	r2, r0
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e2b8      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c2c:	4b46      	ldr	r3, [pc, #280]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2204      	movs	r2, #4
 8002c32:	4013      	ands	r3, r2
 8002c34:	d0f1      	beq.n	8002c1a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c36:	4b44      	ldr	r3, [pc, #272]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4a46      	ldr	r2, [pc, #280]	; (8002d54 <HAL_RCC_OscConfig+0x348>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	0019      	movs	r1, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	021a      	lsls	r2, r3, #8
 8002c46:	4b40      	ldr	r3, [pc, #256]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	605a      	str	r2, [r3, #4]
 8002c4c:	e018      	b.n	8002c80 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c4e:	4b3e      	ldr	r3, [pc, #248]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	4b3d      	ldr	r3, [pc, #244]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c54:	2101      	movs	r1, #1
 8002c56:	438a      	bics	r2, r1
 8002c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5a:	f7fe fe19 	bl	8001890 <HAL_GetTick>
 8002c5e:	0003      	movs	r3, r0
 8002c60:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c64:	f7fe fe14 	bl	8001890 <HAL_GetTick>
 8002c68:	0002      	movs	r2, r0
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e293      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c76:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2204      	movs	r2, #4
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	d1f1      	bne.n	8002c64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2210      	movs	r2, #16
 8002c86:	4013      	ands	r3, r2
 8002c88:	d100      	bne.n	8002c8c <HAL_RCC_OscConfig+0x280>
 8002c8a:	e0a2      	b.n	8002dd2 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d140      	bne.n	8002d14 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c92:	4b2d      	ldr	r3, [pc, #180]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	2380      	movs	r3, #128	; 0x80
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	d005      	beq.n	8002caa <HAL_RCC_OscConfig+0x29e>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e279      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002caa:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	4a2d      	ldr	r2, [pc, #180]	; (8002d64 <HAL_RCC_OscConfig+0x358>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cb8:	4b23      	ldr	r3, [pc, #140]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cbe:	4b22      	ldr	r3, [pc, #136]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	021b      	lsls	r3, r3, #8
 8002cc4:	0a19      	lsrs	r1, r3, #8
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	061a      	lsls	r2, r3, #24
 8002ccc:	4b1e      	ldr	r3, [pc, #120]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd6:	0b5b      	lsrs	r3, r3, #13
 8002cd8:	3301      	adds	r3, #1
 8002cda:	2280      	movs	r2, #128	; 0x80
 8002cdc:	0212      	lsls	r2, r2, #8
 8002cde:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002ce0:	4b19      	ldr	r3, [pc, #100]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	091b      	lsrs	r3, r3, #4
 8002ce6:	210f      	movs	r1, #15
 8002ce8:	400b      	ands	r3, r1
 8002cea:	491b      	ldr	r1, [pc, #108]	; (8002d58 <HAL_RCC_OscConfig+0x34c>)
 8002cec:	5ccb      	ldrb	r3, [r1, r3]
 8002cee:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002cf0:	4b1a      	ldr	r3, [pc, #104]	; (8002d5c <HAL_RCC_OscConfig+0x350>)
 8002cf2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002cf4:	4b1a      	ldr	r3, [pc, #104]	; (8002d60 <HAL_RCC_OscConfig+0x354>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2513      	movs	r5, #19
 8002cfa:	197c      	adds	r4, r7, r5
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f7fe fd81 	bl	8001804 <HAL_InitTick>
 8002d02:	0003      	movs	r3, r0
 8002d04:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002d06:	197b      	adds	r3, r7, r5
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d061      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8002d0e:	197b      	adds	r3, r7, r5
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	e244      	b.n	800319e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	69db      	ldr	r3, [r3, #28]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d040      	beq.n	8002d9e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d1c:	4b0a      	ldr	r3, [pc, #40]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4b09      	ldr	r3, [pc, #36]	; (8002d48 <HAL_RCC_OscConfig+0x33c>)
 8002d22:	2180      	movs	r1, #128	; 0x80
 8002d24:	0049      	lsls	r1, r1, #1
 8002d26:	430a      	orrs	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2a:	f7fe fdb1 	bl	8001890 <HAL_GetTick>
 8002d2e:	0003      	movs	r3, r0
 8002d30:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002d32:	e019      	b.n	8002d68 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d34:	f7fe fdac 	bl	8001890 <HAL_GetTick>
 8002d38:	0002      	movs	r2, r0
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d912      	bls.n	8002d68 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e22b      	b.n	800319e <HAL_RCC_OscConfig+0x792>
 8002d46:	46c0      	nop			; (mov r8, r8)
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	fffeffff 	.word	0xfffeffff
 8002d50:	fffbffff 	.word	0xfffbffff
 8002d54:	ffffe0ff 	.word	0xffffe0ff
 8002d58:	08005c38 	.word	0x08005c38
 8002d5c:	200000ec 	.word	0x200000ec
 8002d60:	200000f0 	.word	0x200000f0
 8002d64:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002d68:	4bca      	ldr	r3, [pc, #808]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	2380      	movs	r3, #128	; 0x80
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4013      	ands	r3, r2
 8002d72:	d0df      	beq.n	8002d34 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d74:	4bc7      	ldr	r3, [pc, #796]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	4ac7      	ldr	r2, [pc, #796]	; (8003098 <HAL_RCC_OscConfig+0x68c>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d82:	4bc4      	ldr	r3, [pc, #784]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002d84:	430a      	orrs	r2, r1
 8002d86:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d88:	4bc2      	ldr	r3, [pc, #776]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	021b      	lsls	r3, r3, #8
 8002d8e:	0a19      	lsrs	r1, r3, #8
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a1b      	ldr	r3, [r3, #32]
 8002d94:	061a      	lsls	r2, r3, #24
 8002d96:	4bbf      	ldr	r3, [pc, #764]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	605a      	str	r2, [r3, #4]
 8002d9c:	e019      	b.n	8002dd2 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d9e:	4bbd      	ldr	r3, [pc, #756]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	4bbc      	ldr	r3, [pc, #752]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002da4:	49bd      	ldr	r1, [pc, #756]	; (800309c <HAL_RCC_OscConfig+0x690>)
 8002da6:	400a      	ands	r2, r1
 8002da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002daa:	f7fe fd71 	bl	8001890 <HAL_GetTick>
 8002dae:	0003      	movs	r3, r0
 8002db0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002db4:	f7fe fd6c 	bl	8001890 <HAL_GetTick>
 8002db8:	0002      	movs	r2, r0
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e1eb      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002dc6:	4bb3      	ldr	r3, [pc, #716]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	2380      	movs	r3, #128	; 0x80
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d1f0      	bne.n	8002db4 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2208      	movs	r2, #8
 8002dd8:	4013      	ands	r3, r2
 8002dda:	d036      	beq.n	8002e4a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d019      	beq.n	8002e18 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002de4:	4bab      	ldr	r3, [pc, #684]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002de6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002de8:	4baa      	ldr	r3, [pc, #680]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002dea:	2101      	movs	r1, #1
 8002dec:	430a      	orrs	r2, r1
 8002dee:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002df0:	f7fe fd4e 	bl	8001890 <HAL_GetTick>
 8002df4:	0003      	movs	r3, r0
 8002df6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dfa:	f7fe fd49 	bl	8001890 <HAL_GetTick>
 8002dfe:	0002      	movs	r2, r0
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e1c8      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e0c:	4ba1      	ldr	r3, [pc, #644]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002e0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e10:	2202      	movs	r2, #2
 8002e12:	4013      	ands	r3, r2
 8002e14:	d0f1      	beq.n	8002dfa <HAL_RCC_OscConfig+0x3ee>
 8002e16:	e018      	b.n	8002e4a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e18:	4b9e      	ldr	r3, [pc, #632]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002e1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e1c:	4b9d      	ldr	r3, [pc, #628]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002e1e:	2101      	movs	r1, #1
 8002e20:	438a      	bics	r2, r1
 8002e22:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e24:	f7fe fd34 	bl	8001890 <HAL_GetTick>
 8002e28:	0003      	movs	r3, r0
 8002e2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e2e:	f7fe fd2f 	bl	8001890 <HAL_GetTick>
 8002e32:	0002      	movs	r2, r0
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e1ae      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e40:	4b94      	ldr	r3, [pc, #592]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e44:	2202      	movs	r2, #2
 8002e46:	4013      	ands	r3, r2
 8002e48:	d1f1      	bne.n	8002e2e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2204      	movs	r2, #4
 8002e50:	4013      	ands	r3, r2
 8002e52:	d100      	bne.n	8002e56 <HAL_RCC_OscConfig+0x44a>
 8002e54:	e0ae      	b.n	8002fb4 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e56:	2023      	movs	r0, #35	; 0x23
 8002e58:	183b      	adds	r3, r7, r0
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e5e:	4b8d      	ldr	r3, [pc, #564]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e62:	2380      	movs	r3, #128	; 0x80
 8002e64:	055b      	lsls	r3, r3, #21
 8002e66:	4013      	ands	r3, r2
 8002e68:	d109      	bne.n	8002e7e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e6a:	4b8a      	ldr	r3, [pc, #552]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002e6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e6e:	4b89      	ldr	r3, [pc, #548]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002e70:	2180      	movs	r1, #128	; 0x80
 8002e72:	0549      	lsls	r1, r1, #21
 8002e74:	430a      	orrs	r2, r1
 8002e76:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002e78:	183b      	adds	r3, r7, r0
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e7e:	4b88      	ldr	r3, [pc, #544]	; (80030a0 <HAL_RCC_OscConfig+0x694>)
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	2380      	movs	r3, #128	; 0x80
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	4013      	ands	r3, r2
 8002e88:	d11a      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e8a:	4b85      	ldr	r3, [pc, #532]	; (80030a0 <HAL_RCC_OscConfig+0x694>)
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	4b84      	ldr	r3, [pc, #528]	; (80030a0 <HAL_RCC_OscConfig+0x694>)
 8002e90:	2180      	movs	r1, #128	; 0x80
 8002e92:	0049      	lsls	r1, r1, #1
 8002e94:	430a      	orrs	r2, r1
 8002e96:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e98:	f7fe fcfa 	bl	8001890 <HAL_GetTick>
 8002e9c:	0003      	movs	r3, r0
 8002e9e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea0:	e008      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea2:	f7fe fcf5 	bl	8001890 <HAL_GetTick>
 8002ea6:	0002      	movs	r2, r0
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b64      	cmp	r3, #100	; 0x64
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e174      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb4:	4b7a      	ldr	r3, [pc, #488]	; (80030a0 <HAL_RCC_OscConfig+0x694>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	2380      	movs	r3, #128	; 0x80
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d0f0      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689a      	ldr	r2, [r3, #8]
 8002ec4:	2380      	movs	r3, #128	; 0x80
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d107      	bne.n	8002edc <HAL_RCC_OscConfig+0x4d0>
 8002ecc:	4b71      	ldr	r3, [pc, #452]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002ece:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ed0:	4b70      	ldr	r3, [pc, #448]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002ed2:	2180      	movs	r1, #128	; 0x80
 8002ed4:	0049      	lsls	r1, r1, #1
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	651a      	str	r2, [r3, #80]	; 0x50
 8002eda:	e031      	b.n	8002f40 <HAL_RCC_OscConfig+0x534>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10c      	bne.n	8002efe <HAL_RCC_OscConfig+0x4f2>
 8002ee4:	4b6b      	ldr	r3, [pc, #428]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002ee6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ee8:	4b6a      	ldr	r3, [pc, #424]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002eea:	496c      	ldr	r1, [pc, #432]	; (800309c <HAL_RCC_OscConfig+0x690>)
 8002eec:	400a      	ands	r2, r1
 8002eee:	651a      	str	r2, [r3, #80]	; 0x50
 8002ef0:	4b68      	ldr	r3, [pc, #416]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002ef2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ef4:	4b67      	ldr	r3, [pc, #412]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002ef6:	496b      	ldr	r1, [pc, #428]	; (80030a4 <HAL_RCC_OscConfig+0x698>)
 8002ef8:	400a      	ands	r2, r1
 8002efa:	651a      	str	r2, [r3, #80]	; 0x50
 8002efc:	e020      	b.n	8002f40 <HAL_RCC_OscConfig+0x534>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	23a0      	movs	r3, #160	; 0xa0
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d10e      	bne.n	8002f28 <HAL_RCC_OscConfig+0x51c>
 8002f0a:	4b62      	ldr	r3, [pc, #392]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f0e:	4b61      	ldr	r3, [pc, #388]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f10:	2180      	movs	r1, #128	; 0x80
 8002f12:	00c9      	lsls	r1, r1, #3
 8002f14:	430a      	orrs	r2, r1
 8002f16:	651a      	str	r2, [r3, #80]	; 0x50
 8002f18:	4b5e      	ldr	r3, [pc, #376]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f1c:	4b5d      	ldr	r3, [pc, #372]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f1e:	2180      	movs	r1, #128	; 0x80
 8002f20:	0049      	lsls	r1, r1, #1
 8002f22:	430a      	orrs	r2, r1
 8002f24:	651a      	str	r2, [r3, #80]	; 0x50
 8002f26:	e00b      	b.n	8002f40 <HAL_RCC_OscConfig+0x534>
 8002f28:	4b5a      	ldr	r3, [pc, #360]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f2c:	4b59      	ldr	r3, [pc, #356]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f2e:	495b      	ldr	r1, [pc, #364]	; (800309c <HAL_RCC_OscConfig+0x690>)
 8002f30:	400a      	ands	r2, r1
 8002f32:	651a      	str	r2, [r3, #80]	; 0x50
 8002f34:	4b57      	ldr	r3, [pc, #348]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f38:	4b56      	ldr	r3, [pc, #344]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f3a:	495a      	ldr	r1, [pc, #360]	; (80030a4 <HAL_RCC_OscConfig+0x698>)
 8002f3c:	400a      	ands	r2, r1
 8002f3e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d015      	beq.n	8002f74 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f48:	f7fe fca2 	bl	8001890 <HAL_GetTick>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f50:	e009      	b.n	8002f66 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f52:	f7fe fc9d 	bl	8001890 <HAL_GetTick>
 8002f56:	0002      	movs	r2, r0
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	4a52      	ldr	r2, [pc, #328]	; (80030a8 <HAL_RCC_OscConfig+0x69c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e11b      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f66:	4b4b      	ldr	r3, [pc, #300]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f6a:	2380      	movs	r3, #128	; 0x80
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4013      	ands	r3, r2
 8002f70:	d0ef      	beq.n	8002f52 <HAL_RCC_OscConfig+0x546>
 8002f72:	e014      	b.n	8002f9e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f74:	f7fe fc8c 	bl	8001890 <HAL_GetTick>
 8002f78:	0003      	movs	r3, r0
 8002f7a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002f7c:	e009      	b.n	8002f92 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f7e:	f7fe fc87 	bl	8001890 <HAL_GetTick>
 8002f82:	0002      	movs	r2, r0
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	4a47      	ldr	r2, [pc, #284]	; (80030a8 <HAL_RCC_OscConfig+0x69c>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e105      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002f92:	4b40      	ldr	r3, [pc, #256]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002f94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f96:	2380      	movs	r3, #128	; 0x80
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d1ef      	bne.n	8002f7e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f9e:	2323      	movs	r3, #35	; 0x23
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d105      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fa8:	4b3a      	ldr	r3, [pc, #232]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002faa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fac:	4b39      	ldr	r3, [pc, #228]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002fae:	493f      	ldr	r1, [pc, #252]	; (80030ac <HAL_RCC_OscConfig+0x6a0>)
 8002fb0:	400a      	ands	r2, r1
 8002fb2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d049      	beq.n	8003052 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d026      	beq.n	8003014 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002fc6:	4b33      	ldr	r3, [pc, #204]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	4b32      	ldr	r3, [pc, #200]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002fcc:	2101      	movs	r1, #1
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	609a      	str	r2, [r3, #8]
 8002fd2:	4b30      	ldr	r3, [pc, #192]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fd6:	4b2f      	ldr	r3, [pc, #188]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8002fd8:	2101      	movs	r1, #1
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	635a      	str	r2, [r3, #52]	; 0x34
 8002fde:	4b34      	ldr	r3, [pc, #208]	; (80030b0 <HAL_RCC_OscConfig+0x6a4>)
 8002fe0:	6a1a      	ldr	r2, [r3, #32]
 8002fe2:	4b33      	ldr	r3, [pc, #204]	; (80030b0 <HAL_RCC_OscConfig+0x6a4>)
 8002fe4:	2180      	movs	r1, #128	; 0x80
 8002fe6:	0189      	lsls	r1, r1, #6
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fec:	f7fe fc50 	bl	8001890 <HAL_GetTick>
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ff6:	f7fe fc4b 	bl	8001890 <HAL_GetTick>
 8002ffa:	0002      	movs	r2, r0
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e0ca      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003008:	4b22      	ldr	r3, [pc, #136]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2202      	movs	r2, #2
 800300e:	4013      	ands	r3, r2
 8003010:	d0f1      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x5ea>
 8003012:	e01e      	b.n	8003052 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003014:	4b1f      	ldr	r3, [pc, #124]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	4b1e      	ldr	r3, [pc, #120]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 800301a:	2101      	movs	r1, #1
 800301c:	438a      	bics	r2, r1
 800301e:	609a      	str	r2, [r3, #8]
 8003020:	4b23      	ldr	r3, [pc, #140]	; (80030b0 <HAL_RCC_OscConfig+0x6a4>)
 8003022:	6a1a      	ldr	r2, [r3, #32]
 8003024:	4b22      	ldr	r3, [pc, #136]	; (80030b0 <HAL_RCC_OscConfig+0x6a4>)
 8003026:	4923      	ldr	r1, [pc, #140]	; (80030b4 <HAL_RCC_OscConfig+0x6a8>)
 8003028:	400a      	ands	r2, r1
 800302a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302c:	f7fe fc30 	bl	8001890 <HAL_GetTick>
 8003030:	0003      	movs	r3, r0
 8003032:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003036:	f7fe fc2b 	bl	8001890 <HAL_GetTick>
 800303a:	0002      	movs	r2, r0
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e0aa      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003048:	4b12      	ldr	r3, [pc, #72]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2202      	movs	r2, #2
 800304e:	4013      	ands	r3, r2
 8003050:	d1f1      	bne.n	8003036 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003056:	2b00      	cmp	r3, #0
 8003058:	d100      	bne.n	800305c <HAL_RCC_OscConfig+0x650>
 800305a:	e09f      	b.n	800319c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	2b0c      	cmp	r3, #12
 8003060:	d100      	bne.n	8003064 <HAL_RCC_OscConfig+0x658>
 8003062:	e078      	b.n	8003156 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003068:	2b02      	cmp	r3, #2
 800306a:	d159      	bne.n	8003120 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800306c:	4b09      	ldr	r3, [pc, #36]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b08      	ldr	r3, [pc, #32]	; (8003094 <HAL_RCC_OscConfig+0x688>)
 8003072:	4911      	ldr	r1, [pc, #68]	; (80030b8 <HAL_RCC_OscConfig+0x6ac>)
 8003074:	400a      	ands	r2, r1
 8003076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003078:	f7fe fc0a 	bl	8001890 <HAL_GetTick>
 800307c:	0003      	movs	r3, r0
 800307e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003080:	e01c      	b.n	80030bc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003082:	f7fe fc05 	bl	8001890 <HAL_GetTick>
 8003086:	0002      	movs	r2, r0
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d915      	bls.n	80030bc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e084      	b.n	800319e <HAL_RCC_OscConfig+0x792>
 8003094:	40021000 	.word	0x40021000
 8003098:	ffff1fff 	.word	0xffff1fff
 800309c:	fffffeff 	.word	0xfffffeff
 80030a0:	40007000 	.word	0x40007000
 80030a4:	fffffbff 	.word	0xfffffbff
 80030a8:	00001388 	.word	0x00001388
 80030ac:	efffffff 	.word	0xefffffff
 80030b0:	40010000 	.word	0x40010000
 80030b4:	ffffdfff 	.word	0xffffdfff
 80030b8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80030bc:	4b3a      	ldr	r3, [pc, #232]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	2380      	movs	r3, #128	; 0x80
 80030c2:	049b      	lsls	r3, r3, #18
 80030c4:	4013      	ands	r3, r2
 80030c6:	d1dc      	bne.n	8003082 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030c8:	4b37      	ldr	r3, [pc, #220]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	4a37      	ldr	r2, [pc, #220]	; (80031ac <HAL_RCC_OscConfig+0x7a0>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	0019      	movs	r1, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e0:	431a      	orrs	r2, r3
 80030e2:	4b31      	ldr	r3, [pc, #196]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 80030e4:	430a      	orrs	r2, r1
 80030e6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030e8:	4b2f      	ldr	r3, [pc, #188]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	4b2e      	ldr	r3, [pc, #184]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 80030ee:	2180      	movs	r1, #128	; 0x80
 80030f0:	0449      	lsls	r1, r1, #17
 80030f2:	430a      	orrs	r2, r1
 80030f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f6:	f7fe fbcb 	bl	8001890 <HAL_GetTick>
 80030fa:	0003      	movs	r3, r0
 80030fc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003100:	f7fe fbc6 	bl	8001890 <HAL_GetTick>
 8003104:	0002      	movs	r2, r0
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e045      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003112:	4b25      	ldr	r3, [pc, #148]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	049b      	lsls	r3, r3, #18
 800311a:	4013      	ands	r3, r2
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x6f4>
 800311e:	e03d      	b.n	800319c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003120:	4b21      	ldr	r3, [pc, #132]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4b20      	ldr	r3, [pc, #128]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 8003126:	4922      	ldr	r1, [pc, #136]	; (80031b0 <HAL_RCC_OscConfig+0x7a4>)
 8003128:	400a      	ands	r2, r1
 800312a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312c:	f7fe fbb0 	bl	8001890 <HAL_GetTick>
 8003130:	0003      	movs	r3, r0
 8003132:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003134:	e008      	b.n	8003148 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003136:	f7fe fbab 	bl	8001890 <HAL_GetTick>
 800313a:	0002      	movs	r2, r0
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d901      	bls.n	8003148 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e02a      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003148:	4b17      	ldr	r3, [pc, #92]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	2380      	movs	r3, #128	; 0x80
 800314e:	049b      	lsls	r3, r3, #18
 8003150:	4013      	ands	r3, r2
 8003152:	d1f0      	bne.n	8003136 <HAL_RCC_OscConfig+0x72a>
 8003154:	e022      	b.n	800319c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315a:	2b01      	cmp	r3, #1
 800315c:	d101      	bne.n	8003162 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e01d      	b.n	800319e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003162:	4b11      	ldr	r3, [pc, #68]	; (80031a8 <HAL_RCC_OscConfig+0x79c>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	2380      	movs	r3, #128	; 0x80
 800316c:	025b      	lsls	r3, r3, #9
 800316e:	401a      	ands	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003174:	429a      	cmp	r2, r3
 8003176:	d10f      	bne.n	8003198 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	23f0      	movs	r3, #240	; 0xf0
 800317c:	039b      	lsls	r3, r3, #14
 800317e:	401a      	ands	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003184:	429a      	cmp	r2, r3
 8003186:	d107      	bne.n	8003198 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	23c0      	movs	r3, #192	; 0xc0
 800318c:	041b      	lsls	r3, r3, #16
 800318e:	401a      	ands	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003194:	429a      	cmp	r2, r3
 8003196:	d001      	beq.n	800319c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	0018      	movs	r0, r3
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b00a      	add	sp, #40	; 0x28
 80031a4:	bdb0      	pop	{r4, r5, r7, pc}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	40021000 	.word	0x40021000
 80031ac:	ff02ffff 	.word	0xff02ffff
 80031b0:	feffffff 	.word	0xfeffffff

080031b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b4:	b5b0      	push	{r4, r5, r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e128      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031c8:	4b96      	ldr	r3, [pc, #600]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2201      	movs	r2, #1
 80031ce:	4013      	ands	r3, r2
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d91e      	bls.n	8003214 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d6:	4b93      	ldr	r3, [pc, #588]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2201      	movs	r2, #1
 80031dc:	4393      	bics	r3, r2
 80031de:	0019      	movs	r1, r3
 80031e0:	4b90      	ldr	r3, [pc, #576]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80031e8:	f7fe fb52 	bl	8001890 <HAL_GetTick>
 80031ec:	0003      	movs	r3, r0
 80031ee:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f0:	e009      	b.n	8003206 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f2:	f7fe fb4d 	bl	8001890 <HAL_GetTick>
 80031f6:	0002      	movs	r2, r0
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	4a8a      	ldr	r2, [pc, #552]	; (8003428 <HAL_RCC_ClockConfig+0x274>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e109      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003206:	4b87      	ldr	r3, [pc, #540]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2201      	movs	r2, #1
 800320c:	4013      	ands	r3, r2
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d1ee      	bne.n	80031f2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2202      	movs	r2, #2
 800321a:	4013      	ands	r3, r2
 800321c:	d009      	beq.n	8003232 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800321e:	4b83      	ldr	r3, [pc, #524]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	22f0      	movs	r2, #240	; 0xf0
 8003224:	4393      	bics	r3, r2
 8003226:	0019      	movs	r1, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	4b7f      	ldr	r3, [pc, #508]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 800322e:	430a      	orrs	r2, r1
 8003230:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2201      	movs	r2, #1
 8003238:	4013      	ands	r3, r2
 800323a:	d100      	bne.n	800323e <HAL_RCC_ClockConfig+0x8a>
 800323c:	e089      	b.n	8003352 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b02      	cmp	r3, #2
 8003244:	d107      	bne.n	8003256 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003246:	4b79      	ldr	r3, [pc, #484]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	2380      	movs	r3, #128	; 0x80
 800324c:	029b      	lsls	r3, r3, #10
 800324e:	4013      	ands	r3, r2
 8003250:	d120      	bne.n	8003294 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e0e1      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2b03      	cmp	r3, #3
 800325c:	d107      	bne.n	800326e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800325e:	4b73      	ldr	r3, [pc, #460]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	2380      	movs	r3, #128	; 0x80
 8003264:	049b      	lsls	r3, r3, #18
 8003266:	4013      	ands	r3, r2
 8003268:	d114      	bne.n	8003294 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e0d5      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d106      	bne.n	8003284 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003276:	4b6d      	ldr	r3, [pc, #436]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2204      	movs	r2, #4
 800327c:	4013      	ands	r3, r2
 800327e:	d109      	bne.n	8003294 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0ca      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003284:	4b69      	ldr	r3, [pc, #420]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	2380      	movs	r3, #128	; 0x80
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4013      	ands	r3, r2
 800328e:	d101      	bne.n	8003294 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e0c2      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003294:	4b65      	ldr	r3, [pc, #404]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	2203      	movs	r2, #3
 800329a:	4393      	bics	r3, r2
 800329c:	0019      	movs	r1, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	4b62      	ldr	r3, [pc, #392]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80032a4:	430a      	orrs	r2, r1
 80032a6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a8:	f7fe faf2 	bl	8001890 <HAL_GetTick>
 80032ac:	0003      	movs	r3, r0
 80032ae:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d111      	bne.n	80032dc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032b8:	e009      	b.n	80032ce <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ba:	f7fe fae9 	bl	8001890 <HAL_GetTick>
 80032be:	0002      	movs	r2, r0
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	4a58      	ldr	r2, [pc, #352]	; (8003428 <HAL_RCC_ClockConfig+0x274>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e0a5      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032ce:	4b57      	ldr	r3, [pc, #348]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	220c      	movs	r2, #12
 80032d4:	4013      	ands	r3, r2
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d1ef      	bne.n	80032ba <HAL_RCC_ClockConfig+0x106>
 80032da:	e03a      	b.n	8003352 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b03      	cmp	r3, #3
 80032e2:	d111      	bne.n	8003308 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032e4:	e009      	b.n	80032fa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e6:	f7fe fad3 	bl	8001890 <HAL_GetTick>
 80032ea:	0002      	movs	r2, r0
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	4a4d      	ldr	r2, [pc, #308]	; (8003428 <HAL_RCC_ClockConfig+0x274>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e08f      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032fa:	4b4c      	ldr	r3, [pc, #304]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	220c      	movs	r2, #12
 8003300:	4013      	ands	r3, r2
 8003302:	2b0c      	cmp	r3, #12
 8003304:	d1ef      	bne.n	80032e6 <HAL_RCC_ClockConfig+0x132>
 8003306:	e024      	b.n	8003352 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d11b      	bne.n	8003348 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003310:	e009      	b.n	8003326 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003312:	f7fe fabd 	bl	8001890 <HAL_GetTick>
 8003316:	0002      	movs	r2, r0
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	4a42      	ldr	r2, [pc, #264]	; (8003428 <HAL_RCC_ClockConfig+0x274>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e079      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003326:	4b41      	ldr	r3, [pc, #260]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	220c      	movs	r2, #12
 800332c:	4013      	ands	r3, r2
 800332e:	2b04      	cmp	r3, #4
 8003330:	d1ef      	bne.n	8003312 <HAL_RCC_ClockConfig+0x15e>
 8003332:	e00e      	b.n	8003352 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003334:	f7fe faac 	bl	8001890 <HAL_GetTick>
 8003338:	0002      	movs	r2, r0
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	4a3a      	ldr	r2, [pc, #232]	; (8003428 <HAL_RCC_ClockConfig+0x274>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d901      	bls.n	8003348 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e068      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003348:	4b38      	ldr	r3, [pc, #224]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	220c      	movs	r2, #12
 800334e:	4013      	ands	r3, r2
 8003350:	d1f0      	bne.n	8003334 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003352:	4b34      	ldr	r3, [pc, #208]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2201      	movs	r2, #1
 8003358:	4013      	ands	r3, r2
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	429a      	cmp	r2, r3
 800335e:	d21e      	bcs.n	800339e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003360:	4b30      	ldr	r3, [pc, #192]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2201      	movs	r2, #1
 8003366:	4393      	bics	r3, r2
 8003368:	0019      	movs	r1, r3
 800336a:	4b2e      	ldr	r3, [pc, #184]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003372:	f7fe fa8d 	bl	8001890 <HAL_GetTick>
 8003376:	0003      	movs	r3, r0
 8003378:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800337a:	e009      	b.n	8003390 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800337c:	f7fe fa88 	bl	8001890 <HAL_GetTick>
 8003380:	0002      	movs	r2, r0
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	4a28      	ldr	r2, [pc, #160]	; (8003428 <HAL_RCC_ClockConfig+0x274>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e044      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003390:	4b24      	ldr	r3, [pc, #144]	; (8003424 <HAL_RCC_ClockConfig+0x270>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2201      	movs	r2, #1
 8003396:	4013      	ands	r3, r2
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d1ee      	bne.n	800337c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2204      	movs	r2, #4
 80033a4:	4013      	ands	r3, r2
 80033a6:	d009      	beq.n	80033bc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033a8:	4b20      	ldr	r3, [pc, #128]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	4a20      	ldr	r2, [pc, #128]	; (8003430 <HAL_RCC_ClockConfig+0x27c>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	0019      	movs	r1, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68da      	ldr	r2, [r3, #12]
 80033b6:	4b1d      	ldr	r3, [pc, #116]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80033b8:	430a      	orrs	r2, r1
 80033ba:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2208      	movs	r2, #8
 80033c2:	4013      	ands	r3, r2
 80033c4:	d00a      	beq.n	80033dc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033c6:	4b19      	ldr	r3, [pc, #100]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	4a1a      	ldr	r2, [pc, #104]	; (8003434 <HAL_RCC_ClockConfig+0x280>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	0019      	movs	r1, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	00da      	lsls	r2, r3, #3
 80033d6:	4b15      	ldr	r3, [pc, #84]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80033d8:	430a      	orrs	r2, r1
 80033da:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033dc:	f000 f832 	bl	8003444 <HAL_RCC_GetSysClockFreq>
 80033e0:	0001      	movs	r1, r0
 80033e2:	4b12      	ldr	r3, [pc, #72]	; (800342c <HAL_RCC_ClockConfig+0x278>)
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	091b      	lsrs	r3, r3, #4
 80033e8:	220f      	movs	r2, #15
 80033ea:	4013      	ands	r3, r2
 80033ec:	4a12      	ldr	r2, [pc, #72]	; (8003438 <HAL_RCC_ClockConfig+0x284>)
 80033ee:	5cd3      	ldrb	r3, [r2, r3]
 80033f0:	000a      	movs	r2, r1
 80033f2:	40da      	lsrs	r2, r3
 80033f4:	4b11      	ldr	r3, [pc, #68]	; (800343c <HAL_RCC_ClockConfig+0x288>)
 80033f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80033f8:	4b11      	ldr	r3, [pc, #68]	; (8003440 <HAL_RCC_ClockConfig+0x28c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	250b      	movs	r5, #11
 80033fe:	197c      	adds	r4, r7, r5
 8003400:	0018      	movs	r0, r3
 8003402:	f7fe f9ff 	bl	8001804 <HAL_InitTick>
 8003406:	0003      	movs	r3, r0
 8003408:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800340a:	197b      	adds	r3, r7, r5
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d002      	beq.n	8003418 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003412:	197b      	adds	r3, r7, r5
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	e000      	b.n	800341a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	0018      	movs	r0, r3
 800341c:	46bd      	mov	sp, r7
 800341e:	b004      	add	sp, #16
 8003420:	bdb0      	pop	{r4, r5, r7, pc}
 8003422:	46c0      	nop			; (mov r8, r8)
 8003424:	40022000 	.word	0x40022000
 8003428:	00001388 	.word	0x00001388
 800342c:	40021000 	.word	0x40021000
 8003430:	fffff8ff 	.word	0xfffff8ff
 8003434:	ffffc7ff 	.word	0xffffc7ff
 8003438:	08005c38 	.word	0x08005c38
 800343c:	200000ec 	.word	0x200000ec
 8003440:	200000f0 	.word	0x200000f0

08003444 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003444:	b5b0      	push	{r4, r5, r7, lr}
 8003446:	b08e      	sub	sp, #56	; 0x38
 8003448:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800344a:	4b4c      	ldr	r3, [pc, #304]	; (800357c <HAL_RCC_GetSysClockFreq+0x138>)
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003450:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003452:	230c      	movs	r3, #12
 8003454:	4013      	ands	r3, r2
 8003456:	2b0c      	cmp	r3, #12
 8003458:	d014      	beq.n	8003484 <HAL_RCC_GetSysClockFreq+0x40>
 800345a:	d900      	bls.n	800345e <HAL_RCC_GetSysClockFreq+0x1a>
 800345c:	e07b      	b.n	8003556 <HAL_RCC_GetSysClockFreq+0x112>
 800345e:	2b04      	cmp	r3, #4
 8003460:	d002      	beq.n	8003468 <HAL_RCC_GetSysClockFreq+0x24>
 8003462:	2b08      	cmp	r3, #8
 8003464:	d00b      	beq.n	800347e <HAL_RCC_GetSysClockFreq+0x3a>
 8003466:	e076      	b.n	8003556 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003468:	4b44      	ldr	r3, [pc, #272]	; (800357c <HAL_RCC_GetSysClockFreq+0x138>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2210      	movs	r2, #16
 800346e:	4013      	ands	r3, r2
 8003470:	d002      	beq.n	8003478 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003472:	4b43      	ldr	r3, [pc, #268]	; (8003580 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003474:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003476:	e07c      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003478:	4b42      	ldr	r3, [pc, #264]	; (8003584 <HAL_RCC_GetSysClockFreq+0x140>)
 800347a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800347c:	e079      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800347e:	4b42      	ldr	r3, [pc, #264]	; (8003588 <HAL_RCC_GetSysClockFreq+0x144>)
 8003480:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003482:	e076      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003486:	0c9a      	lsrs	r2, r3, #18
 8003488:	230f      	movs	r3, #15
 800348a:	401a      	ands	r2, r3
 800348c:	4b3f      	ldr	r3, [pc, #252]	; (800358c <HAL_RCC_GetSysClockFreq+0x148>)
 800348e:	5c9b      	ldrb	r3, [r3, r2]
 8003490:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003494:	0d9a      	lsrs	r2, r3, #22
 8003496:	2303      	movs	r3, #3
 8003498:	4013      	ands	r3, r2
 800349a:	3301      	adds	r3, #1
 800349c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800349e:	4b37      	ldr	r3, [pc, #220]	; (800357c <HAL_RCC_GetSysClockFreq+0x138>)
 80034a0:	68da      	ldr	r2, [r3, #12]
 80034a2:	2380      	movs	r3, #128	; 0x80
 80034a4:	025b      	lsls	r3, r3, #9
 80034a6:	4013      	ands	r3, r2
 80034a8:	d01a      	beq.n	80034e0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	61bb      	str	r3, [r7, #24]
 80034ae:	2300      	movs	r3, #0
 80034b0:	61fb      	str	r3, [r7, #28]
 80034b2:	4a35      	ldr	r2, [pc, #212]	; (8003588 <HAL_RCC_GetSysClockFreq+0x144>)
 80034b4:	2300      	movs	r3, #0
 80034b6:	69b8      	ldr	r0, [r7, #24]
 80034b8:	69f9      	ldr	r1, [r7, #28]
 80034ba:	f7fc ffcd 	bl	8000458 <__aeabi_lmul>
 80034be:	0002      	movs	r2, r0
 80034c0:	000b      	movs	r3, r1
 80034c2:	0010      	movs	r0, r2
 80034c4:	0019      	movs	r1, r3
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	2300      	movs	r3, #0
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f7fc ffa1 	bl	8000418 <__aeabi_uldivmod>
 80034d6:	0002      	movs	r2, r0
 80034d8:	000b      	movs	r3, r1
 80034da:	0013      	movs	r3, r2
 80034dc:	637b      	str	r3, [r7, #52]	; 0x34
 80034de:	e037      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80034e0:	4b26      	ldr	r3, [pc, #152]	; (800357c <HAL_RCC_GetSysClockFreq+0x138>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2210      	movs	r2, #16
 80034e6:	4013      	ands	r3, r2
 80034e8:	d01a      	beq.n	8003520 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80034ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	4a23      	ldr	r2, [pc, #140]	; (8003580 <HAL_RCC_GetSysClockFreq+0x13c>)
 80034f4:	2300      	movs	r3, #0
 80034f6:	68b8      	ldr	r0, [r7, #8]
 80034f8:	68f9      	ldr	r1, [r7, #12]
 80034fa:	f7fc ffad 	bl	8000458 <__aeabi_lmul>
 80034fe:	0002      	movs	r2, r0
 8003500:	000b      	movs	r3, r1
 8003502:	0010      	movs	r0, r2
 8003504:	0019      	movs	r1, r3
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	603b      	str	r3, [r7, #0]
 800350a:	2300      	movs	r3, #0
 800350c:	607b      	str	r3, [r7, #4]
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f7fc ff81 	bl	8000418 <__aeabi_uldivmod>
 8003516:	0002      	movs	r2, r0
 8003518:	000b      	movs	r3, r1
 800351a:	0013      	movs	r3, r2
 800351c:	637b      	str	r3, [r7, #52]	; 0x34
 800351e:	e017      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003522:	0018      	movs	r0, r3
 8003524:	2300      	movs	r3, #0
 8003526:	0019      	movs	r1, r3
 8003528:	4a16      	ldr	r2, [pc, #88]	; (8003584 <HAL_RCC_GetSysClockFreq+0x140>)
 800352a:	2300      	movs	r3, #0
 800352c:	f7fc ff94 	bl	8000458 <__aeabi_lmul>
 8003530:	0002      	movs	r2, r0
 8003532:	000b      	movs	r3, r1
 8003534:	0010      	movs	r0, r2
 8003536:	0019      	movs	r1, r3
 8003538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353a:	001c      	movs	r4, r3
 800353c:	2300      	movs	r3, #0
 800353e:	001d      	movs	r5, r3
 8003540:	0022      	movs	r2, r4
 8003542:	002b      	movs	r3, r5
 8003544:	f7fc ff68 	bl	8000418 <__aeabi_uldivmod>
 8003548:	0002      	movs	r2, r0
 800354a:	000b      	movs	r3, r1
 800354c:	0013      	movs	r3, r2
 800354e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003552:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003554:	e00d      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003556:	4b09      	ldr	r3, [pc, #36]	; (800357c <HAL_RCC_GetSysClockFreq+0x138>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	0b5b      	lsrs	r3, r3, #13
 800355c:	2207      	movs	r2, #7
 800355e:	4013      	ands	r3, r2
 8003560:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	3301      	adds	r3, #1
 8003566:	2280      	movs	r2, #128	; 0x80
 8003568:	0212      	lsls	r2, r2, #8
 800356a:	409a      	lsls	r2, r3
 800356c:	0013      	movs	r3, r2
 800356e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003570:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003574:	0018      	movs	r0, r3
 8003576:	46bd      	mov	sp, r7
 8003578:	b00e      	add	sp, #56	; 0x38
 800357a:	bdb0      	pop	{r4, r5, r7, pc}
 800357c:	40021000 	.word	0x40021000
 8003580:	003d0900 	.word	0x003d0900
 8003584:	00f42400 	.word	0x00f42400
 8003588:	007a1200 	.word	0x007a1200
 800358c:	08005c50 	.word	0x08005c50

08003590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003594:	4b02      	ldr	r3, [pc, #8]	; (80035a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003596:	681b      	ldr	r3, [r3, #0]
}
 8003598:	0018      	movs	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	200000ec 	.word	0x200000ec

080035a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035a8:	f7ff fff2 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035ac:	0001      	movs	r1, r0
 80035ae:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	0a1b      	lsrs	r3, r3, #8
 80035b4:	2207      	movs	r2, #7
 80035b6:	4013      	ands	r3, r2
 80035b8:	4a04      	ldr	r2, [pc, #16]	; (80035cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80035ba:	5cd3      	ldrb	r3, [r2, r3]
 80035bc:	40d9      	lsrs	r1, r3
 80035be:	000b      	movs	r3, r1
}
 80035c0:	0018      	movs	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	40021000 	.word	0x40021000
 80035cc:	08005c48 	.word	0x08005c48

080035d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035d4:	f7ff ffdc 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035d8:	0001      	movs	r1, r0
 80035da:	4b06      	ldr	r3, [pc, #24]	; (80035f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	0adb      	lsrs	r3, r3, #11
 80035e0:	2207      	movs	r2, #7
 80035e2:	4013      	ands	r3, r2
 80035e4:	4a04      	ldr	r2, [pc, #16]	; (80035f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035e6:	5cd3      	ldrb	r3, [r2, r3]
 80035e8:	40d9      	lsrs	r1, r3
 80035ea:	000b      	movs	r3, r1
}
 80035ec:	0018      	movs	r0, r3
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	40021000 	.word	0x40021000
 80035f8:	08005c48 	.word	0x08005c48

080035fc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003604:	2317      	movs	r3, #23
 8003606:	18fb      	adds	r3, r7, r3
 8003608:	2200      	movs	r2, #0
 800360a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2220      	movs	r2, #32
 8003612:	4013      	ands	r3, r2
 8003614:	d106      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	2380      	movs	r3, #128	; 0x80
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	4013      	ands	r3, r2
 8003620:	d100      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003622:	e0d9      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003624:	4ba4      	ldr	r3, [pc, #656]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003626:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003628:	2380      	movs	r3, #128	; 0x80
 800362a:	055b      	lsls	r3, r3, #21
 800362c:	4013      	ands	r3, r2
 800362e:	d10a      	bne.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003630:	4ba1      	ldr	r3, [pc, #644]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003632:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003634:	4ba0      	ldr	r3, [pc, #640]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003636:	2180      	movs	r1, #128	; 0x80
 8003638:	0549      	lsls	r1, r1, #21
 800363a:	430a      	orrs	r2, r1
 800363c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800363e:	2317      	movs	r3, #23
 8003640:	18fb      	adds	r3, r7, r3
 8003642:	2201      	movs	r2, #1
 8003644:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003646:	4b9d      	ldr	r3, [pc, #628]	; (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	2380      	movs	r3, #128	; 0x80
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	4013      	ands	r3, r2
 8003650:	d11a      	bne.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003652:	4b9a      	ldr	r3, [pc, #616]	; (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	4b99      	ldr	r3, [pc, #612]	; (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003658:	2180      	movs	r1, #128	; 0x80
 800365a:	0049      	lsls	r1, r1, #1
 800365c:	430a      	orrs	r2, r1
 800365e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003660:	f7fe f916 	bl	8001890 <HAL_GetTick>
 8003664:	0003      	movs	r3, r0
 8003666:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003668:	e008      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800366a:	f7fe f911 	bl	8001890 <HAL_GetTick>
 800366e:	0002      	movs	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b64      	cmp	r3, #100	; 0x64
 8003676:	d901      	bls.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e118      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800367c:	4b8f      	ldr	r3, [pc, #572]	; (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	2380      	movs	r3, #128	; 0x80
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	4013      	ands	r3, r2
 8003686:	d0f0      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003688:	4b8b      	ldr	r3, [pc, #556]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	23c0      	movs	r3, #192	; 0xc0
 800368e:	039b      	lsls	r3, r3, #14
 8003690:	4013      	ands	r3, r2
 8003692:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	23c0      	movs	r3, #192	; 0xc0
 800369a:	039b      	lsls	r3, r3, #14
 800369c:	4013      	ands	r3, r2
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d107      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	23c0      	movs	r3, #192	; 0xc0
 80036aa:	039b      	lsls	r3, r3, #14
 80036ac:	4013      	ands	r3, r2
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d013      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	23c0      	movs	r3, #192	; 0xc0
 80036ba:	029b      	lsls	r3, r3, #10
 80036bc:	401a      	ands	r2, r3
 80036be:	23c0      	movs	r3, #192	; 0xc0
 80036c0:	029b      	lsls	r3, r3, #10
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d10a      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80036c6:	4b7c      	ldr	r3, [pc, #496]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	2380      	movs	r3, #128	; 0x80
 80036cc:	029b      	lsls	r3, r3, #10
 80036ce:	401a      	ands	r2, r3
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	029b      	lsls	r3, r3, #10
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d101      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e0e8      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80036dc:	4b76      	ldr	r3, [pc, #472]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80036de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80036e0:	23c0      	movs	r3, #192	; 0xc0
 80036e2:	029b      	lsls	r3, r3, #10
 80036e4:	4013      	ands	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d049      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	23c0      	movs	r3, #192	; 0xc0
 80036f4:	029b      	lsls	r3, r3, #10
 80036f6:	4013      	ands	r3, r2
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d004      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2220      	movs	r2, #32
 8003704:	4013      	ands	r3, r2
 8003706:	d10d      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	23c0      	movs	r3, #192	; 0xc0
 800370e:	029b      	lsls	r3, r3, #10
 8003710:	4013      	ands	r3, r2
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	429a      	cmp	r2, r3
 8003716:	d034      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	2380      	movs	r3, #128	; 0x80
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	4013      	ands	r3, r2
 8003722:	d02e      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003724:	4b64      	ldr	r3, [pc, #400]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003728:	4a65      	ldr	r2, [pc, #404]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800372a:	4013      	ands	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800372e:	4b62      	ldr	r3, [pc, #392]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003730:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003732:	4b61      	ldr	r3, [pc, #388]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003734:	2180      	movs	r1, #128	; 0x80
 8003736:	0309      	lsls	r1, r1, #12
 8003738:	430a      	orrs	r2, r1
 800373a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800373c:	4b5e      	ldr	r3, [pc, #376]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800373e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003740:	4b5d      	ldr	r3, [pc, #372]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003742:	4960      	ldr	r1, [pc, #384]	; (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003744:	400a      	ands	r2, r1
 8003746:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003748:	4b5b      	ldr	r3, [pc, #364]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	2380      	movs	r3, #128	; 0x80
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	4013      	ands	r3, r2
 8003756:	d014      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003758:	f7fe f89a 	bl	8001890 <HAL_GetTick>
 800375c:	0003      	movs	r3, r0
 800375e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003760:	e009      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fe f895 	bl	8001890 <HAL_GetTick>
 8003766:	0002      	movs	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	4a56      	ldr	r2, [pc, #344]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d901      	bls.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e09b      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003776:	4b50      	ldr	r3, [pc, #320]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003778:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800377a:	2380      	movs	r3, #128	; 0x80
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4013      	ands	r3, r2
 8003780:	d0ef      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	23c0      	movs	r3, #192	; 0xc0
 8003788:	029b      	lsls	r3, r3, #10
 800378a:	401a      	ands	r2, r3
 800378c:	23c0      	movs	r3, #192	; 0xc0
 800378e:	029b      	lsls	r3, r3, #10
 8003790:	429a      	cmp	r2, r3
 8003792:	d10c      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003794:	4b48      	ldr	r3, [pc, #288]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a4c      	ldr	r2, [pc, #304]	; (80038cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800379a:	4013      	ands	r3, r2
 800379c:	0019      	movs	r1, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	23c0      	movs	r3, #192	; 0xc0
 80037a4:	039b      	lsls	r3, r3, #14
 80037a6:	401a      	ands	r2, r3
 80037a8:	4b43      	ldr	r3, [pc, #268]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80037aa:	430a      	orrs	r2, r1
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	4b42      	ldr	r3, [pc, #264]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80037b0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	23c0      	movs	r3, #192	; 0xc0
 80037b8:	029b      	lsls	r3, r3, #10
 80037ba:	401a      	ands	r2, r3
 80037bc:	4b3e      	ldr	r3, [pc, #248]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80037be:	430a      	orrs	r2, r1
 80037c0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037c2:	2317      	movs	r3, #23
 80037c4:	18fb      	adds	r3, r7, r3
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d105      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037cc:	4b3a      	ldr	r3, [pc, #232]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80037ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037d0:	4b39      	ldr	r3, [pc, #228]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80037d2:	493f      	ldr	r1, [pc, #252]	; (80038d0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80037d4:	400a      	ands	r2, r1
 80037d6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2201      	movs	r2, #1
 80037de:	4013      	ands	r3, r2
 80037e0:	d009      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037e2:	4b35      	ldr	r3, [pc, #212]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80037e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e6:	2203      	movs	r2, #3
 80037e8:	4393      	bics	r3, r2
 80037ea:	0019      	movs	r1, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	4b31      	ldr	r3, [pc, #196]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80037f2:	430a      	orrs	r2, r1
 80037f4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2202      	movs	r2, #2
 80037fc:	4013      	ands	r3, r2
 80037fe:	d009      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003800:	4b2d      	ldr	r3, [pc, #180]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003804:	220c      	movs	r2, #12
 8003806:	4393      	bics	r3, r2
 8003808:	0019      	movs	r1, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	4b2a      	ldr	r3, [pc, #168]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003810:	430a      	orrs	r2, r1
 8003812:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2204      	movs	r2, #4
 800381a:	4013      	ands	r3, r2
 800381c:	d009      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800381e:	4b26      	ldr	r3, [pc, #152]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003822:	4a2c      	ldr	r2, [pc, #176]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003824:	4013      	ands	r3, r2
 8003826:	0019      	movs	r1, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	695a      	ldr	r2, [r3, #20]
 800382c:	4b22      	ldr	r3, [pc, #136]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800382e:	430a      	orrs	r2, r1
 8003830:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2208      	movs	r2, #8
 8003838:	4013      	ands	r3, r2
 800383a:	d009      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800383c:	4b1e      	ldr	r3, [pc, #120]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800383e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003840:	4a25      	ldr	r2, [pc, #148]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003842:	4013      	ands	r3, r2
 8003844:	0019      	movs	r1, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699a      	ldr	r2, [r3, #24]
 800384a:	4b1b      	ldr	r3, [pc, #108]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800384c:	430a      	orrs	r2, r1
 800384e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	2380      	movs	r3, #128	; 0x80
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	4013      	ands	r3, r2
 800385a:	d009      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800385c:	4b16      	ldr	r3, [pc, #88]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800385e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003860:	4a17      	ldr	r2, [pc, #92]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003862:	4013      	ands	r3, r2
 8003864:	0019      	movs	r1, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	69da      	ldr	r2, [r3, #28]
 800386a:	4b13      	ldr	r3, [pc, #76]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800386c:	430a      	orrs	r2, r1
 800386e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2240      	movs	r2, #64	; 0x40
 8003876:	4013      	ands	r3, r2
 8003878:	d009      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800387a:	4b0f      	ldr	r3, [pc, #60]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800387c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800387e:	4a17      	ldr	r2, [pc, #92]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003880:	4013      	ands	r3, r2
 8003882:	0019      	movs	r1, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003888:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800388a:	430a      	orrs	r2, r1
 800388c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2280      	movs	r2, #128	; 0x80
 8003894:	4013      	ands	r3, r2
 8003896:	d009      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003898:	4b07      	ldr	r3, [pc, #28]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800389a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800389c:	4a10      	ldr	r2, [pc, #64]	; (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800389e:	4013      	ands	r3, r2
 80038a0:	0019      	movs	r1, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1a      	ldr	r2, [r3, #32]
 80038a6:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80038a8:	430a      	orrs	r2, r1
 80038aa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	0018      	movs	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b006      	add	sp, #24
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	40021000 	.word	0x40021000
 80038bc:	40007000 	.word	0x40007000
 80038c0:	fffcffff 	.word	0xfffcffff
 80038c4:	fff7ffff 	.word	0xfff7ffff
 80038c8:	00001388 	.word	0x00001388
 80038cc:	ffcfffff 	.word	0xffcfffff
 80038d0:	efffffff 	.word	0xefffffff
 80038d4:	fffff3ff 	.word	0xfffff3ff
 80038d8:	ffffcfff 	.word	0xffffcfff
 80038dc:	fbffffff 	.word	0xfbffffff
 80038e0:	fff3ffff 	.word	0xfff3ffff

080038e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d101      	bne.n	80038f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e032      	b.n	800395c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2239      	movs	r2, #57	; 0x39
 80038fa:	5c9b      	ldrb	r3, [r3, r2]
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d107      	bne.n	8003912 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2238      	movs	r2, #56	; 0x38
 8003906:	2100      	movs	r1, #0
 8003908:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	0018      	movs	r0, r3
 800390e:	f7fd fd33 	bl	8001378 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2239      	movs	r2, #57	; 0x39
 8003916:	2102      	movs	r1, #2
 8003918:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	3304      	adds	r3, #4
 8003922:	0019      	movs	r1, r3
 8003924:	0010      	movs	r0, r2
 8003926:	f000 fa4b 	bl	8003dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	223e      	movs	r2, #62	; 0x3e
 800392e:	2101      	movs	r1, #1
 8003930:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	223a      	movs	r2, #58	; 0x3a
 8003936:	2101      	movs	r1, #1
 8003938:	5499      	strb	r1, [r3, r2]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	223b      	movs	r2, #59	; 0x3b
 800393e:	2101      	movs	r1, #1
 8003940:	5499      	strb	r1, [r3, r2]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	223c      	movs	r2, #60	; 0x3c
 8003946:	2101      	movs	r1, #1
 8003948:	5499      	strb	r1, [r3, r2]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	223d      	movs	r2, #61	; 0x3d
 800394e:	2101      	movs	r1, #1
 8003950:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2239      	movs	r2, #57	; 0x39
 8003956:	2101      	movs	r1, #1
 8003958:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	0018      	movs	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	b002      	add	sp, #8
 8003962:	bd80      	pop	{r7, pc}

08003964 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2239      	movs	r2, #57	; 0x39
 8003970:	5c9b      	ldrb	r3, [r3, r2]
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b01      	cmp	r3, #1
 8003976:	d001      	beq.n	800397c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e03b      	b.n	80039f4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2239      	movs	r2, #57	; 0x39
 8003980:	2102      	movs	r1, #2
 8003982:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2101      	movs	r1, #1
 8003990:	430a      	orrs	r2, r1
 8003992:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	2380      	movs	r3, #128	; 0x80
 800399a:	05db      	lsls	r3, r3, #23
 800399c:	429a      	cmp	r2, r3
 800399e:	d00e      	beq.n	80039be <HAL_TIM_Base_Start_IT+0x5a>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a15      	ldr	r2, [pc, #84]	; (80039fc <HAL_TIM_Base_Start_IT+0x98>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d009      	beq.n	80039be <HAL_TIM_Base_Start_IT+0x5a>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a14      	ldr	r2, [pc, #80]	; (8003a00 <HAL_TIM_Base_Start_IT+0x9c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d004      	beq.n	80039be <HAL_TIM_Base_Start_IT+0x5a>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a12      	ldr	r2, [pc, #72]	; (8003a04 <HAL_TIM_Base_Start_IT+0xa0>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d111      	bne.n	80039e2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2207      	movs	r2, #7
 80039c6:	4013      	ands	r3, r2
 80039c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2b06      	cmp	r3, #6
 80039ce:	d010      	beq.n	80039f2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2101      	movs	r1, #1
 80039dc:	430a      	orrs	r2, r1
 80039de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e0:	e007      	b.n	80039f2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2101      	movs	r1, #1
 80039ee:	430a      	orrs	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	0018      	movs	r0, r3
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b004      	add	sp, #16
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40000400 	.word	0x40000400
 8003a00:	40010800 	.word	0x40010800
 8003a04:	40011400 	.word	0x40011400

08003a08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	2202      	movs	r2, #2
 8003a18:	4013      	ands	r3, r2
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d124      	bne.n	8003a68 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2202      	movs	r2, #2
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d11d      	bne.n	8003a68 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2203      	movs	r2, #3
 8003a32:	4252      	negs	r2, r2
 8003a34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	2203      	movs	r2, #3
 8003a44:	4013      	ands	r3, r2
 8003a46:	d004      	beq.n	8003a52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	f000 f9a0 	bl	8003d90 <HAL_TIM_IC_CaptureCallback>
 8003a50:	e007      	b.n	8003a62 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	0018      	movs	r0, r3
 8003a56:	f000 f993 	bl	8003d80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f000 f99f 	bl	8003da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	2204      	movs	r2, #4
 8003a70:	4013      	ands	r3, r2
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	d125      	bne.n	8003ac2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	4013      	ands	r3, r2
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	d11e      	bne.n	8003ac2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2205      	movs	r2, #5
 8003a8a:	4252      	negs	r2, r2
 8003a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2202      	movs	r2, #2
 8003a92:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	699a      	ldr	r2, [r3, #24]
 8003a9a:	23c0      	movs	r3, #192	; 0xc0
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	d004      	beq.n	8003aac <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	0018      	movs	r0, r3
 8003aa6:	f000 f973 	bl	8003d90 <HAL_TIM_IC_CaptureCallback>
 8003aaa:	e007      	b.n	8003abc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	0018      	movs	r0, r3
 8003ab0:	f000 f966 	bl	8003d80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f000 f972 	bl	8003da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	2208      	movs	r2, #8
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b08      	cmp	r3, #8
 8003ace:	d124      	bne.n	8003b1a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	2208      	movs	r2, #8
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d11d      	bne.n	8003b1a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2209      	movs	r2, #9
 8003ae4:	4252      	negs	r2, r2
 8003ae6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2204      	movs	r2, #4
 8003aec:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	69db      	ldr	r3, [r3, #28]
 8003af4:	2203      	movs	r2, #3
 8003af6:	4013      	ands	r3, r2
 8003af8:	d004      	beq.n	8003b04 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	0018      	movs	r0, r3
 8003afe:	f000 f947 	bl	8003d90 <HAL_TIM_IC_CaptureCallback>
 8003b02:	e007      	b.n	8003b14 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	0018      	movs	r0, r3
 8003b08:	f000 f93a 	bl	8003d80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f000 f946 	bl	8003da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	2210      	movs	r2, #16
 8003b22:	4013      	ands	r3, r2
 8003b24:	2b10      	cmp	r3, #16
 8003b26:	d125      	bne.n	8003b74 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	2210      	movs	r2, #16
 8003b30:	4013      	ands	r3, r2
 8003b32:	2b10      	cmp	r3, #16
 8003b34:	d11e      	bne.n	8003b74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2211      	movs	r2, #17
 8003b3c:	4252      	negs	r2, r2
 8003b3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2208      	movs	r2, #8
 8003b44:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	69da      	ldr	r2, [r3, #28]
 8003b4c:	23c0      	movs	r3, #192	; 0xc0
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4013      	ands	r3, r2
 8003b52:	d004      	beq.n	8003b5e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	0018      	movs	r0, r3
 8003b58:	f000 f91a 	bl	8003d90 <HAL_TIM_IC_CaptureCallback>
 8003b5c:	e007      	b.n	8003b6e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	0018      	movs	r0, r3
 8003b62:	f000 f90d 	bl	8003d80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	0018      	movs	r0, r3
 8003b6a:	f000 f919 	bl	8003da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d10f      	bne.n	8003ba2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d108      	bne.n	8003ba2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2202      	movs	r2, #2
 8003b96:	4252      	negs	r2, r2
 8003b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	f7fd fb65 	bl	800126c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	2240      	movs	r2, #64	; 0x40
 8003baa:	4013      	ands	r3, r2
 8003bac:	2b40      	cmp	r3, #64	; 0x40
 8003bae:	d10f      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	2240      	movs	r2, #64	; 0x40
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b40      	cmp	r3, #64	; 0x40
 8003bbc:	d108      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2241      	movs	r2, #65	; 0x41
 8003bc4:	4252      	negs	r2, r2
 8003bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	0018      	movs	r0, r3
 8003bcc:	f000 f8f0 	bl	8003db0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bd0:	46c0      	nop			; (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003be2:	230f      	movs	r3, #15
 8003be4:	18fb      	adds	r3, r7, r3
 8003be6:	2200      	movs	r2, #0
 8003be8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2238      	movs	r2, #56	; 0x38
 8003bee:	5c9b      	ldrb	r3, [r3, r2]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d101      	bne.n	8003bf8 <HAL_TIM_ConfigClockSource+0x20>
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e0bc      	b.n	8003d72 <HAL_TIM_ConfigClockSource+0x19a>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2238      	movs	r2, #56	; 0x38
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2239      	movs	r2, #57	; 0x39
 8003c04:	2102      	movs	r1, #2
 8003c06:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2277      	movs	r2, #119	; 0x77
 8003c14:	4393      	bics	r3, r2
 8003c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	4a58      	ldr	r2, [pc, #352]	; (8003d7c <HAL_TIM_ConfigClockSource+0x1a4>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2280      	movs	r2, #128	; 0x80
 8003c2e:	0192      	lsls	r2, r2, #6
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d040      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0xde>
 8003c34:	2280      	movs	r2, #128	; 0x80
 8003c36:	0192      	lsls	r2, r2, #6
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d900      	bls.n	8003c3e <HAL_TIM_ConfigClockSource+0x66>
 8003c3c:	e088      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c3e:	2280      	movs	r2, #128	; 0x80
 8003c40:	0152      	lsls	r2, r2, #5
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d100      	bne.n	8003c48 <HAL_TIM_ConfigClockSource+0x70>
 8003c46:	e088      	b.n	8003d5a <HAL_TIM_ConfigClockSource+0x182>
 8003c48:	2280      	movs	r2, #128	; 0x80
 8003c4a:	0152      	lsls	r2, r2, #5
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d900      	bls.n	8003c52 <HAL_TIM_ConfigClockSource+0x7a>
 8003c50:	e07e      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c52:	2b70      	cmp	r3, #112	; 0x70
 8003c54:	d018      	beq.n	8003c88 <HAL_TIM_ConfigClockSource+0xb0>
 8003c56:	d900      	bls.n	8003c5a <HAL_TIM_ConfigClockSource+0x82>
 8003c58:	e07a      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c5a:	2b60      	cmp	r3, #96	; 0x60
 8003c5c:	d04f      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0x126>
 8003c5e:	d900      	bls.n	8003c62 <HAL_TIM_ConfigClockSource+0x8a>
 8003c60:	e076      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c62:	2b50      	cmp	r3, #80	; 0x50
 8003c64:	d03b      	beq.n	8003cde <HAL_TIM_ConfigClockSource+0x106>
 8003c66:	d900      	bls.n	8003c6a <HAL_TIM_ConfigClockSource+0x92>
 8003c68:	e072      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c6a:	2b40      	cmp	r3, #64	; 0x40
 8003c6c:	d057      	beq.n	8003d1e <HAL_TIM_ConfigClockSource+0x146>
 8003c6e:	d900      	bls.n	8003c72 <HAL_TIM_ConfigClockSource+0x9a>
 8003c70:	e06e      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c72:	2b30      	cmp	r3, #48	; 0x30
 8003c74:	d063      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x166>
 8003c76:	d86b      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c78:	2b20      	cmp	r3, #32
 8003c7a:	d060      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x166>
 8003c7c:	d868      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d05d      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x166>
 8003c82:	2b10      	cmp	r3, #16
 8003c84:	d05b      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x166>
 8003c86:	e063      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	6899      	ldr	r1, [r3, #8]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f000 f96a 	bl	8003f70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2277      	movs	r2, #119	; 0x77
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	609a      	str	r2, [r3, #8]
      break;
 8003cb4:	e052      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6818      	ldr	r0, [r3, #0]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	6899      	ldr	r1, [r3, #8]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	f000 f953 	bl	8003f70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2180      	movs	r1, #128	; 0x80
 8003cd6:	01c9      	lsls	r1, r1, #7
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	609a      	str	r2, [r3, #8]
      break;
 8003cdc:	e03e      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6818      	ldr	r0, [r3, #0]
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	6859      	ldr	r1, [r3, #4]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	001a      	movs	r2, r3
 8003cec:	f000 f8c6 	bl	8003e7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2150      	movs	r1, #80	; 0x50
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f000 f920 	bl	8003f3c <TIM_ITRx_SetConfig>
      break;
 8003cfc:	e02e      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6818      	ldr	r0, [r3, #0]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6859      	ldr	r1, [r3, #4]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	001a      	movs	r2, r3
 8003d0c:	f000 f8e4 	bl	8003ed8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2160      	movs	r1, #96	; 0x60
 8003d16:	0018      	movs	r0, r3
 8003d18:	f000 f910 	bl	8003f3c <TIM_ITRx_SetConfig>
      break;
 8003d1c:	e01e      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6859      	ldr	r1, [r3, #4]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	001a      	movs	r2, r3
 8003d2c:	f000 f8a6 	bl	8003e7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2140      	movs	r1, #64	; 0x40
 8003d36:	0018      	movs	r0, r3
 8003d38:	f000 f900 	bl	8003f3c <TIM_ITRx_SetConfig>
      break;
 8003d3c:	e00e      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	0019      	movs	r1, r3
 8003d48:	0010      	movs	r0, r2
 8003d4a:	f000 f8f7 	bl	8003f3c <TIM_ITRx_SetConfig>
      break;
 8003d4e:	e005      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003d50:	230f      	movs	r3, #15
 8003d52:	18fb      	adds	r3, r7, r3
 8003d54:	2201      	movs	r2, #1
 8003d56:	701a      	strb	r2, [r3, #0]
      break;
 8003d58:	e000      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003d5a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2239      	movs	r2, #57	; 0x39
 8003d60:	2101      	movs	r1, #1
 8003d62:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2238      	movs	r2, #56	; 0x38
 8003d68:	2100      	movs	r1, #0
 8003d6a:	5499      	strb	r1, [r3, r2]

  return status;
 8003d6c:	230f      	movs	r3, #15
 8003d6e:	18fb      	adds	r3, r7, r3
 8003d70:	781b      	ldrb	r3, [r3, #0]
}
 8003d72:	0018      	movs	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	b004      	add	sp, #16
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	ffff00ff 	.word	0xffff00ff

08003d80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d88:	46c0      	nop			; (mov r8, r8)
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	b002      	add	sp, #8
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d98:	46c0      	nop			; (mov r8, r8)
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b002      	add	sp, #8
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003da8:	46c0      	nop			; (mov r8, r8)
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b002      	add	sp, #8
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003db8:	46c0      	nop			; (mov r8, r8)
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	b002      	add	sp, #8
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	2380      	movs	r3, #128	; 0x80
 8003dd4:	05db      	lsls	r3, r3, #23
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d00b      	beq.n	8003df2 <TIM_Base_SetConfig+0x32>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a23      	ldr	r2, [pc, #140]	; (8003e6c <TIM_Base_SetConfig+0xac>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d007      	beq.n	8003df2 <TIM_Base_SetConfig+0x32>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a22      	ldr	r2, [pc, #136]	; (8003e70 <TIM_Base_SetConfig+0xb0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d003      	beq.n	8003df2 <TIM_Base_SetConfig+0x32>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a21      	ldr	r2, [pc, #132]	; (8003e74 <TIM_Base_SetConfig+0xb4>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d108      	bne.n	8003e04 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2270      	movs	r2, #112	; 0x70
 8003df6:	4393      	bics	r3, r2
 8003df8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	2380      	movs	r3, #128	; 0x80
 8003e08:	05db      	lsls	r3, r3, #23
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d00b      	beq.n	8003e26 <TIM_Base_SetConfig+0x66>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a16      	ldr	r2, [pc, #88]	; (8003e6c <TIM_Base_SetConfig+0xac>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d007      	beq.n	8003e26 <TIM_Base_SetConfig+0x66>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a15      	ldr	r2, [pc, #84]	; (8003e70 <TIM_Base_SetConfig+0xb0>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d003      	beq.n	8003e26 <TIM_Base_SetConfig+0x66>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a14      	ldr	r2, [pc, #80]	; (8003e74 <TIM_Base_SetConfig+0xb4>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d108      	bne.n	8003e38 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	4a13      	ldr	r2, [pc, #76]	; (8003e78 <TIM_Base_SetConfig+0xb8>)
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2280      	movs	r2, #128	; 0x80
 8003e3c:	4393      	bics	r3, r2
 8003e3e:	001a      	movs	r2, r3
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	615a      	str	r2, [r3, #20]
}
 8003e64:	46c0      	nop			; (mov r8, r8)
 8003e66:	46bd      	mov	sp, r7
 8003e68:	b004      	add	sp, #16
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40000400 	.word	0x40000400
 8003e70:	40010800 	.word	0x40010800
 8003e74:	40011400 	.word	0x40011400
 8003e78:	fffffcff 	.word	0xfffffcff

08003e7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	2201      	movs	r2, #1
 8003e94:	4393      	bics	r3, r2
 8003e96:	001a      	movs	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	22f0      	movs	r2, #240	; 0xf0
 8003ea6:	4393      	bics	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	011b      	lsls	r3, r3, #4
 8003eae:	693a      	ldr	r2, [r7, #16]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	220a      	movs	r2, #10
 8003eb8:	4393      	bics	r3, r2
 8003eba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	621a      	str	r2, [r3, #32]
}
 8003ed0:	46c0      	nop			; (mov r8, r8)
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	b006      	add	sp, #24
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	2210      	movs	r2, #16
 8003eea:	4393      	bics	r3, r2
 8003eec:	001a      	movs	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	4a0d      	ldr	r2, [pc, #52]	; (8003f38 <TIM_TI2_ConfigInputStage+0x60>)
 8003f02:	4013      	ands	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	031b      	lsls	r3, r3, #12
 8003f0a:	697a      	ldr	r2, [r7, #20]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	22a0      	movs	r2, #160	; 0xa0
 8003f14:	4393      	bics	r3, r2
 8003f16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	621a      	str	r2, [r3, #32]
}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	46bd      	mov	sp, r7
 8003f32:	b006      	add	sp, #24
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	ffff0fff 	.word	0xffff0fff

08003f3c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2270      	movs	r2, #112	; 0x70
 8003f50:	4393      	bics	r3, r2
 8003f52:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	2207      	movs	r2, #7
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	609a      	str	r2, [r3, #8]
}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	b004      	add	sp, #16
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
 8003f7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	4a09      	ldr	r2, [pc, #36]	; (8003fac <TIM_ETR_SetConfig+0x3c>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	021a      	lsls	r2, r3, #8
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	431a      	orrs	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	609a      	str	r2, [r3, #8]
}
 8003fa4:	46c0      	nop			; (mov r8, r8)
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b006      	add	sp, #24
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	ffff00ff 	.word	0xffff00ff

08003fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2238      	movs	r2, #56	; 0x38
 8003fbe:	5c9b      	ldrb	r3, [r3, r2]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d101      	bne.n	8003fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	e047      	b.n	8004058 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2238      	movs	r2, #56	; 0x38
 8003fcc:	2101      	movs	r1, #1
 8003fce:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2239      	movs	r2, #57	; 0x39
 8003fd4:	2102      	movs	r1, #2
 8003fd6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2270      	movs	r2, #112	; 0x70
 8003fec:	4393      	bics	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	2380      	movs	r3, #128	; 0x80
 8004008:	05db      	lsls	r3, r3, #23
 800400a:	429a      	cmp	r2, r3
 800400c:	d00e      	beq.n	800402c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a13      	ldr	r2, [pc, #76]	; (8004060 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d009      	beq.n	800402c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a11      	ldr	r2, [pc, #68]	; (8004064 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d004      	beq.n	800402c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a10      	ldr	r2, [pc, #64]	; (8004068 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d10c      	bne.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2280      	movs	r2, #128	; 0x80
 8004030:	4393      	bics	r3, r2
 8004032:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	4313      	orrs	r3, r2
 800403c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2239      	movs	r2, #57	; 0x39
 800404a:	2101      	movs	r1, #1
 800404c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2238      	movs	r2, #56	; 0x38
 8004052:	2100      	movs	r1, #0
 8004054:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	0018      	movs	r0, r3
 800405a:	46bd      	mov	sp, r7
 800405c:	b004      	add	sp, #16
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40000400 	.word	0x40000400
 8004064:	40010800 	.word	0x40010800
 8004068:	40011400 	.word	0x40011400

0800406c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e044      	b.n	8004108 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004082:	2b00      	cmp	r3, #0
 8004084:	d107      	bne.n	8004096 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2274      	movs	r2, #116	; 0x74
 800408a:	2100      	movs	r1, #0
 800408c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	0018      	movs	r0, r3
 8004092:	f7fd f9bb 	bl	800140c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2224      	movs	r2, #36	; 0x24
 800409a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2101      	movs	r1, #1
 80040a8:	438a      	bics	r2, r1
 80040aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	0018      	movs	r0, r3
 80040b0:	f000 fbc2 	bl	8004838 <UART_SetConfig>
 80040b4:	0003      	movs	r3, r0
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d101      	bne.n	80040be <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e024      	b.n	8004108 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	0018      	movs	r0, r3
 80040ca:	f000 fe55 	bl	8004d78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	490d      	ldr	r1, [pc, #52]	; (8004110 <HAL_UART_Init+0xa4>)
 80040da:	400a      	ands	r2, r1
 80040dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	212a      	movs	r1, #42	; 0x2a
 80040ea:	438a      	bics	r2, r1
 80040ec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2101      	movs	r1, #1
 80040fa:	430a      	orrs	r2, r1
 80040fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	0018      	movs	r0, r3
 8004102:	f000 feed 	bl	8004ee0 <UART_CheckIdleState>
 8004106:	0003      	movs	r3, r0
}
 8004108:	0018      	movs	r0, r3
 800410a:	46bd      	mov	sp, r7
 800410c:	b002      	add	sp, #8
 800410e:	bd80      	pop	{r7, pc}
 8004110:	ffffb7ff 	.word	0xffffb7ff

08004114 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08a      	sub	sp, #40	; 0x28
 8004118:	af02      	add	r7, sp, #8
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	1dbb      	adds	r3, r7, #6
 8004122:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004128:	2b20      	cmp	r3, #32
 800412a:	d000      	beq.n	800412e <HAL_UART_Transmit+0x1a>
 800412c:	e095      	b.n	800425a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d003      	beq.n	800413c <HAL_UART_Transmit+0x28>
 8004134:	1dbb      	adds	r3, r7, #6
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e08d      	b.n	800425c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	2380      	movs	r3, #128	; 0x80
 8004146:	015b      	lsls	r3, r3, #5
 8004148:	429a      	cmp	r2, r3
 800414a:	d109      	bne.n	8004160 <HAL_UART_Transmit+0x4c>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d105      	bne.n	8004160 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	2201      	movs	r2, #1
 8004158:	4013      	ands	r3, r2
 800415a:	d001      	beq.n	8004160 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e07d      	b.n	800425c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2274      	movs	r2, #116	; 0x74
 8004164:	5c9b      	ldrb	r3, [r3, r2]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d101      	bne.n	800416e <HAL_UART_Transmit+0x5a>
 800416a:	2302      	movs	r3, #2
 800416c:	e076      	b.n	800425c <HAL_UART_Transmit+0x148>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2274      	movs	r2, #116	; 0x74
 8004172:	2101      	movs	r1, #1
 8004174:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2280      	movs	r2, #128	; 0x80
 800417a:	2100      	movs	r1, #0
 800417c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2221      	movs	r2, #33	; 0x21
 8004182:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004184:	f7fd fb84 	bl	8001890 <HAL_GetTick>
 8004188:	0003      	movs	r3, r0
 800418a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	1dba      	adds	r2, r7, #6
 8004190:	2150      	movs	r1, #80	; 0x50
 8004192:	8812      	ldrh	r2, [r2, #0]
 8004194:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	1dba      	adds	r2, r7, #6
 800419a:	2152      	movs	r1, #82	; 0x52
 800419c:	8812      	ldrh	r2, [r2, #0]
 800419e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	2380      	movs	r3, #128	; 0x80
 80041a6:	015b      	lsls	r3, r3, #5
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d108      	bne.n	80041be <HAL_UART_Transmit+0xaa>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d104      	bne.n	80041be <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80041b4:	2300      	movs	r3, #0
 80041b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	61bb      	str	r3, [r7, #24]
 80041bc:	e003      	b.n	80041c6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2274      	movs	r2, #116	; 0x74
 80041ca:	2100      	movs	r1, #0
 80041cc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80041ce:	e02c      	b.n	800422a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	0013      	movs	r3, r2
 80041da:	2200      	movs	r2, #0
 80041dc:	2180      	movs	r1, #128	; 0x80
 80041de:	f000 fec7 	bl	8004f70 <UART_WaitOnFlagUntilTimeout>
 80041e2:	1e03      	subs	r3, r0, #0
 80041e4:	d001      	beq.n	80041ea <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e038      	b.n	800425c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10b      	bne.n	8004208 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	001a      	movs	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	05d2      	lsls	r2, r2, #23
 80041fc:	0dd2      	lsrs	r2, r2, #23
 80041fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	3302      	adds	r3, #2
 8004204:	61bb      	str	r3, [r7, #24]
 8004206:	e007      	b.n	8004218 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	781a      	ldrb	r2, [r3, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	3301      	adds	r3, #1
 8004216:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2252      	movs	r2, #82	; 0x52
 800421c:	5a9b      	ldrh	r3, [r3, r2]
 800421e:	b29b      	uxth	r3, r3
 8004220:	3b01      	subs	r3, #1
 8004222:	b299      	uxth	r1, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2252      	movs	r2, #82	; 0x52
 8004228:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2252      	movs	r2, #82	; 0x52
 800422e:	5a9b      	ldrh	r3, [r3, r2]
 8004230:	b29b      	uxth	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1cc      	bne.n	80041d0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	0013      	movs	r3, r2
 8004240:	2200      	movs	r2, #0
 8004242:	2140      	movs	r1, #64	; 0x40
 8004244:	f000 fe94 	bl	8004f70 <UART_WaitOnFlagUntilTimeout>
 8004248:	1e03      	subs	r3, r0, #0
 800424a:	d001      	beq.n	8004250 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e005      	b.n	800425c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004256:	2300      	movs	r3, #0
 8004258:	e000      	b.n	800425c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800425a:	2302      	movs	r3, #2
  }
}
 800425c:	0018      	movs	r0, r3
 800425e:	46bd      	mov	sp, r7
 8004260:	b008      	add	sp, #32
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004264:	b590      	push	{r4, r7, lr}
 8004266:	b0ab      	sub	sp, #172	; 0xac
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	22a4      	movs	r2, #164	; 0xa4
 8004274:	18b9      	adds	r1, r7, r2
 8004276:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	20a0      	movs	r0, #160	; 0xa0
 8004280:	1839      	adds	r1, r7, r0
 8004282:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	219c      	movs	r1, #156	; 0x9c
 800428c:	1879      	adds	r1, r7, r1
 800428e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004290:	0011      	movs	r1, r2
 8004292:	18bb      	adds	r3, r7, r2
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a99      	ldr	r2, [pc, #612]	; (80044fc <HAL_UART_IRQHandler+0x298>)
 8004298:	4013      	ands	r3, r2
 800429a:	2298      	movs	r2, #152	; 0x98
 800429c:	18bc      	adds	r4, r7, r2
 800429e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80042a0:	18bb      	adds	r3, r7, r2
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d114      	bne.n	80042d2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80042a8:	187b      	adds	r3, r7, r1
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2220      	movs	r2, #32
 80042ae:	4013      	ands	r3, r2
 80042b0:	d00f      	beq.n	80042d2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042b2:	183b      	adds	r3, r7, r0
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2220      	movs	r2, #32
 80042b8:	4013      	ands	r3, r2
 80042ba:	d00a      	beq.n	80042d2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d100      	bne.n	80042c6 <HAL_UART_IRQHandler+0x62>
 80042c4:	e298      	b.n	80047f8 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	0010      	movs	r0, r2
 80042ce:	4798      	blx	r3
      }
      return;
 80042d0:	e292      	b.n	80047f8 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80042d2:	2398      	movs	r3, #152	; 0x98
 80042d4:	18fb      	adds	r3, r7, r3
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d100      	bne.n	80042de <HAL_UART_IRQHandler+0x7a>
 80042dc:	e114      	b.n	8004508 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80042de:	239c      	movs	r3, #156	; 0x9c
 80042e0:	18fb      	adds	r3, r7, r3
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2201      	movs	r2, #1
 80042e6:	4013      	ands	r3, r2
 80042e8:	d106      	bne.n	80042f8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80042ea:	23a0      	movs	r3, #160	; 0xa0
 80042ec:	18fb      	adds	r3, r7, r3
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a83      	ldr	r2, [pc, #524]	; (8004500 <HAL_UART_IRQHandler+0x29c>)
 80042f2:	4013      	ands	r3, r2
 80042f4:	d100      	bne.n	80042f8 <HAL_UART_IRQHandler+0x94>
 80042f6:	e107      	b.n	8004508 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80042f8:	23a4      	movs	r3, #164	; 0xa4
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2201      	movs	r2, #1
 8004300:	4013      	ands	r3, r2
 8004302:	d012      	beq.n	800432a <HAL_UART_IRQHandler+0xc6>
 8004304:	23a0      	movs	r3, #160	; 0xa0
 8004306:	18fb      	adds	r3, r7, r3
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	4013      	ands	r3, r2
 8004310:	d00b      	beq.n	800432a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2201      	movs	r2, #1
 8004318:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2280      	movs	r2, #128	; 0x80
 800431e:	589b      	ldr	r3, [r3, r2]
 8004320:	2201      	movs	r2, #1
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2180      	movs	r1, #128	; 0x80
 8004328:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800432a:	23a4      	movs	r3, #164	; 0xa4
 800432c:	18fb      	adds	r3, r7, r3
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2202      	movs	r2, #2
 8004332:	4013      	ands	r3, r2
 8004334:	d011      	beq.n	800435a <HAL_UART_IRQHandler+0xf6>
 8004336:	239c      	movs	r3, #156	; 0x9c
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2201      	movs	r2, #1
 800433e:	4013      	ands	r3, r2
 8004340:	d00b      	beq.n	800435a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2202      	movs	r2, #2
 8004348:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2280      	movs	r2, #128	; 0x80
 800434e:	589b      	ldr	r3, [r3, r2]
 8004350:	2204      	movs	r2, #4
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2180      	movs	r1, #128	; 0x80
 8004358:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800435a:	23a4      	movs	r3, #164	; 0xa4
 800435c:	18fb      	adds	r3, r7, r3
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2204      	movs	r2, #4
 8004362:	4013      	ands	r3, r2
 8004364:	d011      	beq.n	800438a <HAL_UART_IRQHandler+0x126>
 8004366:	239c      	movs	r3, #156	; 0x9c
 8004368:	18fb      	adds	r3, r7, r3
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2201      	movs	r2, #1
 800436e:	4013      	ands	r3, r2
 8004370:	d00b      	beq.n	800438a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2204      	movs	r2, #4
 8004378:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2280      	movs	r2, #128	; 0x80
 800437e:	589b      	ldr	r3, [r3, r2]
 8004380:	2202      	movs	r2, #2
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2180      	movs	r1, #128	; 0x80
 8004388:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800438a:	23a4      	movs	r3, #164	; 0xa4
 800438c:	18fb      	adds	r3, r7, r3
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2208      	movs	r2, #8
 8004392:	4013      	ands	r3, r2
 8004394:	d017      	beq.n	80043c6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004396:	23a0      	movs	r3, #160	; 0xa0
 8004398:	18fb      	adds	r3, r7, r3
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2220      	movs	r2, #32
 800439e:	4013      	ands	r3, r2
 80043a0:	d105      	bne.n	80043ae <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80043a2:	239c      	movs	r3, #156	; 0x9c
 80043a4:	18fb      	adds	r3, r7, r3
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2201      	movs	r2, #1
 80043aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043ac:	d00b      	beq.n	80043c6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2208      	movs	r2, #8
 80043b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2280      	movs	r2, #128	; 0x80
 80043ba:	589b      	ldr	r3, [r3, r2]
 80043bc:	2208      	movs	r2, #8
 80043be:	431a      	orrs	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2180      	movs	r1, #128	; 0x80
 80043c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80043c6:	23a4      	movs	r3, #164	; 0xa4
 80043c8:	18fb      	adds	r3, r7, r3
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	2380      	movs	r3, #128	; 0x80
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	4013      	ands	r3, r2
 80043d2:	d013      	beq.n	80043fc <HAL_UART_IRQHandler+0x198>
 80043d4:	23a0      	movs	r3, #160	; 0xa0
 80043d6:	18fb      	adds	r3, r7, r3
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	2380      	movs	r3, #128	; 0x80
 80043dc:	04db      	lsls	r3, r3, #19
 80043de:	4013      	ands	r3, r2
 80043e0:	d00c      	beq.n	80043fc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2280      	movs	r2, #128	; 0x80
 80043e8:	0112      	lsls	r2, r2, #4
 80043ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2280      	movs	r2, #128	; 0x80
 80043f0:	589b      	ldr	r3, [r3, r2]
 80043f2:	2220      	movs	r2, #32
 80043f4:	431a      	orrs	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2180      	movs	r1, #128	; 0x80
 80043fa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2280      	movs	r2, #128	; 0x80
 8004400:	589b      	ldr	r3, [r3, r2]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d100      	bne.n	8004408 <HAL_UART_IRQHandler+0x1a4>
 8004406:	e1f9      	b.n	80047fc <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004408:	23a4      	movs	r3, #164	; 0xa4
 800440a:	18fb      	adds	r3, r7, r3
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2220      	movs	r2, #32
 8004410:	4013      	ands	r3, r2
 8004412:	d00e      	beq.n	8004432 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004414:	23a0      	movs	r3, #160	; 0xa0
 8004416:	18fb      	adds	r3, r7, r3
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2220      	movs	r2, #32
 800441c:	4013      	ands	r3, r2
 800441e:	d008      	beq.n	8004432 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004424:	2b00      	cmp	r3, #0
 8004426:	d004      	beq.n	8004432 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	0010      	movs	r0, r2
 8004430:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2280      	movs	r2, #128	; 0x80
 8004436:	589b      	ldr	r3, [r3, r2]
 8004438:	2194      	movs	r1, #148	; 0x94
 800443a:	187a      	adds	r2, r7, r1
 800443c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2240      	movs	r2, #64	; 0x40
 8004446:	4013      	ands	r3, r2
 8004448:	2b40      	cmp	r3, #64	; 0x40
 800444a:	d004      	beq.n	8004456 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800444c:	187b      	adds	r3, r7, r1
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2228      	movs	r2, #40	; 0x28
 8004452:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004454:	d047      	beq.n	80044e6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	0018      	movs	r0, r3
 800445a:	f000 fe4d 	bl	80050f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2240      	movs	r2, #64	; 0x40
 8004466:	4013      	ands	r3, r2
 8004468:	2b40      	cmp	r3, #64	; 0x40
 800446a:	d137      	bne.n	80044dc <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800446c:	f3ef 8310 	mrs	r3, PRIMASK
 8004470:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004472:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004474:	2090      	movs	r0, #144	; 0x90
 8004476:	183a      	adds	r2, r7, r0
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	2301      	movs	r3, #1
 800447c:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800447e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004480:	f383 8810 	msr	PRIMASK, r3
}
 8004484:	46c0      	nop			; (mov r8, r8)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2140      	movs	r1, #64	; 0x40
 8004492:	438a      	bics	r2, r1
 8004494:	609a      	str	r2, [r3, #8]
 8004496:	183b      	adds	r3, r7, r0
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800449c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800449e:	f383 8810 	msr	PRIMASK, r3
}
 80044a2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d012      	beq.n	80044d2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b0:	4a14      	ldr	r2, [pc, #80]	; (8004504 <HAL_UART_IRQHandler+0x2a0>)
 80044b2:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b8:	0018      	movs	r0, r3
 80044ba:	f7fe f815 	bl	80024e8 <HAL_DMA_Abort_IT>
 80044be:	1e03      	subs	r3, r0, #0
 80044c0:	d01a      	beq.n	80044f8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044cc:	0018      	movs	r0, r3
 80044ce:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044d0:	e012      	b.n	80044f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	0018      	movs	r0, r3
 80044d6:	f000 f9a7 	bl	8004828 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044da:	e00d      	b.n	80044f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	0018      	movs	r0, r3
 80044e0:	f000 f9a2 	bl	8004828 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e4:	e008      	b.n	80044f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	0018      	movs	r0, r3
 80044ea:	f000 f99d 	bl	8004828 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2280      	movs	r2, #128	; 0x80
 80044f2:	2100      	movs	r1, #0
 80044f4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80044f6:	e181      	b.n	80047fc <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f8:	46c0      	nop			; (mov r8, r8)
    return;
 80044fa:	e17f      	b.n	80047fc <HAL_UART_IRQHandler+0x598>
 80044fc:	0000080f 	.word	0x0000080f
 8004500:	04000120 	.word	0x04000120
 8004504:	080051bd 	.word	0x080051bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800450c:	2b01      	cmp	r3, #1
 800450e:	d000      	beq.n	8004512 <HAL_UART_IRQHandler+0x2ae>
 8004510:	e133      	b.n	800477a <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004512:	23a4      	movs	r3, #164	; 0xa4
 8004514:	18fb      	adds	r3, r7, r3
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2210      	movs	r2, #16
 800451a:	4013      	ands	r3, r2
 800451c:	d100      	bne.n	8004520 <HAL_UART_IRQHandler+0x2bc>
 800451e:	e12c      	b.n	800477a <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004520:	23a0      	movs	r3, #160	; 0xa0
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2210      	movs	r2, #16
 8004528:	4013      	ands	r3, r2
 800452a:	d100      	bne.n	800452e <HAL_UART_IRQHandler+0x2ca>
 800452c:	e125      	b.n	800477a <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2210      	movs	r2, #16
 8004534:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	2240      	movs	r2, #64	; 0x40
 800453e:	4013      	ands	r3, r2
 8004540:	2b40      	cmp	r3, #64	; 0x40
 8004542:	d000      	beq.n	8004546 <HAL_UART_IRQHandler+0x2e2>
 8004544:	e09d      	b.n	8004682 <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	217e      	movs	r1, #126	; 0x7e
 8004550:	187b      	adds	r3, r7, r1
 8004552:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004554:	187b      	adds	r3, r7, r1
 8004556:	881b      	ldrh	r3, [r3, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d100      	bne.n	800455e <HAL_UART_IRQHandler+0x2fa>
 800455c:	e150      	b.n	8004800 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2258      	movs	r2, #88	; 0x58
 8004562:	5a9b      	ldrh	r3, [r3, r2]
 8004564:	187a      	adds	r2, r7, r1
 8004566:	8812      	ldrh	r2, [r2, #0]
 8004568:	429a      	cmp	r2, r3
 800456a:	d300      	bcc.n	800456e <HAL_UART_IRQHandler+0x30a>
 800456c:	e148      	b.n	8004800 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	187a      	adds	r2, r7, r1
 8004572:	215a      	movs	r1, #90	; 0x5a
 8004574:	8812      	ldrh	r2, [r2, #0]
 8004576:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2220      	movs	r2, #32
 8004582:	4013      	ands	r3, r2
 8004584:	d16e      	bne.n	8004664 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004586:	f3ef 8310 	mrs	r3, PRIMASK
 800458a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800458c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800458e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004590:	2301      	movs	r3, #1
 8004592:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004596:	f383 8810 	msr	PRIMASK, r3
}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	499a      	ldr	r1, [pc, #616]	; (8004810 <HAL_UART_IRQHandler+0x5ac>)
 80045a8:	400a      	ands	r2, r1
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045ae:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045b2:	f383 8810 	msr	PRIMASK, r3
}
 80045b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045b8:	f3ef 8310 	mrs	r3, PRIMASK
 80045bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80045be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c0:	677b      	str	r3, [r7, #116]	; 0x74
 80045c2:	2301      	movs	r3, #1
 80045c4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045c8:	f383 8810 	msr	PRIMASK, r3
}
 80045cc:	46c0      	nop			; (mov r8, r8)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2101      	movs	r1, #1
 80045da:	438a      	bics	r2, r1
 80045dc:	609a      	str	r2, [r3, #8]
 80045de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045e0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045e4:	f383 8810 	msr	PRIMASK, r3
}
 80045e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045ea:	f3ef 8310 	mrs	r3, PRIMASK
 80045ee:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80045f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045f2:	673b      	str	r3, [r7, #112]	; 0x70
 80045f4:	2301      	movs	r3, #1
 80045f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045fa:	f383 8810 	msr	PRIMASK, r3
}
 80045fe:	46c0      	nop			; (mov r8, r8)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689a      	ldr	r2, [r3, #8]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2140      	movs	r1, #64	; 0x40
 800460c:	438a      	bics	r2, r1
 800460e:	609a      	str	r2, [r3, #8]
 8004610:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004612:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004614:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004616:	f383 8810 	msr	PRIMASK, r3
}
 800461a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2220      	movs	r2, #32
 8004620:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004628:	f3ef 8310 	mrs	r3, PRIMASK
 800462c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800462e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004630:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004632:	2301      	movs	r3, #1
 8004634:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004636:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004638:	f383 8810 	msr	PRIMASK, r3
}
 800463c:	46c0      	nop			; (mov r8, r8)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2110      	movs	r1, #16
 800464a:	438a      	bics	r2, r1
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004650:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004652:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004654:	f383 8810 	msr	PRIMASK, r3
}
 8004658:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465e:	0018      	movs	r0, r3
 8004660:	f7fd ff02 	bl	8002468 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2258      	movs	r2, #88	; 0x58
 8004668:	5a9a      	ldrh	r2, [r3, r2]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	215a      	movs	r1, #90	; 0x5a
 800466e:	5a5b      	ldrh	r3, [r3, r1]
 8004670:	b29b      	uxth	r3, r3
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	b29a      	uxth	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	0011      	movs	r1, r2
 800467a:	0018      	movs	r0, r3
 800467c:	f7fc fdca 	bl	8001214 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004680:	e0be      	b.n	8004800 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2258      	movs	r2, #88	; 0x58
 8004686:	5a99      	ldrh	r1, [r3, r2]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	225a      	movs	r2, #90	; 0x5a
 800468c:	5a9b      	ldrh	r3, [r3, r2]
 800468e:	b29a      	uxth	r2, r3
 8004690:	208e      	movs	r0, #142	; 0x8e
 8004692:	183b      	adds	r3, r7, r0
 8004694:	1a8a      	subs	r2, r1, r2
 8004696:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	225a      	movs	r2, #90	; 0x5a
 800469c:	5a9b      	ldrh	r3, [r3, r2]
 800469e:	b29b      	uxth	r3, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d100      	bne.n	80046a6 <HAL_UART_IRQHandler+0x442>
 80046a4:	e0ae      	b.n	8004804 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 80046a6:	183b      	adds	r3, r7, r0
 80046a8:	881b      	ldrh	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d100      	bne.n	80046b0 <HAL_UART_IRQHandler+0x44c>
 80046ae:	e0a9      	b.n	8004804 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046b0:	f3ef 8310 	mrs	r3, PRIMASK
 80046b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80046b6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046b8:	2488      	movs	r4, #136	; 0x88
 80046ba:	193a      	adds	r2, r7, r4
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	2301      	movs	r3, #1
 80046c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f383 8810 	msr	PRIMASK, r3
}
 80046c8:	46c0      	nop			; (mov r8, r8)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	494f      	ldr	r1, [pc, #316]	; (8004814 <HAL_UART_IRQHandler+0x5b0>)
 80046d6:	400a      	ands	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	193b      	adds	r3, r7, r4
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f383 8810 	msr	PRIMASK, r3
}
 80046e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e8:	f3ef 8310 	mrs	r3, PRIMASK
 80046ec:	61bb      	str	r3, [r7, #24]
  return(result);
 80046ee:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046f0:	2484      	movs	r4, #132	; 0x84
 80046f2:	193a      	adds	r2, r7, r4
 80046f4:	6013      	str	r3, [r2, #0]
 80046f6:	2301      	movs	r3, #1
 80046f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	f383 8810 	msr	PRIMASK, r3
}
 8004700:	46c0      	nop			; (mov r8, r8)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689a      	ldr	r2, [r3, #8]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2101      	movs	r1, #1
 800470e:	438a      	bics	r2, r1
 8004710:	609a      	str	r2, [r3, #8]
 8004712:	193b      	adds	r3, r7, r4
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004718:	6a3b      	ldr	r3, [r7, #32]
 800471a:	f383 8810 	msr	PRIMASK, r3
}
 800471e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2220      	movs	r2, #32
 8004724:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004732:	f3ef 8310 	mrs	r3, PRIMASK
 8004736:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004738:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800473a:	2480      	movs	r4, #128	; 0x80
 800473c:	193a      	adds	r2, r7, r4
 800473e:	6013      	str	r3, [r2, #0]
 8004740:	2301      	movs	r3, #1
 8004742:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004746:	f383 8810 	msr	PRIMASK, r3
}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2110      	movs	r1, #16
 8004758:	438a      	bics	r2, r1
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	193b      	adds	r3, r7, r4
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004764:	f383 8810 	msr	PRIMASK, r3
}
 8004768:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800476a:	183b      	adds	r3, r7, r0
 800476c:	881a      	ldrh	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	0011      	movs	r1, r2
 8004772:	0018      	movs	r0, r3
 8004774:	f7fc fd4e 	bl	8001214 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004778:	e044      	b.n	8004804 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800477a:	23a4      	movs	r3, #164	; 0xa4
 800477c:	18fb      	adds	r3, r7, r3
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	2380      	movs	r3, #128	; 0x80
 8004782:	035b      	lsls	r3, r3, #13
 8004784:	4013      	ands	r3, r2
 8004786:	d010      	beq.n	80047aa <HAL_UART_IRQHandler+0x546>
 8004788:	239c      	movs	r3, #156	; 0x9c
 800478a:	18fb      	adds	r3, r7, r3
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	2380      	movs	r3, #128	; 0x80
 8004790:	03db      	lsls	r3, r3, #15
 8004792:	4013      	ands	r3, r2
 8004794:	d009      	beq.n	80047aa <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2280      	movs	r2, #128	; 0x80
 800479c:	0352      	lsls	r2, r2, #13
 800479e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	0018      	movs	r0, r3
 80047a4:	f000 fd4c 	bl	8005240 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80047a8:	e02f      	b.n	800480a <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80047aa:	23a4      	movs	r3, #164	; 0xa4
 80047ac:	18fb      	adds	r3, r7, r3
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2280      	movs	r2, #128	; 0x80
 80047b2:	4013      	ands	r3, r2
 80047b4:	d00f      	beq.n	80047d6 <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80047b6:	23a0      	movs	r3, #160	; 0xa0
 80047b8:	18fb      	adds	r3, r7, r3
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2280      	movs	r2, #128	; 0x80
 80047be:	4013      	ands	r3, r2
 80047c0:	d009      	beq.n	80047d6 <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d01e      	beq.n	8004808 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	0010      	movs	r0, r2
 80047d2:	4798      	blx	r3
    }
    return;
 80047d4:	e018      	b.n	8004808 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80047d6:	23a4      	movs	r3, #164	; 0xa4
 80047d8:	18fb      	adds	r3, r7, r3
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2240      	movs	r2, #64	; 0x40
 80047de:	4013      	ands	r3, r2
 80047e0:	d013      	beq.n	800480a <HAL_UART_IRQHandler+0x5a6>
 80047e2:	23a0      	movs	r3, #160	; 0xa0
 80047e4:	18fb      	adds	r3, r7, r3
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2240      	movs	r2, #64	; 0x40
 80047ea:	4013      	ands	r3, r2
 80047ec:	d00d      	beq.n	800480a <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	0018      	movs	r0, r3
 80047f2:	f000 fcfa 	bl	80051ea <UART_EndTransmit_IT>
    return;
 80047f6:	e008      	b.n	800480a <HAL_UART_IRQHandler+0x5a6>
      return;
 80047f8:	46c0      	nop			; (mov r8, r8)
 80047fa:	e006      	b.n	800480a <HAL_UART_IRQHandler+0x5a6>
    return;
 80047fc:	46c0      	nop			; (mov r8, r8)
 80047fe:	e004      	b.n	800480a <HAL_UART_IRQHandler+0x5a6>
      return;
 8004800:	46c0      	nop			; (mov r8, r8)
 8004802:	e002      	b.n	800480a <HAL_UART_IRQHandler+0x5a6>
      return;
 8004804:	46c0      	nop			; (mov r8, r8)
 8004806:	e000      	b.n	800480a <HAL_UART_IRQHandler+0x5a6>
    return;
 8004808:	46c0      	nop			; (mov r8, r8)
  }

}
 800480a:	46bd      	mov	sp, r7
 800480c:	b02b      	add	sp, #172	; 0xac
 800480e:	bd90      	pop	{r4, r7, pc}
 8004810:	fffffeff 	.word	0xfffffeff
 8004814:	fffffedf 	.word	0xfffffedf

08004818 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004820:	46c0      	nop			; (mov r8, r8)
 8004822:	46bd      	mov	sp, r7
 8004824:	b002      	add	sp, #8
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004830:	46c0      	nop			; (mov r8, r8)
 8004832:	46bd      	mov	sp, r7
 8004834:	b002      	add	sp, #8
 8004836:	bd80      	pop	{r7, pc}

08004838 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004838:	b5b0      	push	{r4, r5, r7, lr}
 800483a:	b08e      	sub	sp, #56	; 0x38
 800483c:	af00      	add	r7, sp, #0
 800483e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004840:	231a      	movs	r3, #26
 8004842:	2218      	movs	r2, #24
 8004844:	189b      	adds	r3, r3, r2
 8004846:	19db      	adds	r3, r3, r7
 8004848:	2200      	movs	r2, #0
 800484a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	431a      	orrs	r2, r3
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	431a      	orrs	r2, r3
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	69db      	ldr	r3, [r3, #28]
 8004860:	4313      	orrs	r3, r2
 8004862:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4ac3      	ldr	r2, [pc, #780]	; (8004b78 <UART_SetConfig+0x340>)
 800486c:	4013      	ands	r3, r2
 800486e:	0019      	movs	r1, r3
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004876:	430a      	orrs	r2, r1
 8004878:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	4abe      	ldr	r2, [pc, #760]	; (8004b7c <UART_SetConfig+0x344>)
 8004882:	4013      	ands	r3, r2
 8004884:	0019      	movs	r1, r3
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4ab8      	ldr	r2, [pc, #736]	; (8004b80 <UART_SetConfig+0x348>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d004      	beq.n	80048ac <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048a8:	4313      	orrs	r3, r2
 80048aa:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	4ab4      	ldr	r2, [pc, #720]	; (8004b84 <UART_SetConfig+0x34c>)
 80048b4:	4013      	ands	r3, r2
 80048b6:	0019      	movs	r1, r3
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048be:	430a      	orrs	r2, r1
 80048c0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4ab0      	ldr	r2, [pc, #704]	; (8004b88 <UART_SetConfig+0x350>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d131      	bne.n	8004930 <UART_SetConfig+0xf8>
 80048cc:	4baf      	ldr	r3, [pc, #700]	; (8004b8c <UART_SetConfig+0x354>)
 80048ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d0:	2203      	movs	r2, #3
 80048d2:	4013      	ands	r3, r2
 80048d4:	2b03      	cmp	r3, #3
 80048d6:	d01d      	beq.n	8004914 <UART_SetConfig+0xdc>
 80048d8:	d823      	bhi.n	8004922 <UART_SetConfig+0xea>
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d00c      	beq.n	80048f8 <UART_SetConfig+0xc0>
 80048de:	d820      	bhi.n	8004922 <UART_SetConfig+0xea>
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d002      	beq.n	80048ea <UART_SetConfig+0xb2>
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d00e      	beq.n	8004906 <UART_SetConfig+0xce>
 80048e8:	e01b      	b.n	8004922 <UART_SetConfig+0xea>
 80048ea:	231b      	movs	r3, #27
 80048ec:	2218      	movs	r2, #24
 80048ee:	189b      	adds	r3, r3, r2
 80048f0:	19db      	adds	r3, r3, r7
 80048f2:	2201      	movs	r2, #1
 80048f4:	701a      	strb	r2, [r3, #0]
 80048f6:	e0b4      	b.n	8004a62 <UART_SetConfig+0x22a>
 80048f8:	231b      	movs	r3, #27
 80048fa:	2218      	movs	r2, #24
 80048fc:	189b      	adds	r3, r3, r2
 80048fe:	19db      	adds	r3, r3, r7
 8004900:	2202      	movs	r2, #2
 8004902:	701a      	strb	r2, [r3, #0]
 8004904:	e0ad      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004906:	231b      	movs	r3, #27
 8004908:	2218      	movs	r2, #24
 800490a:	189b      	adds	r3, r3, r2
 800490c:	19db      	adds	r3, r3, r7
 800490e:	2204      	movs	r2, #4
 8004910:	701a      	strb	r2, [r3, #0]
 8004912:	e0a6      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004914:	231b      	movs	r3, #27
 8004916:	2218      	movs	r2, #24
 8004918:	189b      	adds	r3, r3, r2
 800491a:	19db      	adds	r3, r3, r7
 800491c:	2208      	movs	r2, #8
 800491e:	701a      	strb	r2, [r3, #0]
 8004920:	e09f      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004922:	231b      	movs	r3, #27
 8004924:	2218      	movs	r2, #24
 8004926:	189b      	adds	r3, r3, r2
 8004928:	19db      	adds	r3, r3, r7
 800492a:	2210      	movs	r2, #16
 800492c:	701a      	strb	r2, [r3, #0]
 800492e:	e098      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a96      	ldr	r2, [pc, #600]	; (8004b90 <UART_SetConfig+0x358>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d131      	bne.n	800499e <UART_SetConfig+0x166>
 800493a:	4b94      	ldr	r3, [pc, #592]	; (8004b8c <UART_SetConfig+0x354>)
 800493c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493e:	220c      	movs	r2, #12
 8004940:	4013      	ands	r3, r2
 8004942:	2b0c      	cmp	r3, #12
 8004944:	d01d      	beq.n	8004982 <UART_SetConfig+0x14a>
 8004946:	d823      	bhi.n	8004990 <UART_SetConfig+0x158>
 8004948:	2b08      	cmp	r3, #8
 800494a:	d00c      	beq.n	8004966 <UART_SetConfig+0x12e>
 800494c:	d820      	bhi.n	8004990 <UART_SetConfig+0x158>
 800494e:	2b00      	cmp	r3, #0
 8004950:	d002      	beq.n	8004958 <UART_SetConfig+0x120>
 8004952:	2b04      	cmp	r3, #4
 8004954:	d00e      	beq.n	8004974 <UART_SetConfig+0x13c>
 8004956:	e01b      	b.n	8004990 <UART_SetConfig+0x158>
 8004958:	231b      	movs	r3, #27
 800495a:	2218      	movs	r2, #24
 800495c:	189b      	adds	r3, r3, r2
 800495e:	19db      	adds	r3, r3, r7
 8004960:	2200      	movs	r2, #0
 8004962:	701a      	strb	r2, [r3, #0]
 8004964:	e07d      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004966:	231b      	movs	r3, #27
 8004968:	2218      	movs	r2, #24
 800496a:	189b      	adds	r3, r3, r2
 800496c:	19db      	adds	r3, r3, r7
 800496e:	2202      	movs	r2, #2
 8004970:	701a      	strb	r2, [r3, #0]
 8004972:	e076      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004974:	231b      	movs	r3, #27
 8004976:	2218      	movs	r2, #24
 8004978:	189b      	adds	r3, r3, r2
 800497a:	19db      	adds	r3, r3, r7
 800497c:	2204      	movs	r2, #4
 800497e:	701a      	strb	r2, [r3, #0]
 8004980:	e06f      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004982:	231b      	movs	r3, #27
 8004984:	2218      	movs	r2, #24
 8004986:	189b      	adds	r3, r3, r2
 8004988:	19db      	adds	r3, r3, r7
 800498a:	2208      	movs	r2, #8
 800498c:	701a      	strb	r2, [r3, #0]
 800498e:	e068      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004990:	231b      	movs	r3, #27
 8004992:	2218      	movs	r2, #24
 8004994:	189b      	adds	r3, r3, r2
 8004996:	19db      	adds	r3, r3, r7
 8004998:	2210      	movs	r2, #16
 800499a:	701a      	strb	r2, [r3, #0]
 800499c:	e061      	b.n	8004a62 <UART_SetConfig+0x22a>
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a7c      	ldr	r2, [pc, #496]	; (8004b94 <UART_SetConfig+0x35c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d106      	bne.n	80049b6 <UART_SetConfig+0x17e>
 80049a8:	231b      	movs	r3, #27
 80049aa:	2218      	movs	r2, #24
 80049ac:	189b      	adds	r3, r3, r2
 80049ae:	19db      	adds	r3, r3, r7
 80049b0:	2200      	movs	r2, #0
 80049b2:	701a      	strb	r2, [r3, #0]
 80049b4:	e055      	b.n	8004a62 <UART_SetConfig+0x22a>
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a77      	ldr	r2, [pc, #476]	; (8004b98 <UART_SetConfig+0x360>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d106      	bne.n	80049ce <UART_SetConfig+0x196>
 80049c0:	231b      	movs	r3, #27
 80049c2:	2218      	movs	r2, #24
 80049c4:	189b      	adds	r3, r3, r2
 80049c6:	19db      	adds	r3, r3, r7
 80049c8:	2200      	movs	r2, #0
 80049ca:	701a      	strb	r2, [r3, #0]
 80049cc:	e049      	b.n	8004a62 <UART_SetConfig+0x22a>
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a6b      	ldr	r2, [pc, #428]	; (8004b80 <UART_SetConfig+0x348>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d13e      	bne.n	8004a56 <UART_SetConfig+0x21e>
 80049d8:	4b6c      	ldr	r3, [pc, #432]	; (8004b8c <UART_SetConfig+0x354>)
 80049da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049dc:	23c0      	movs	r3, #192	; 0xc0
 80049de:	011b      	lsls	r3, r3, #4
 80049e0:	4013      	ands	r3, r2
 80049e2:	22c0      	movs	r2, #192	; 0xc0
 80049e4:	0112      	lsls	r2, r2, #4
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d027      	beq.n	8004a3a <UART_SetConfig+0x202>
 80049ea:	22c0      	movs	r2, #192	; 0xc0
 80049ec:	0112      	lsls	r2, r2, #4
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d82a      	bhi.n	8004a48 <UART_SetConfig+0x210>
 80049f2:	2280      	movs	r2, #128	; 0x80
 80049f4:	0112      	lsls	r2, r2, #4
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d011      	beq.n	8004a1e <UART_SetConfig+0x1e6>
 80049fa:	2280      	movs	r2, #128	; 0x80
 80049fc:	0112      	lsls	r2, r2, #4
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d822      	bhi.n	8004a48 <UART_SetConfig+0x210>
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d004      	beq.n	8004a10 <UART_SetConfig+0x1d8>
 8004a06:	2280      	movs	r2, #128	; 0x80
 8004a08:	00d2      	lsls	r2, r2, #3
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00e      	beq.n	8004a2c <UART_SetConfig+0x1f4>
 8004a0e:	e01b      	b.n	8004a48 <UART_SetConfig+0x210>
 8004a10:	231b      	movs	r3, #27
 8004a12:	2218      	movs	r2, #24
 8004a14:	189b      	adds	r3, r3, r2
 8004a16:	19db      	adds	r3, r3, r7
 8004a18:	2200      	movs	r2, #0
 8004a1a:	701a      	strb	r2, [r3, #0]
 8004a1c:	e021      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004a1e:	231b      	movs	r3, #27
 8004a20:	2218      	movs	r2, #24
 8004a22:	189b      	adds	r3, r3, r2
 8004a24:	19db      	adds	r3, r3, r7
 8004a26:	2202      	movs	r2, #2
 8004a28:	701a      	strb	r2, [r3, #0]
 8004a2a:	e01a      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004a2c:	231b      	movs	r3, #27
 8004a2e:	2218      	movs	r2, #24
 8004a30:	189b      	adds	r3, r3, r2
 8004a32:	19db      	adds	r3, r3, r7
 8004a34:	2204      	movs	r2, #4
 8004a36:	701a      	strb	r2, [r3, #0]
 8004a38:	e013      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004a3a:	231b      	movs	r3, #27
 8004a3c:	2218      	movs	r2, #24
 8004a3e:	189b      	adds	r3, r3, r2
 8004a40:	19db      	adds	r3, r3, r7
 8004a42:	2208      	movs	r2, #8
 8004a44:	701a      	strb	r2, [r3, #0]
 8004a46:	e00c      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004a48:	231b      	movs	r3, #27
 8004a4a:	2218      	movs	r2, #24
 8004a4c:	189b      	adds	r3, r3, r2
 8004a4e:	19db      	adds	r3, r3, r7
 8004a50:	2210      	movs	r2, #16
 8004a52:	701a      	strb	r2, [r3, #0]
 8004a54:	e005      	b.n	8004a62 <UART_SetConfig+0x22a>
 8004a56:	231b      	movs	r3, #27
 8004a58:	2218      	movs	r2, #24
 8004a5a:	189b      	adds	r3, r3, r2
 8004a5c:	19db      	adds	r3, r3, r7
 8004a5e:	2210      	movs	r2, #16
 8004a60:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a46      	ldr	r2, [pc, #280]	; (8004b80 <UART_SetConfig+0x348>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d000      	beq.n	8004a6e <UART_SetConfig+0x236>
 8004a6c:	e09a      	b.n	8004ba4 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a6e:	231b      	movs	r3, #27
 8004a70:	2218      	movs	r2, #24
 8004a72:	189b      	adds	r3, r3, r2
 8004a74:	19db      	adds	r3, r3, r7
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d01d      	beq.n	8004ab8 <UART_SetConfig+0x280>
 8004a7c:	dc20      	bgt.n	8004ac0 <UART_SetConfig+0x288>
 8004a7e:	2b04      	cmp	r3, #4
 8004a80:	d015      	beq.n	8004aae <UART_SetConfig+0x276>
 8004a82:	dc1d      	bgt.n	8004ac0 <UART_SetConfig+0x288>
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d002      	beq.n	8004a8e <UART_SetConfig+0x256>
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d005      	beq.n	8004a98 <UART_SetConfig+0x260>
 8004a8c:	e018      	b.n	8004ac0 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a8e:	f7fe fd89 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004a92:	0003      	movs	r3, r0
 8004a94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a96:	e01c      	b.n	8004ad2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a98:	4b3c      	ldr	r3, [pc, #240]	; (8004b8c <UART_SetConfig+0x354>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2210      	movs	r2, #16
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	d002      	beq.n	8004aa8 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004aa2:	4b3e      	ldr	r3, [pc, #248]	; (8004b9c <UART_SetConfig+0x364>)
 8004aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004aa6:	e014      	b.n	8004ad2 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004aa8:	4b3d      	ldr	r3, [pc, #244]	; (8004ba0 <UART_SetConfig+0x368>)
 8004aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004aac:	e011      	b.n	8004ad2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004aae:	f7fe fcc9 	bl	8003444 <HAL_RCC_GetSysClockFreq>
 8004ab2:	0003      	movs	r3, r0
 8004ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ab6:	e00c      	b.n	8004ad2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ab8:	2380      	movs	r3, #128	; 0x80
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004abe:	e008      	b.n	8004ad2 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004ac4:	231a      	movs	r3, #26
 8004ac6:	2218      	movs	r2, #24
 8004ac8:	189b      	adds	r3, r3, r2
 8004aca:	19db      	adds	r3, r3, r7
 8004acc:	2201      	movs	r2, #1
 8004ace:	701a      	strb	r2, [r3, #0]
        break;
 8004ad0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d100      	bne.n	8004ada <UART_SetConfig+0x2a2>
 8004ad8:	e134      	b.n	8004d44 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	0013      	movs	r3, r2
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	189b      	adds	r3, r3, r2
 8004ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d305      	bcc.n	8004af6 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d906      	bls.n	8004b04 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004af6:	231a      	movs	r3, #26
 8004af8:	2218      	movs	r2, #24
 8004afa:	189b      	adds	r3, r3, r2
 8004afc:	19db      	adds	r3, r3, r7
 8004afe:	2201      	movs	r2, #1
 8004b00:	701a      	strb	r2, [r3, #0]
 8004b02:	e11f      	b.n	8004d44 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b06:	613b      	str	r3, [r7, #16]
 8004b08:	2300      	movs	r3, #0
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	6939      	ldr	r1, [r7, #16]
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	000b      	movs	r3, r1
 8004b12:	0e1b      	lsrs	r3, r3, #24
 8004b14:	0010      	movs	r0, r2
 8004b16:	0205      	lsls	r5, r0, #8
 8004b18:	431d      	orrs	r5, r3
 8004b1a:	000b      	movs	r3, r1
 8004b1c:	021c      	lsls	r4, r3, #8
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	085b      	lsrs	r3, r3, #1
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	2300      	movs	r3, #0
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	68b8      	ldr	r0, [r7, #8]
 8004b2c:	68f9      	ldr	r1, [r7, #12]
 8004b2e:	1900      	adds	r0, r0, r4
 8004b30:	4169      	adcs	r1, r5
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	603b      	str	r3, [r7, #0]
 8004b38:	2300      	movs	r3, #0
 8004b3a:	607b      	str	r3, [r7, #4]
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f7fb fc6a 	bl	8000418 <__aeabi_uldivmod>
 8004b44:	0002      	movs	r2, r0
 8004b46:	000b      	movs	r3, r1
 8004b48:	0013      	movs	r3, r2
 8004b4a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b4e:	23c0      	movs	r3, #192	; 0xc0
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d309      	bcc.n	8004b6a <UART_SetConfig+0x332>
 8004b56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b58:	2380      	movs	r3, #128	; 0x80
 8004b5a:	035b      	lsls	r3, r3, #13
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d204      	bcs.n	8004b6a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b66:	60da      	str	r2, [r3, #12]
 8004b68:	e0ec      	b.n	8004d44 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8004b6a:	231a      	movs	r3, #26
 8004b6c:	2218      	movs	r2, #24
 8004b6e:	189b      	adds	r3, r3, r2
 8004b70:	19db      	adds	r3, r3, r7
 8004b72:	2201      	movs	r2, #1
 8004b74:	701a      	strb	r2, [r3, #0]
 8004b76:	e0e5      	b.n	8004d44 <UART_SetConfig+0x50c>
 8004b78:	efff69f3 	.word	0xefff69f3
 8004b7c:	ffffcfff 	.word	0xffffcfff
 8004b80:	40004800 	.word	0x40004800
 8004b84:	fffff4ff 	.word	0xfffff4ff
 8004b88:	40013800 	.word	0x40013800
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	40004400 	.word	0x40004400
 8004b94:	40004c00 	.word	0x40004c00
 8004b98:	40005000 	.word	0x40005000
 8004b9c:	003d0900 	.word	0x003d0900
 8004ba0:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	69da      	ldr	r2, [r3, #28]
 8004ba8:	2380      	movs	r3, #128	; 0x80
 8004baa:	021b      	lsls	r3, r3, #8
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d000      	beq.n	8004bb2 <UART_SetConfig+0x37a>
 8004bb0:	e071      	b.n	8004c96 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8004bb2:	231b      	movs	r3, #27
 8004bb4:	2218      	movs	r2, #24
 8004bb6:	189b      	adds	r3, r3, r2
 8004bb8:	19db      	adds	r3, r3, r7
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	2b08      	cmp	r3, #8
 8004bbe:	d822      	bhi.n	8004c06 <UART_SetConfig+0x3ce>
 8004bc0:	009a      	lsls	r2, r3, #2
 8004bc2:	4b68      	ldr	r3, [pc, #416]	; (8004d64 <UART_SetConfig+0x52c>)
 8004bc4:	18d3      	adds	r3, r2, r3
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bca:	f7fe fceb 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004bce:	0003      	movs	r3, r0
 8004bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bd2:	e021      	b.n	8004c18 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bd4:	f7fe fcfc 	bl	80035d0 <HAL_RCC_GetPCLK2Freq>
 8004bd8:	0003      	movs	r3, r0
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bdc:	e01c      	b.n	8004c18 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bde:	4b62      	ldr	r3, [pc, #392]	; (8004d68 <UART_SetConfig+0x530>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2210      	movs	r2, #16
 8004be4:	4013      	ands	r3, r2
 8004be6:	d002      	beq.n	8004bee <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004be8:	4b60      	ldr	r3, [pc, #384]	; (8004d6c <UART_SetConfig+0x534>)
 8004bea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004bec:	e014      	b.n	8004c18 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004bee:	4b60      	ldr	r3, [pc, #384]	; (8004d70 <UART_SetConfig+0x538>)
 8004bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bf2:	e011      	b.n	8004c18 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bf4:	f7fe fc26 	bl	8003444 <HAL_RCC_GetSysClockFreq>
 8004bf8:	0003      	movs	r3, r0
 8004bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bfc:	e00c      	b.n	8004c18 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bfe:	2380      	movs	r3, #128	; 0x80
 8004c00:	021b      	lsls	r3, r3, #8
 8004c02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c04:	e008      	b.n	8004c18 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004c0a:	231a      	movs	r3, #26
 8004c0c:	2218      	movs	r2, #24
 8004c0e:	189b      	adds	r3, r3, r2
 8004c10:	19db      	adds	r3, r3, r7
 8004c12:	2201      	movs	r2, #1
 8004c14:	701a      	strb	r2, [r3, #0]
        break;
 8004c16:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d100      	bne.n	8004c20 <UART_SetConfig+0x3e8>
 8004c1e:	e091      	b.n	8004d44 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c22:	005a      	lsls	r2, r3, #1
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	085b      	lsrs	r3, r3, #1
 8004c2a:	18d2      	adds	r2, r2, r3
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	0019      	movs	r1, r3
 8004c32:	0010      	movs	r0, r2
 8004c34:	f7fb fa7a 	bl	800012c <__udivsi3>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c40:	2b0f      	cmp	r3, #15
 8004c42:	d921      	bls.n	8004c88 <UART_SetConfig+0x450>
 8004c44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c46:	2380      	movs	r3, #128	; 0x80
 8004c48:	025b      	lsls	r3, r3, #9
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d21c      	bcs.n	8004c88 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	200e      	movs	r0, #14
 8004c54:	2418      	movs	r4, #24
 8004c56:	1903      	adds	r3, r0, r4
 8004c58:	19db      	adds	r3, r3, r7
 8004c5a:	210f      	movs	r1, #15
 8004c5c:	438a      	bics	r2, r1
 8004c5e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c62:	085b      	lsrs	r3, r3, #1
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	2207      	movs	r2, #7
 8004c68:	4013      	ands	r3, r2
 8004c6a:	b299      	uxth	r1, r3
 8004c6c:	1903      	adds	r3, r0, r4
 8004c6e:	19db      	adds	r3, r3, r7
 8004c70:	1902      	adds	r2, r0, r4
 8004c72:	19d2      	adds	r2, r2, r7
 8004c74:	8812      	ldrh	r2, [r2, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	1902      	adds	r2, r0, r4
 8004c80:	19d2      	adds	r2, r2, r7
 8004c82:	8812      	ldrh	r2, [r2, #0]
 8004c84:	60da      	str	r2, [r3, #12]
 8004c86:	e05d      	b.n	8004d44 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c88:	231a      	movs	r3, #26
 8004c8a:	2218      	movs	r2, #24
 8004c8c:	189b      	adds	r3, r3, r2
 8004c8e:	19db      	adds	r3, r3, r7
 8004c90:	2201      	movs	r2, #1
 8004c92:	701a      	strb	r2, [r3, #0]
 8004c94:	e056      	b.n	8004d44 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c96:	231b      	movs	r3, #27
 8004c98:	2218      	movs	r2, #24
 8004c9a:	189b      	adds	r3, r3, r2
 8004c9c:	19db      	adds	r3, r3, r7
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d822      	bhi.n	8004cea <UART_SetConfig+0x4b2>
 8004ca4:	009a      	lsls	r2, r3, #2
 8004ca6:	4b33      	ldr	r3, [pc, #204]	; (8004d74 <UART_SetConfig+0x53c>)
 8004ca8:	18d3      	adds	r3, r2, r3
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cae:	f7fe fc79 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004cb2:	0003      	movs	r3, r0
 8004cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cb6:	e021      	b.n	8004cfc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cb8:	f7fe fc8a 	bl	80035d0 <HAL_RCC_GetPCLK2Freq>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cc0:	e01c      	b.n	8004cfc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cc2:	4b29      	ldr	r3, [pc, #164]	; (8004d68 <UART_SetConfig+0x530>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	4013      	ands	r3, r2
 8004cca:	d002      	beq.n	8004cd2 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004ccc:	4b27      	ldr	r3, [pc, #156]	; (8004d6c <UART_SetConfig+0x534>)
 8004cce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004cd0:	e014      	b.n	8004cfc <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 8004cd2:	4b27      	ldr	r3, [pc, #156]	; (8004d70 <UART_SetConfig+0x538>)
 8004cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cd6:	e011      	b.n	8004cfc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cd8:	f7fe fbb4 	bl	8003444 <HAL_RCC_GetSysClockFreq>
 8004cdc:	0003      	movs	r3, r0
 8004cde:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ce0:	e00c      	b.n	8004cfc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ce2:	2380      	movs	r3, #128	; 0x80
 8004ce4:	021b      	lsls	r3, r3, #8
 8004ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ce8:	e008      	b.n	8004cfc <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004cee:	231a      	movs	r3, #26
 8004cf0:	2218      	movs	r2, #24
 8004cf2:	189b      	adds	r3, r3, r2
 8004cf4:	19db      	adds	r3, r3, r7
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	701a      	strb	r2, [r3, #0]
        break;
 8004cfa:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d020      	beq.n	8004d44 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	085a      	lsrs	r2, r3, #1
 8004d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d0a:	18d2      	adds	r2, r2, r3
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	0019      	movs	r1, r3
 8004d12:	0010      	movs	r0, r2
 8004d14:	f7fb fa0a 	bl	800012c <__udivsi3>
 8004d18:	0003      	movs	r3, r0
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	2b0f      	cmp	r3, #15
 8004d22:	d909      	bls.n	8004d38 <UART_SetConfig+0x500>
 8004d24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d26:	2380      	movs	r3, #128	; 0x80
 8004d28:	025b      	lsls	r3, r3, #9
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d204      	bcs.n	8004d38 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d34:	60da      	str	r2, [r3, #12]
 8004d36:	e005      	b.n	8004d44 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d38:	231a      	movs	r3, #26
 8004d3a:	2218      	movs	r2, #24
 8004d3c:	189b      	adds	r3, r3, r2
 8004d3e:	19db      	adds	r3, r3, r7
 8004d40:	2201      	movs	r2, #1
 8004d42:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d44:	69fb      	ldr	r3, [r7, #28]
 8004d46:	2200      	movs	r2, #0
 8004d48:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004d50:	231a      	movs	r3, #26
 8004d52:	2218      	movs	r2, #24
 8004d54:	189b      	adds	r3, r3, r2
 8004d56:	19db      	adds	r3, r3, r7
 8004d58:	781b      	ldrb	r3, [r3, #0]
}
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	b00e      	add	sp, #56	; 0x38
 8004d60:	bdb0      	pop	{r4, r5, r7, pc}
 8004d62:	46c0      	nop			; (mov r8, r8)
 8004d64:	08005c5c 	.word	0x08005c5c
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	003d0900 	.word	0x003d0900
 8004d70:	00f42400 	.word	0x00f42400
 8004d74:	08005c80 	.word	0x08005c80

08004d78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d84:	2201      	movs	r2, #1
 8004d86:	4013      	ands	r3, r2
 8004d88:	d00b      	beq.n	8004da2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	4a4a      	ldr	r2, [pc, #296]	; (8004ebc <UART_AdvFeatureConfig+0x144>)
 8004d92:	4013      	ands	r3, r2
 8004d94:	0019      	movs	r1, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da6:	2202      	movs	r2, #2
 8004da8:	4013      	ands	r3, r2
 8004daa:	d00b      	beq.n	8004dc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	4a43      	ldr	r2, [pc, #268]	; (8004ec0 <UART_AdvFeatureConfig+0x148>)
 8004db4:	4013      	ands	r3, r2
 8004db6:	0019      	movs	r1, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc8:	2204      	movs	r2, #4
 8004dca:	4013      	ands	r3, r2
 8004dcc:	d00b      	beq.n	8004de6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	4a3b      	ldr	r2, [pc, #236]	; (8004ec4 <UART_AdvFeatureConfig+0x14c>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	0019      	movs	r1, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	430a      	orrs	r2, r1
 8004de4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dea:	2208      	movs	r2, #8
 8004dec:	4013      	ands	r3, r2
 8004dee:	d00b      	beq.n	8004e08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	4a34      	ldr	r2, [pc, #208]	; (8004ec8 <UART_AdvFeatureConfig+0x150>)
 8004df8:	4013      	ands	r3, r2
 8004dfa:	0019      	movs	r1, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	2210      	movs	r2, #16
 8004e0e:	4013      	ands	r3, r2
 8004e10:	d00b      	beq.n	8004e2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	4a2c      	ldr	r2, [pc, #176]	; (8004ecc <UART_AdvFeatureConfig+0x154>)
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	0019      	movs	r1, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2e:	2220      	movs	r2, #32
 8004e30:	4013      	ands	r3, r2
 8004e32:	d00b      	beq.n	8004e4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	4a25      	ldr	r2, [pc, #148]	; (8004ed0 <UART_AdvFeatureConfig+0x158>)
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	0019      	movs	r1, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e50:	2240      	movs	r2, #64	; 0x40
 8004e52:	4013      	ands	r3, r2
 8004e54:	d01d      	beq.n	8004e92 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	4a1d      	ldr	r2, [pc, #116]	; (8004ed4 <UART_AdvFeatureConfig+0x15c>)
 8004e5e:	4013      	ands	r3, r2
 8004e60:	0019      	movs	r1, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e72:	2380      	movs	r3, #128	; 0x80
 8004e74:	035b      	lsls	r3, r3, #13
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d10b      	bne.n	8004e92 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	4a15      	ldr	r2, [pc, #84]	; (8004ed8 <UART_AdvFeatureConfig+0x160>)
 8004e82:	4013      	ands	r3, r2
 8004e84:	0019      	movs	r1, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	2280      	movs	r2, #128	; 0x80
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d00b      	beq.n	8004eb4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	4a0e      	ldr	r2, [pc, #56]	; (8004edc <UART_AdvFeatureConfig+0x164>)
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	0019      	movs	r1, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	605a      	str	r2, [r3, #4]
  }
}
 8004eb4:	46c0      	nop			; (mov r8, r8)
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b002      	add	sp, #8
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	fffdffff 	.word	0xfffdffff
 8004ec0:	fffeffff 	.word	0xfffeffff
 8004ec4:	fffbffff 	.word	0xfffbffff
 8004ec8:	ffff7fff 	.word	0xffff7fff
 8004ecc:	ffffefff 	.word	0xffffefff
 8004ed0:	ffffdfff 	.word	0xffffdfff
 8004ed4:	ffefffff 	.word	0xffefffff
 8004ed8:	ff9fffff 	.word	0xff9fffff
 8004edc:	fff7ffff 	.word	0xfff7ffff

08004ee0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2280      	movs	r2, #128	; 0x80
 8004eec:	2100      	movs	r1, #0
 8004eee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ef0:	f7fc fcce 	bl	8001890 <HAL_GetTick>
 8004ef4:	0003      	movs	r3, r0
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2208      	movs	r2, #8
 8004f00:	4013      	ands	r3, r2
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d10c      	bne.n	8004f20 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2280      	movs	r2, #128	; 0x80
 8004f0a:	0391      	lsls	r1, r2, #14
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	4a17      	ldr	r2, [pc, #92]	; (8004f6c <UART_CheckIdleState+0x8c>)
 8004f10:	9200      	str	r2, [sp, #0]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f000 f82c 	bl	8004f70 <UART_WaitOnFlagUntilTimeout>
 8004f18:	1e03      	subs	r3, r0, #0
 8004f1a:	d001      	beq.n	8004f20 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e021      	b.n	8004f64 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2204      	movs	r2, #4
 8004f28:	4013      	ands	r3, r2
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d10c      	bne.n	8004f48 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2280      	movs	r2, #128	; 0x80
 8004f32:	03d1      	lsls	r1, r2, #15
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	4a0d      	ldr	r2, [pc, #52]	; (8004f6c <UART_CheckIdleState+0x8c>)
 8004f38:	9200      	str	r2, [sp, #0]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f000 f818 	bl	8004f70 <UART_WaitOnFlagUntilTimeout>
 8004f40:	1e03      	subs	r3, r0, #0
 8004f42:	d001      	beq.n	8004f48 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e00d      	b.n	8004f64 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2220      	movs	r2, #32
 8004f52:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2274      	movs	r2, #116	; 0x74
 8004f5e:	2100      	movs	r1, #0
 8004f60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	0018      	movs	r0, r3
 8004f66:	46bd      	mov	sp, r7
 8004f68:	b004      	add	sp, #16
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	01ffffff 	.word	0x01ffffff

08004f70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b094      	sub	sp, #80	; 0x50
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	603b      	str	r3, [r7, #0]
 8004f7c:	1dfb      	adds	r3, r7, #7
 8004f7e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f80:	e0a3      	b.n	80050ca <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f84:	3301      	adds	r3, #1
 8004f86:	d100      	bne.n	8004f8a <UART_WaitOnFlagUntilTimeout+0x1a>
 8004f88:	e09f      	b.n	80050ca <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f8a:	f7fc fc81 	bl	8001890 <HAL_GetTick>
 8004f8e:	0002      	movs	r2, r0
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d302      	bcc.n	8004fa0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d13d      	bne.n	800501c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fa0:	f3ef 8310 	mrs	r3, PRIMASK
 8004fa4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fa8:	647b      	str	r3, [r7, #68]	; 0x44
 8004faa:	2301      	movs	r3, #1
 8004fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb0:	f383 8810 	msr	PRIMASK, r3
}
 8004fb4:	46c0      	nop			; (mov r8, r8)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	494c      	ldr	r1, [pc, #304]	; (80050f4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004fc2:	400a      	ands	r2, r1
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fc8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fcc:	f383 8810 	msr	PRIMASK, r3
}
 8004fd0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fd2:	f3ef 8310 	mrs	r3, PRIMASK
 8004fd6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fda:	643b      	str	r3, [r7, #64]	; 0x40
 8004fdc:	2301      	movs	r3, #1
 8004fde:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe2:	f383 8810 	msr	PRIMASK, r3
}
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	438a      	bics	r2, r1
 8004ff6:	609a      	str	r2, [r3, #8]
 8004ff8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ffe:	f383 8810 	msr	PRIMASK, r3
}
 8005002:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2220      	movs	r2, #32
 8005008:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2220      	movs	r2, #32
 800500e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2274      	movs	r2, #116	; 0x74
 8005014:	2100      	movs	r1, #0
 8005016:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e067      	b.n	80050ec <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2204      	movs	r2, #4
 8005024:	4013      	ands	r3, r2
 8005026:	d050      	beq.n	80050ca <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	69da      	ldr	r2, [r3, #28]
 800502e:	2380      	movs	r3, #128	; 0x80
 8005030:	011b      	lsls	r3, r3, #4
 8005032:	401a      	ands	r2, r3
 8005034:	2380      	movs	r3, #128	; 0x80
 8005036:	011b      	lsls	r3, r3, #4
 8005038:	429a      	cmp	r2, r3
 800503a:	d146      	bne.n	80050ca <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2280      	movs	r2, #128	; 0x80
 8005042:	0112      	lsls	r2, r2, #4
 8005044:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005046:	f3ef 8310 	mrs	r3, PRIMASK
 800504a:	613b      	str	r3, [r7, #16]
  return(result);
 800504c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800504e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005050:	2301      	movs	r3, #1
 8005052:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f383 8810 	msr	PRIMASK, r3
}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4923      	ldr	r1, [pc, #140]	; (80050f4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005068:	400a      	ands	r2, r1
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800506e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	f383 8810 	msr	PRIMASK, r3
}
 8005076:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005078:	f3ef 8310 	mrs	r3, PRIMASK
 800507c:	61fb      	str	r3, [r7, #28]
  return(result);
 800507e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005080:	64bb      	str	r3, [r7, #72]	; 0x48
 8005082:	2301      	movs	r3, #1
 8005084:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	f383 8810 	msr	PRIMASK, r3
}
 800508c:	46c0      	nop			; (mov r8, r8)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689a      	ldr	r2, [r3, #8]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2101      	movs	r1, #1
 800509a:	438a      	bics	r2, r1
 800509c:	609a      	str	r2, [r3, #8]
 800509e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	f383 8810 	msr	PRIMASK, r3
}
 80050a8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2220      	movs	r2, #32
 80050ae:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2220      	movs	r2, #32
 80050b4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2280      	movs	r2, #128	; 0x80
 80050ba:	2120      	movs	r1, #32
 80050bc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2274      	movs	r2, #116	; 0x74
 80050c2:	2100      	movs	r1, #0
 80050c4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e010      	b.n	80050ec <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	68ba      	ldr	r2, [r7, #8]
 80050d2:	4013      	ands	r3, r2
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	425a      	negs	r2, r3
 80050da:	4153      	adcs	r3, r2
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	001a      	movs	r2, r3
 80050e0:	1dfb      	adds	r3, r7, #7
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d100      	bne.n	80050ea <UART_WaitOnFlagUntilTimeout+0x17a>
 80050e8:	e74b      	b.n	8004f82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	0018      	movs	r0, r3
 80050ee:	46bd      	mov	sp, r7
 80050f0:	b014      	add	sp, #80	; 0x50
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	fffffe5f 	.word	0xfffffe5f

080050f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b08e      	sub	sp, #56	; 0x38
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005100:	f3ef 8310 	mrs	r3, PRIMASK
 8005104:	617b      	str	r3, [r7, #20]
  return(result);
 8005106:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005108:	637b      	str	r3, [r7, #52]	; 0x34
 800510a:	2301      	movs	r3, #1
 800510c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	f383 8810 	msr	PRIMASK, r3
}
 8005114:	46c0      	nop			; (mov r8, r8)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4925      	ldr	r1, [pc, #148]	; (80051b8 <UART_EndRxTransfer+0xc0>)
 8005122:	400a      	ands	r2, r1
 8005124:	601a      	str	r2, [r3, #0]
 8005126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005128:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	f383 8810 	msr	PRIMASK, r3
}
 8005130:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005132:	f3ef 8310 	mrs	r3, PRIMASK
 8005136:	623b      	str	r3, [r7, #32]
  return(result);
 8005138:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800513a:	633b      	str	r3, [r7, #48]	; 0x30
 800513c:	2301      	movs	r3, #1
 800513e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005142:	f383 8810 	msr	PRIMASK, r3
}
 8005146:	46c0      	nop			; (mov r8, r8)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689a      	ldr	r2, [r3, #8]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2101      	movs	r1, #1
 8005154:	438a      	bics	r2, r1
 8005156:	609a      	str	r2, [r3, #8]
 8005158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800515c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800515e:	f383 8810 	msr	PRIMASK, r3
}
 8005162:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005168:	2b01      	cmp	r3, #1
 800516a:	d118      	bne.n	800519e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800516c:	f3ef 8310 	mrs	r3, PRIMASK
 8005170:	60bb      	str	r3, [r7, #8]
  return(result);
 8005172:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005174:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005176:	2301      	movs	r3, #1
 8005178:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f383 8810 	msr	PRIMASK, r3
}
 8005180:	46c0      	nop			; (mov r8, r8)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2110      	movs	r1, #16
 800518e:	438a      	bics	r2, r1
 8005190:	601a      	str	r2, [r3, #0]
 8005192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005194:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	f383 8810 	msr	PRIMASK, r3
}
 800519c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2220      	movs	r2, #32
 80051a2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	665a      	str	r2, [r3, #100]	; 0x64
}
 80051b0:	46c0      	nop			; (mov r8, r8)
 80051b2:	46bd      	mov	sp, r7
 80051b4:	b00e      	add	sp, #56	; 0x38
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	fffffedf 	.word	0xfffffedf

080051bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	225a      	movs	r2, #90	; 0x5a
 80051ce:	2100      	movs	r1, #0
 80051d0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2252      	movs	r2, #82	; 0x52
 80051d6:	2100      	movs	r1, #0
 80051d8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	0018      	movs	r0, r3
 80051de:	f7ff fb23 	bl	8004828 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	46bd      	mov	sp, r7
 80051e6:	b004      	add	sp, #16
 80051e8:	bd80      	pop	{r7, pc}

080051ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b086      	sub	sp, #24
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051f2:	f3ef 8310 	mrs	r3, PRIMASK
 80051f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80051f8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80051fa:	617b      	str	r3, [r7, #20]
 80051fc:	2301      	movs	r3, #1
 80051fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f383 8810 	msr	PRIMASK, r3
}
 8005206:	46c0      	nop			; (mov r8, r8)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2140      	movs	r1, #64	; 0x40
 8005214:	438a      	bics	r2, r1
 8005216:	601a      	str	r2, [r3, #0]
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f383 8810 	msr	PRIMASK, r3
}
 8005222:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2220      	movs	r2, #32
 8005228:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	0018      	movs	r0, r3
 8005234:	f7ff faf0 	bl	8004818 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005238:	46c0      	nop			; (mov r8, r8)
 800523a:	46bd      	mov	sp, r7
 800523c:	b006      	add	sp, #24
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005248:	46c0      	nop			; (mov r8, r8)
 800524a:	46bd      	mov	sp, r7
 800524c:	b002      	add	sp, #8
 800524e:	bd80      	pop	{r7, pc}

08005250 <__errno>:
 8005250:	4b01      	ldr	r3, [pc, #4]	; (8005258 <__errno+0x8>)
 8005252:	6818      	ldr	r0, [r3, #0]
 8005254:	4770      	bx	lr
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	200000f8 	.word	0x200000f8

0800525c <__libc_init_array>:
 800525c:	b570      	push	{r4, r5, r6, lr}
 800525e:	2600      	movs	r6, #0
 8005260:	4d0c      	ldr	r5, [pc, #48]	; (8005294 <__libc_init_array+0x38>)
 8005262:	4c0d      	ldr	r4, [pc, #52]	; (8005298 <__libc_init_array+0x3c>)
 8005264:	1b64      	subs	r4, r4, r5
 8005266:	10a4      	asrs	r4, r4, #2
 8005268:	42a6      	cmp	r6, r4
 800526a:	d109      	bne.n	8005280 <__libc_init_array+0x24>
 800526c:	2600      	movs	r6, #0
 800526e:	f000 fc8b 	bl	8005b88 <_init>
 8005272:	4d0a      	ldr	r5, [pc, #40]	; (800529c <__libc_init_array+0x40>)
 8005274:	4c0a      	ldr	r4, [pc, #40]	; (80052a0 <__libc_init_array+0x44>)
 8005276:	1b64      	subs	r4, r4, r5
 8005278:	10a4      	asrs	r4, r4, #2
 800527a:	42a6      	cmp	r6, r4
 800527c:	d105      	bne.n	800528a <__libc_init_array+0x2e>
 800527e:	bd70      	pop	{r4, r5, r6, pc}
 8005280:	00b3      	lsls	r3, r6, #2
 8005282:	58eb      	ldr	r3, [r5, r3]
 8005284:	4798      	blx	r3
 8005286:	3601      	adds	r6, #1
 8005288:	e7ee      	b.n	8005268 <__libc_init_array+0xc>
 800528a:	00b3      	lsls	r3, r6, #2
 800528c:	58eb      	ldr	r3, [r5, r3]
 800528e:	4798      	blx	r3
 8005290:	3601      	adds	r6, #1
 8005292:	e7f2      	b.n	800527a <__libc_init_array+0x1e>
 8005294:	08005ce0 	.word	0x08005ce0
 8005298:	08005ce0 	.word	0x08005ce0
 800529c:	08005ce0 	.word	0x08005ce0
 80052a0:	08005ce4 	.word	0x08005ce4

080052a4 <memcpy>:
 80052a4:	2300      	movs	r3, #0
 80052a6:	b510      	push	{r4, lr}
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d100      	bne.n	80052ae <memcpy+0xa>
 80052ac:	bd10      	pop	{r4, pc}
 80052ae:	5ccc      	ldrb	r4, [r1, r3]
 80052b0:	54c4      	strb	r4, [r0, r3]
 80052b2:	3301      	adds	r3, #1
 80052b4:	e7f8      	b.n	80052a8 <memcpy+0x4>

080052b6 <memset>:
 80052b6:	0003      	movs	r3, r0
 80052b8:	1882      	adds	r2, r0, r2
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d100      	bne.n	80052c0 <memset+0xa>
 80052be:	4770      	bx	lr
 80052c0:	7019      	strb	r1, [r3, #0]
 80052c2:	3301      	adds	r3, #1
 80052c4:	e7f9      	b.n	80052ba <memset+0x4>
	...

080052c8 <siprintf>:
 80052c8:	b40e      	push	{r1, r2, r3}
 80052ca:	b500      	push	{lr}
 80052cc:	490b      	ldr	r1, [pc, #44]	; (80052fc <siprintf+0x34>)
 80052ce:	b09c      	sub	sp, #112	; 0x70
 80052d0:	ab1d      	add	r3, sp, #116	; 0x74
 80052d2:	9002      	str	r0, [sp, #8]
 80052d4:	9006      	str	r0, [sp, #24]
 80052d6:	9107      	str	r1, [sp, #28]
 80052d8:	9104      	str	r1, [sp, #16]
 80052da:	4809      	ldr	r0, [pc, #36]	; (8005300 <siprintf+0x38>)
 80052dc:	4909      	ldr	r1, [pc, #36]	; (8005304 <siprintf+0x3c>)
 80052de:	cb04      	ldmia	r3!, {r2}
 80052e0:	9105      	str	r1, [sp, #20]
 80052e2:	6800      	ldr	r0, [r0, #0]
 80052e4:	a902      	add	r1, sp, #8
 80052e6:	9301      	str	r3, [sp, #4]
 80052e8:	f000 f870 	bl	80053cc <_svfiprintf_r>
 80052ec:	2300      	movs	r3, #0
 80052ee:	9a02      	ldr	r2, [sp, #8]
 80052f0:	7013      	strb	r3, [r2, #0]
 80052f2:	b01c      	add	sp, #112	; 0x70
 80052f4:	bc08      	pop	{r3}
 80052f6:	b003      	add	sp, #12
 80052f8:	4718      	bx	r3
 80052fa:	46c0      	nop			; (mov r8, r8)
 80052fc:	7fffffff 	.word	0x7fffffff
 8005300:	200000f8 	.word	0x200000f8
 8005304:	ffff0208 	.word	0xffff0208

08005308 <__ssputs_r>:
 8005308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800530a:	688e      	ldr	r6, [r1, #8]
 800530c:	b085      	sub	sp, #20
 800530e:	0007      	movs	r7, r0
 8005310:	000c      	movs	r4, r1
 8005312:	9203      	str	r2, [sp, #12]
 8005314:	9301      	str	r3, [sp, #4]
 8005316:	429e      	cmp	r6, r3
 8005318:	d83c      	bhi.n	8005394 <__ssputs_r+0x8c>
 800531a:	2390      	movs	r3, #144	; 0x90
 800531c:	898a      	ldrh	r2, [r1, #12]
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	421a      	tst	r2, r3
 8005322:	d034      	beq.n	800538e <__ssputs_r+0x86>
 8005324:	6909      	ldr	r1, [r1, #16]
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	6960      	ldr	r0, [r4, #20]
 800532a:	1a5b      	subs	r3, r3, r1
 800532c:	9302      	str	r3, [sp, #8]
 800532e:	2303      	movs	r3, #3
 8005330:	4343      	muls	r3, r0
 8005332:	0fdd      	lsrs	r5, r3, #31
 8005334:	18ed      	adds	r5, r5, r3
 8005336:	9b01      	ldr	r3, [sp, #4]
 8005338:	9802      	ldr	r0, [sp, #8]
 800533a:	3301      	adds	r3, #1
 800533c:	181b      	adds	r3, r3, r0
 800533e:	106d      	asrs	r5, r5, #1
 8005340:	42ab      	cmp	r3, r5
 8005342:	d900      	bls.n	8005346 <__ssputs_r+0x3e>
 8005344:	001d      	movs	r5, r3
 8005346:	0553      	lsls	r3, r2, #21
 8005348:	d532      	bpl.n	80053b0 <__ssputs_r+0xa8>
 800534a:	0029      	movs	r1, r5
 800534c:	0038      	movs	r0, r7
 800534e:	f000 fb49 	bl	80059e4 <_malloc_r>
 8005352:	1e06      	subs	r6, r0, #0
 8005354:	d109      	bne.n	800536a <__ssputs_r+0x62>
 8005356:	230c      	movs	r3, #12
 8005358:	603b      	str	r3, [r7, #0]
 800535a:	2340      	movs	r3, #64	; 0x40
 800535c:	2001      	movs	r0, #1
 800535e:	89a2      	ldrh	r2, [r4, #12]
 8005360:	4240      	negs	r0, r0
 8005362:	4313      	orrs	r3, r2
 8005364:	81a3      	strh	r3, [r4, #12]
 8005366:	b005      	add	sp, #20
 8005368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800536a:	9a02      	ldr	r2, [sp, #8]
 800536c:	6921      	ldr	r1, [r4, #16]
 800536e:	f7ff ff99 	bl	80052a4 <memcpy>
 8005372:	89a3      	ldrh	r3, [r4, #12]
 8005374:	4a14      	ldr	r2, [pc, #80]	; (80053c8 <__ssputs_r+0xc0>)
 8005376:	401a      	ands	r2, r3
 8005378:	2380      	movs	r3, #128	; 0x80
 800537a:	4313      	orrs	r3, r2
 800537c:	81a3      	strh	r3, [r4, #12]
 800537e:	9b02      	ldr	r3, [sp, #8]
 8005380:	6126      	str	r6, [r4, #16]
 8005382:	18f6      	adds	r6, r6, r3
 8005384:	6026      	str	r6, [r4, #0]
 8005386:	6165      	str	r5, [r4, #20]
 8005388:	9e01      	ldr	r6, [sp, #4]
 800538a:	1aed      	subs	r5, r5, r3
 800538c:	60a5      	str	r5, [r4, #8]
 800538e:	9b01      	ldr	r3, [sp, #4]
 8005390:	429e      	cmp	r6, r3
 8005392:	d900      	bls.n	8005396 <__ssputs_r+0x8e>
 8005394:	9e01      	ldr	r6, [sp, #4]
 8005396:	0032      	movs	r2, r6
 8005398:	9903      	ldr	r1, [sp, #12]
 800539a:	6820      	ldr	r0, [r4, #0]
 800539c:	f000 faa3 	bl	80058e6 <memmove>
 80053a0:	68a3      	ldr	r3, [r4, #8]
 80053a2:	2000      	movs	r0, #0
 80053a4:	1b9b      	subs	r3, r3, r6
 80053a6:	60a3      	str	r3, [r4, #8]
 80053a8:	6823      	ldr	r3, [r4, #0]
 80053aa:	199e      	adds	r6, r3, r6
 80053ac:	6026      	str	r6, [r4, #0]
 80053ae:	e7da      	b.n	8005366 <__ssputs_r+0x5e>
 80053b0:	002a      	movs	r2, r5
 80053b2:	0038      	movs	r0, r7
 80053b4:	f000 fb8c 	bl	8005ad0 <_realloc_r>
 80053b8:	1e06      	subs	r6, r0, #0
 80053ba:	d1e0      	bne.n	800537e <__ssputs_r+0x76>
 80053bc:	0038      	movs	r0, r7
 80053be:	6921      	ldr	r1, [r4, #16]
 80053c0:	f000 faa4 	bl	800590c <_free_r>
 80053c4:	e7c7      	b.n	8005356 <__ssputs_r+0x4e>
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	fffffb7f 	.word	0xfffffb7f

080053cc <_svfiprintf_r>:
 80053cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053ce:	b0a1      	sub	sp, #132	; 0x84
 80053d0:	9003      	str	r0, [sp, #12]
 80053d2:	001d      	movs	r5, r3
 80053d4:	898b      	ldrh	r3, [r1, #12]
 80053d6:	000f      	movs	r7, r1
 80053d8:	0016      	movs	r6, r2
 80053da:	061b      	lsls	r3, r3, #24
 80053dc:	d511      	bpl.n	8005402 <_svfiprintf_r+0x36>
 80053de:	690b      	ldr	r3, [r1, #16]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10e      	bne.n	8005402 <_svfiprintf_r+0x36>
 80053e4:	2140      	movs	r1, #64	; 0x40
 80053e6:	f000 fafd 	bl	80059e4 <_malloc_r>
 80053ea:	6038      	str	r0, [r7, #0]
 80053ec:	6138      	str	r0, [r7, #16]
 80053ee:	2800      	cmp	r0, #0
 80053f0:	d105      	bne.n	80053fe <_svfiprintf_r+0x32>
 80053f2:	230c      	movs	r3, #12
 80053f4:	9a03      	ldr	r2, [sp, #12]
 80053f6:	3801      	subs	r0, #1
 80053f8:	6013      	str	r3, [r2, #0]
 80053fa:	b021      	add	sp, #132	; 0x84
 80053fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053fe:	2340      	movs	r3, #64	; 0x40
 8005400:	617b      	str	r3, [r7, #20]
 8005402:	2300      	movs	r3, #0
 8005404:	ac08      	add	r4, sp, #32
 8005406:	6163      	str	r3, [r4, #20]
 8005408:	3320      	adds	r3, #32
 800540a:	7663      	strb	r3, [r4, #25]
 800540c:	3310      	adds	r3, #16
 800540e:	76a3      	strb	r3, [r4, #26]
 8005410:	9507      	str	r5, [sp, #28]
 8005412:	0035      	movs	r5, r6
 8005414:	782b      	ldrb	r3, [r5, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d001      	beq.n	800541e <_svfiprintf_r+0x52>
 800541a:	2b25      	cmp	r3, #37	; 0x25
 800541c:	d147      	bne.n	80054ae <_svfiprintf_r+0xe2>
 800541e:	1bab      	subs	r3, r5, r6
 8005420:	9305      	str	r3, [sp, #20]
 8005422:	42b5      	cmp	r5, r6
 8005424:	d00c      	beq.n	8005440 <_svfiprintf_r+0x74>
 8005426:	0032      	movs	r2, r6
 8005428:	0039      	movs	r1, r7
 800542a:	9803      	ldr	r0, [sp, #12]
 800542c:	f7ff ff6c 	bl	8005308 <__ssputs_r>
 8005430:	1c43      	adds	r3, r0, #1
 8005432:	d100      	bne.n	8005436 <_svfiprintf_r+0x6a>
 8005434:	e0ae      	b.n	8005594 <_svfiprintf_r+0x1c8>
 8005436:	6962      	ldr	r2, [r4, #20]
 8005438:	9b05      	ldr	r3, [sp, #20]
 800543a:	4694      	mov	ip, r2
 800543c:	4463      	add	r3, ip
 800543e:	6163      	str	r3, [r4, #20]
 8005440:	782b      	ldrb	r3, [r5, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d100      	bne.n	8005448 <_svfiprintf_r+0x7c>
 8005446:	e0a5      	b.n	8005594 <_svfiprintf_r+0x1c8>
 8005448:	2201      	movs	r2, #1
 800544a:	2300      	movs	r3, #0
 800544c:	4252      	negs	r2, r2
 800544e:	6062      	str	r2, [r4, #4]
 8005450:	a904      	add	r1, sp, #16
 8005452:	3254      	adds	r2, #84	; 0x54
 8005454:	1852      	adds	r2, r2, r1
 8005456:	1c6e      	adds	r6, r5, #1
 8005458:	6023      	str	r3, [r4, #0]
 800545a:	60e3      	str	r3, [r4, #12]
 800545c:	60a3      	str	r3, [r4, #8]
 800545e:	7013      	strb	r3, [r2, #0]
 8005460:	65a3      	str	r3, [r4, #88]	; 0x58
 8005462:	2205      	movs	r2, #5
 8005464:	7831      	ldrb	r1, [r6, #0]
 8005466:	4854      	ldr	r0, [pc, #336]	; (80055b8 <_svfiprintf_r+0x1ec>)
 8005468:	f000 fa32 	bl	80058d0 <memchr>
 800546c:	1c75      	adds	r5, r6, #1
 800546e:	2800      	cmp	r0, #0
 8005470:	d11f      	bne.n	80054b2 <_svfiprintf_r+0xe6>
 8005472:	6822      	ldr	r2, [r4, #0]
 8005474:	06d3      	lsls	r3, r2, #27
 8005476:	d504      	bpl.n	8005482 <_svfiprintf_r+0xb6>
 8005478:	2353      	movs	r3, #83	; 0x53
 800547a:	a904      	add	r1, sp, #16
 800547c:	185b      	adds	r3, r3, r1
 800547e:	2120      	movs	r1, #32
 8005480:	7019      	strb	r1, [r3, #0]
 8005482:	0713      	lsls	r3, r2, #28
 8005484:	d504      	bpl.n	8005490 <_svfiprintf_r+0xc4>
 8005486:	2353      	movs	r3, #83	; 0x53
 8005488:	a904      	add	r1, sp, #16
 800548a:	185b      	adds	r3, r3, r1
 800548c:	212b      	movs	r1, #43	; 0x2b
 800548e:	7019      	strb	r1, [r3, #0]
 8005490:	7833      	ldrb	r3, [r6, #0]
 8005492:	2b2a      	cmp	r3, #42	; 0x2a
 8005494:	d016      	beq.n	80054c4 <_svfiprintf_r+0xf8>
 8005496:	0035      	movs	r5, r6
 8005498:	2100      	movs	r1, #0
 800549a:	200a      	movs	r0, #10
 800549c:	68e3      	ldr	r3, [r4, #12]
 800549e:	782a      	ldrb	r2, [r5, #0]
 80054a0:	1c6e      	adds	r6, r5, #1
 80054a2:	3a30      	subs	r2, #48	; 0x30
 80054a4:	2a09      	cmp	r2, #9
 80054a6:	d94e      	bls.n	8005546 <_svfiprintf_r+0x17a>
 80054a8:	2900      	cmp	r1, #0
 80054aa:	d111      	bne.n	80054d0 <_svfiprintf_r+0x104>
 80054ac:	e017      	b.n	80054de <_svfiprintf_r+0x112>
 80054ae:	3501      	adds	r5, #1
 80054b0:	e7b0      	b.n	8005414 <_svfiprintf_r+0x48>
 80054b2:	4b41      	ldr	r3, [pc, #260]	; (80055b8 <_svfiprintf_r+0x1ec>)
 80054b4:	6822      	ldr	r2, [r4, #0]
 80054b6:	1ac0      	subs	r0, r0, r3
 80054b8:	2301      	movs	r3, #1
 80054ba:	4083      	lsls	r3, r0
 80054bc:	4313      	orrs	r3, r2
 80054be:	002e      	movs	r6, r5
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	e7ce      	b.n	8005462 <_svfiprintf_r+0x96>
 80054c4:	9b07      	ldr	r3, [sp, #28]
 80054c6:	1d19      	adds	r1, r3, #4
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	9107      	str	r1, [sp, #28]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	db01      	blt.n	80054d4 <_svfiprintf_r+0x108>
 80054d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80054d2:	e004      	b.n	80054de <_svfiprintf_r+0x112>
 80054d4:	425b      	negs	r3, r3
 80054d6:	60e3      	str	r3, [r4, #12]
 80054d8:	2302      	movs	r3, #2
 80054da:	4313      	orrs	r3, r2
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	782b      	ldrb	r3, [r5, #0]
 80054e0:	2b2e      	cmp	r3, #46	; 0x2e
 80054e2:	d10a      	bne.n	80054fa <_svfiprintf_r+0x12e>
 80054e4:	786b      	ldrb	r3, [r5, #1]
 80054e6:	2b2a      	cmp	r3, #42	; 0x2a
 80054e8:	d135      	bne.n	8005556 <_svfiprintf_r+0x18a>
 80054ea:	9b07      	ldr	r3, [sp, #28]
 80054ec:	3502      	adds	r5, #2
 80054ee:	1d1a      	adds	r2, r3, #4
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	9207      	str	r2, [sp, #28]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	db2b      	blt.n	8005550 <_svfiprintf_r+0x184>
 80054f8:	9309      	str	r3, [sp, #36]	; 0x24
 80054fa:	4e30      	ldr	r6, [pc, #192]	; (80055bc <_svfiprintf_r+0x1f0>)
 80054fc:	2203      	movs	r2, #3
 80054fe:	0030      	movs	r0, r6
 8005500:	7829      	ldrb	r1, [r5, #0]
 8005502:	f000 f9e5 	bl	80058d0 <memchr>
 8005506:	2800      	cmp	r0, #0
 8005508:	d006      	beq.n	8005518 <_svfiprintf_r+0x14c>
 800550a:	2340      	movs	r3, #64	; 0x40
 800550c:	1b80      	subs	r0, r0, r6
 800550e:	4083      	lsls	r3, r0
 8005510:	6822      	ldr	r2, [r4, #0]
 8005512:	3501      	adds	r5, #1
 8005514:	4313      	orrs	r3, r2
 8005516:	6023      	str	r3, [r4, #0]
 8005518:	7829      	ldrb	r1, [r5, #0]
 800551a:	2206      	movs	r2, #6
 800551c:	4828      	ldr	r0, [pc, #160]	; (80055c0 <_svfiprintf_r+0x1f4>)
 800551e:	1c6e      	adds	r6, r5, #1
 8005520:	7621      	strb	r1, [r4, #24]
 8005522:	f000 f9d5 	bl	80058d0 <memchr>
 8005526:	2800      	cmp	r0, #0
 8005528:	d03c      	beq.n	80055a4 <_svfiprintf_r+0x1d8>
 800552a:	4b26      	ldr	r3, [pc, #152]	; (80055c4 <_svfiprintf_r+0x1f8>)
 800552c:	2b00      	cmp	r3, #0
 800552e:	d125      	bne.n	800557c <_svfiprintf_r+0x1b0>
 8005530:	2207      	movs	r2, #7
 8005532:	9b07      	ldr	r3, [sp, #28]
 8005534:	3307      	adds	r3, #7
 8005536:	4393      	bics	r3, r2
 8005538:	3308      	adds	r3, #8
 800553a:	9307      	str	r3, [sp, #28]
 800553c:	6963      	ldr	r3, [r4, #20]
 800553e:	9a04      	ldr	r2, [sp, #16]
 8005540:	189b      	adds	r3, r3, r2
 8005542:	6163      	str	r3, [r4, #20]
 8005544:	e765      	b.n	8005412 <_svfiprintf_r+0x46>
 8005546:	4343      	muls	r3, r0
 8005548:	0035      	movs	r5, r6
 800554a:	2101      	movs	r1, #1
 800554c:	189b      	adds	r3, r3, r2
 800554e:	e7a6      	b.n	800549e <_svfiprintf_r+0xd2>
 8005550:	2301      	movs	r3, #1
 8005552:	425b      	negs	r3, r3
 8005554:	e7d0      	b.n	80054f8 <_svfiprintf_r+0x12c>
 8005556:	2300      	movs	r3, #0
 8005558:	200a      	movs	r0, #10
 800555a:	001a      	movs	r2, r3
 800555c:	3501      	adds	r5, #1
 800555e:	6063      	str	r3, [r4, #4]
 8005560:	7829      	ldrb	r1, [r5, #0]
 8005562:	1c6e      	adds	r6, r5, #1
 8005564:	3930      	subs	r1, #48	; 0x30
 8005566:	2909      	cmp	r1, #9
 8005568:	d903      	bls.n	8005572 <_svfiprintf_r+0x1a6>
 800556a:	2b00      	cmp	r3, #0
 800556c:	d0c5      	beq.n	80054fa <_svfiprintf_r+0x12e>
 800556e:	9209      	str	r2, [sp, #36]	; 0x24
 8005570:	e7c3      	b.n	80054fa <_svfiprintf_r+0x12e>
 8005572:	4342      	muls	r2, r0
 8005574:	0035      	movs	r5, r6
 8005576:	2301      	movs	r3, #1
 8005578:	1852      	adds	r2, r2, r1
 800557a:	e7f1      	b.n	8005560 <_svfiprintf_r+0x194>
 800557c:	ab07      	add	r3, sp, #28
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	003a      	movs	r2, r7
 8005582:	0021      	movs	r1, r4
 8005584:	4b10      	ldr	r3, [pc, #64]	; (80055c8 <_svfiprintf_r+0x1fc>)
 8005586:	9803      	ldr	r0, [sp, #12]
 8005588:	e000      	b.n	800558c <_svfiprintf_r+0x1c0>
 800558a:	bf00      	nop
 800558c:	9004      	str	r0, [sp, #16]
 800558e:	9b04      	ldr	r3, [sp, #16]
 8005590:	3301      	adds	r3, #1
 8005592:	d1d3      	bne.n	800553c <_svfiprintf_r+0x170>
 8005594:	89bb      	ldrh	r3, [r7, #12]
 8005596:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005598:	065b      	lsls	r3, r3, #25
 800559a:	d400      	bmi.n	800559e <_svfiprintf_r+0x1d2>
 800559c:	e72d      	b.n	80053fa <_svfiprintf_r+0x2e>
 800559e:	2001      	movs	r0, #1
 80055a0:	4240      	negs	r0, r0
 80055a2:	e72a      	b.n	80053fa <_svfiprintf_r+0x2e>
 80055a4:	ab07      	add	r3, sp, #28
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	003a      	movs	r2, r7
 80055aa:	0021      	movs	r1, r4
 80055ac:	4b06      	ldr	r3, [pc, #24]	; (80055c8 <_svfiprintf_r+0x1fc>)
 80055ae:	9803      	ldr	r0, [sp, #12]
 80055b0:	f000 f87c 	bl	80056ac <_printf_i>
 80055b4:	e7ea      	b.n	800558c <_svfiprintf_r+0x1c0>
 80055b6:	46c0      	nop			; (mov r8, r8)
 80055b8:	08005ca4 	.word	0x08005ca4
 80055bc:	08005caa 	.word	0x08005caa
 80055c0:	08005cae 	.word	0x08005cae
 80055c4:	00000000 	.word	0x00000000
 80055c8:	08005309 	.word	0x08005309

080055cc <_printf_common>:
 80055cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055ce:	0015      	movs	r5, r2
 80055d0:	9301      	str	r3, [sp, #4]
 80055d2:	688a      	ldr	r2, [r1, #8]
 80055d4:	690b      	ldr	r3, [r1, #16]
 80055d6:	000c      	movs	r4, r1
 80055d8:	9000      	str	r0, [sp, #0]
 80055da:	4293      	cmp	r3, r2
 80055dc:	da00      	bge.n	80055e0 <_printf_common+0x14>
 80055de:	0013      	movs	r3, r2
 80055e0:	0022      	movs	r2, r4
 80055e2:	602b      	str	r3, [r5, #0]
 80055e4:	3243      	adds	r2, #67	; 0x43
 80055e6:	7812      	ldrb	r2, [r2, #0]
 80055e8:	2a00      	cmp	r2, #0
 80055ea:	d001      	beq.n	80055f0 <_printf_common+0x24>
 80055ec:	3301      	adds	r3, #1
 80055ee:	602b      	str	r3, [r5, #0]
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	069b      	lsls	r3, r3, #26
 80055f4:	d502      	bpl.n	80055fc <_printf_common+0x30>
 80055f6:	682b      	ldr	r3, [r5, #0]
 80055f8:	3302      	adds	r3, #2
 80055fa:	602b      	str	r3, [r5, #0]
 80055fc:	6822      	ldr	r2, [r4, #0]
 80055fe:	2306      	movs	r3, #6
 8005600:	0017      	movs	r7, r2
 8005602:	401f      	ands	r7, r3
 8005604:	421a      	tst	r2, r3
 8005606:	d027      	beq.n	8005658 <_printf_common+0x8c>
 8005608:	0023      	movs	r3, r4
 800560a:	3343      	adds	r3, #67	; 0x43
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	1e5a      	subs	r2, r3, #1
 8005610:	4193      	sbcs	r3, r2
 8005612:	6822      	ldr	r2, [r4, #0]
 8005614:	0692      	lsls	r2, r2, #26
 8005616:	d430      	bmi.n	800567a <_printf_common+0xae>
 8005618:	0022      	movs	r2, r4
 800561a:	9901      	ldr	r1, [sp, #4]
 800561c:	9800      	ldr	r0, [sp, #0]
 800561e:	9e08      	ldr	r6, [sp, #32]
 8005620:	3243      	adds	r2, #67	; 0x43
 8005622:	47b0      	blx	r6
 8005624:	1c43      	adds	r3, r0, #1
 8005626:	d025      	beq.n	8005674 <_printf_common+0xa8>
 8005628:	2306      	movs	r3, #6
 800562a:	6820      	ldr	r0, [r4, #0]
 800562c:	682a      	ldr	r2, [r5, #0]
 800562e:	68e1      	ldr	r1, [r4, #12]
 8005630:	2500      	movs	r5, #0
 8005632:	4003      	ands	r3, r0
 8005634:	2b04      	cmp	r3, #4
 8005636:	d103      	bne.n	8005640 <_printf_common+0x74>
 8005638:	1a8d      	subs	r5, r1, r2
 800563a:	43eb      	mvns	r3, r5
 800563c:	17db      	asrs	r3, r3, #31
 800563e:	401d      	ands	r5, r3
 8005640:	68a3      	ldr	r3, [r4, #8]
 8005642:	6922      	ldr	r2, [r4, #16]
 8005644:	4293      	cmp	r3, r2
 8005646:	dd01      	ble.n	800564c <_printf_common+0x80>
 8005648:	1a9b      	subs	r3, r3, r2
 800564a:	18ed      	adds	r5, r5, r3
 800564c:	2700      	movs	r7, #0
 800564e:	42bd      	cmp	r5, r7
 8005650:	d120      	bne.n	8005694 <_printf_common+0xc8>
 8005652:	2000      	movs	r0, #0
 8005654:	e010      	b.n	8005678 <_printf_common+0xac>
 8005656:	3701      	adds	r7, #1
 8005658:	68e3      	ldr	r3, [r4, #12]
 800565a:	682a      	ldr	r2, [r5, #0]
 800565c:	1a9b      	subs	r3, r3, r2
 800565e:	42bb      	cmp	r3, r7
 8005660:	ddd2      	ble.n	8005608 <_printf_common+0x3c>
 8005662:	0022      	movs	r2, r4
 8005664:	2301      	movs	r3, #1
 8005666:	9901      	ldr	r1, [sp, #4]
 8005668:	9800      	ldr	r0, [sp, #0]
 800566a:	9e08      	ldr	r6, [sp, #32]
 800566c:	3219      	adds	r2, #25
 800566e:	47b0      	blx	r6
 8005670:	1c43      	adds	r3, r0, #1
 8005672:	d1f0      	bne.n	8005656 <_printf_common+0x8a>
 8005674:	2001      	movs	r0, #1
 8005676:	4240      	negs	r0, r0
 8005678:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800567a:	2030      	movs	r0, #48	; 0x30
 800567c:	18e1      	adds	r1, r4, r3
 800567e:	3143      	adds	r1, #67	; 0x43
 8005680:	7008      	strb	r0, [r1, #0]
 8005682:	0021      	movs	r1, r4
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	3145      	adds	r1, #69	; 0x45
 8005688:	7809      	ldrb	r1, [r1, #0]
 800568a:	18a2      	adds	r2, r4, r2
 800568c:	3243      	adds	r2, #67	; 0x43
 800568e:	3302      	adds	r3, #2
 8005690:	7011      	strb	r1, [r2, #0]
 8005692:	e7c1      	b.n	8005618 <_printf_common+0x4c>
 8005694:	0022      	movs	r2, r4
 8005696:	2301      	movs	r3, #1
 8005698:	9901      	ldr	r1, [sp, #4]
 800569a:	9800      	ldr	r0, [sp, #0]
 800569c:	9e08      	ldr	r6, [sp, #32]
 800569e:	321a      	adds	r2, #26
 80056a0:	47b0      	blx	r6
 80056a2:	1c43      	adds	r3, r0, #1
 80056a4:	d0e6      	beq.n	8005674 <_printf_common+0xa8>
 80056a6:	3701      	adds	r7, #1
 80056a8:	e7d1      	b.n	800564e <_printf_common+0x82>
	...

080056ac <_printf_i>:
 80056ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ae:	b08b      	sub	sp, #44	; 0x2c
 80056b0:	9206      	str	r2, [sp, #24]
 80056b2:	000a      	movs	r2, r1
 80056b4:	3243      	adds	r2, #67	; 0x43
 80056b6:	9307      	str	r3, [sp, #28]
 80056b8:	9005      	str	r0, [sp, #20]
 80056ba:	9204      	str	r2, [sp, #16]
 80056bc:	7e0a      	ldrb	r2, [r1, #24]
 80056be:	000c      	movs	r4, r1
 80056c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80056c2:	2a78      	cmp	r2, #120	; 0x78
 80056c4:	d807      	bhi.n	80056d6 <_printf_i+0x2a>
 80056c6:	2a62      	cmp	r2, #98	; 0x62
 80056c8:	d809      	bhi.n	80056de <_printf_i+0x32>
 80056ca:	2a00      	cmp	r2, #0
 80056cc:	d100      	bne.n	80056d0 <_printf_i+0x24>
 80056ce:	e0c1      	b.n	8005854 <_printf_i+0x1a8>
 80056d0:	2a58      	cmp	r2, #88	; 0x58
 80056d2:	d100      	bne.n	80056d6 <_printf_i+0x2a>
 80056d4:	e08c      	b.n	80057f0 <_printf_i+0x144>
 80056d6:	0026      	movs	r6, r4
 80056d8:	3642      	adds	r6, #66	; 0x42
 80056da:	7032      	strb	r2, [r6, #0]
 80056dc:	e022      	b.n	8005724 <_printf_i+0x78>
 80056de:	0010      	movs	r0, r2
 80056e0:	3863      	subs	r0, #99	; 0x63
 80056e2:	2815      	cmp	r0, #21
 80056e4:	d8f7      	bhi.n	80056d6 <_printf_i+0x2a>
 80056e6:	f7fa fd17 	bl	8000118 <__gnu_thumb1_case_shi>
 80056ea:	0016      	.short	0x0016
 80056ec:	fff6001f 	.word	0xfff6001f
 80056f0:	fff6fff6 	.word	0xfff6fff6
 80056f4:	001ffff6 	.word	0x001ffff6
 80056f8:	fff6fff6 	.word	0xfff6fff6
 80056fc:	fff6fff6 	.word	0xfff6fff6
 8005700:	003600a8 	.word	0x003600a8
 8005704:	fff6009a 	.word	0xfff6009a
 8005708:	00b9fff6 	.word	0x00b9fff6
 800570c:	0036fff6 	.word	0x0036fff6
 8005710:	fff6fff6 	.word	0xfff6fff6
 8005714:	009e      	.short	0x009e
 8005716:	0026      	movs	r6, r4
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	3642      	adds	r6, #66	; 0x42
 800571c:	1d11      	adds	r1, r2, #4
 800571e:	6019      	str	r1, [r3, #0]
 8005720:	6813      	ldr	r3, [r2, #0]
 8005722:	7033      	strb	r3, [r6, #0]
 8005724:	2301      	movs	r3, #1
 8005726:	e0a7      	b.n	8005878 <_printf_i+0x1cc>
 8005728:	6808      	ldr	r0, [r1, #0]
 800572a:	6819      	ldr	r1, [r3, #0]
 800572c:	1d0a      	adds	r2, r1, #4
 800572e:	0605      	lsls	r5, r0, #24
 8005730:	d50b      	bpl.n	800574a <_printf_i+0x9e>
 8005732:	680d      	ldr	r5, [r1, #0]
 8005734:	601a      	str	r2, [r3, #0]
 8005736:	2d00      	cmp	r5, #0
 8005738:	da03      	bge.n	8005742 <_printf_i+0x96>
 800573a:	232d      	movs	r3, #45	; 0x2d
 800573c:	9a04      	ldr	r2, [sp, #16]
 800573e:	426d      	negs	r5, r5
 8005740:	7013      	strb	r3, [r2, #0]
 8005742:	4b61      	ldr	r3, [pc, #388]	; (80058c8 <_printf_i+0x21c>)
 8005744:	270a      	movs	r7, #10
 8005746:	9303      	str	r3, [sp, #12]
 8005748:	e01b      	b.n	8005782 <_printf_i+0xd6>
 800574a:	680d      	ldr	r5, [r1, #0]
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	0641      	lsls	r1, r0, #25
 8005750:	d5f1      	bpl.n	8005736 <_printf_i+0x8a>
 8005752:	b22d      	sxth	r5, r5
 8005754:	e7ef      	b.n	8005736 <_printf_i+0x8a>
 8005756:	680d      	ldr	r5, [r1, #0]
 8005758:	6819      	ldr	r1, [r3, #0]
 800575a:	1d08      	adds	r0, r1, #4
 800575c:	6018      	str	r0, [r3, #0]
 800575e:	062e      	lsls	r6, r5, #24
 8005760:	d501      	bpl.n	8005766 <_printf_i+0xba>
 8005762:	680d      	ldr	r5, [r1, #0]
 8005764:	e003      	b.n	800576e <_printf_i+0xc2>
 8005766:	066d      	lsls	r5, r5, #25
 8005768:	d5fb      	bpl.n	8005762 <_printf_i+0xb6>
 800576a:	680d      	ldr	r5, [r1, #0]
 800576c:	b2ad      	uxth	r5, r5
 800576e:	4b56      	ldr	r3, [pc, #344]	; (80058c8 <_printf_i+0x21c>)
 8005770:	2708      	movs	r7, #8
 8005772:	9303      	str	r3, [sp, #12]
 8005774:	2a6f      	cmp	r2, #111	; 0x6f
 8005776:	d000      	beq.n	800577a <_printf_i+0xce>
 8005778:	3702      	adds	r7, #2
 800577a:	0023      	movs	r3, r4
 800577c:	2200      	movs	r2, #0
 800577e:	3343      	adds	r3, #67	; 0x43
 8005780:	701a      	strb	r2, [r3, #0]
 8005782:	6863      	ldr	r3, [r4, #4]
 8005784:	60a3      	str	r3, [r4, #8]
 8005786:	2b00      	cmp	r3, #0
 8005788:	db03      	blt.n	8005792 <_printf_i+0xe6>
 800578a:	2204      	movs	r2, #4
 800578c:	6821      	ldr	r1, [r4, #0]
 800578e:	4391      	bics	r1, r2
 8005790:	6021      	str	r1, [r4, #0]
 8005792:	2d00      	cmp	r5, #0
 8005794:	d102      	bne.n	800579c <_printf_i+0xf0>
 8005796:	9e04      	ldr	r6, [sp, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00c      	beq.n	80057b6 <_printf_i+0x10a>
 800579c:	9e04      	ldr	r6, [sp, #16]
 800579e:	0028      	movs	r0, r5
 80057a0:	0039      	movs	r1, r7
 80057a2:	f7fa fd49 	bl	8000238 <__aeabi_uidivmod>
 80057a6:	9b03      	ldr	r3, [sp, #12]
 80057a8:	3e01      	subs	r6, #1
 80057aa:	5c5b      	ldrb	r3, [r3, r1]
 80057ac:	7033      	strb	r3, [r6, #0]
 80057ae:	002b      	movs	r3, r5
 80057b0:	0005      	movs	r5, r0
 80057b2:	429f      	cmp	r7, r3
 80057b4:	d9f3      	bls.n	800579e <_printf_i+0xf2>
 80057b6:	2f08      	cmp	r7, #8
 80057b8:	d109      	bne.n	80057ce <_printf_i+0x122>
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	07db      	lsls	r3, r3, #31
 80057be:	d506      	bpl.n	80057ce <_printf_i+0x122>
 80057c0:	6863      	ldr	r3, [r4, #4]
 80057c2:	6922      	ldr	r2, [r4, #16]
 80057c4:	4293      	cmp	r3, r2
 80057c6:	dc02      	bgt.n	80057ce <_printf_i+0x122>
 80057c8:	2330      	movs	r3, #48	; 0x30
 80057ca:	3e01      	subs	r6, #1
 80057cc:	7033      	strb	r3, [r6, #0]
 80057ce:	9b04      	ldr	r3, [sp, #16]
 80057d0:	1b9b      	subs	r3, r3, r6
 80057d2:	6123      	str	r3, [r4, #16]
 80057d4:	9b07      	ldr	r3, [sp, #28]
 80057d6:	0021      	movs	r1, r4
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	9805      	ldr	r0, [sp, #20]
 80057dc:	9b06      	ldr	r3, [sp, #24]
 80057de:	aa09      	add	r2, sp, #36	; 0x24
 80057e0:	f7ff fef4 	bl	80055cc <_printf_common>
 80057e4:	1c43      	adds	r3, r0, #1
 80057e6:	d14c      	bne.n	8005882 <_printf_i+0x1d6>
 80057e8:	2001      	movs	r0, #1
 80057ea:	4240      	negs	r0, r0
 80057ec:	b00b      	add	sp, #44	; 0x2c
 80057ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057f0:	3145      	adds	r1, #69	; 0x45
 80057f2:	700a      	strb	r2, [r1, #0]
 80057f4:	4a34      	ldr	r2, [pc, #208]	; (80058c8 <_printf_i+0x21c>)
 80057f6:	9203      	str	r2, [sp, #12]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	6821      	ldr	r1, [r4, #0]
 80057fc:	ca20      	ldmia	r2!, {r5}
 80057fe:	601a      	str	r2, [r3, #0]
 8005800:	0608      	lsls	r0, r1, #24
 8005802:	d516      	bpl.n	8005832 <_printf_i+0x186>
 8005804:	07cb      	lsls	r3, r1, #31
 8005806:	d502      	bpl.n	800580e <_printf_i+0x162>
 8005808:	2320      	movs	r3, #32
 800580a:	4319      	orrs	r1, r3
 800580c:	6021      	str	r1, [r4, #0]
 800580e:	2710      	movs	r7, #16
 8005810:	2d00      	cmp	r5, #0
 8005812:	d1b2      	bne.n	800577a <_printf_i+0xce>
 8005814:	2320      	movs	r3, #32
 8005816:	6822      	ldr	r2, [r4, #0]
 8005818:	439a      	bics	r2, r3
 800581a:	6022      	str	r2, [r4, #0]
 800581c:	e7ad      	b.n	800577a <_printf_i+0xce>
 800581e:	2220      	movs	r2, #32
 8005820:	6809      	ldr	r1, [r1, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	6022      	str	r2, [r4, #0]
 8005826:	0022      	movs	r2, r4
 8005828:	2178      	movs	r1, #120	; 0x78
 800582a:	3245      	adds	r2, #69	; 0x45
 800582c:	7011      	strb	r1, [r2, #0]
 800582e:	4a27      	ldr	r2, [pc, #156]	; (80058cc <_printf_i+0x220>)
 8005830:	e7e1      	b.n	80057f6 <_printf_i+0x14a>
 8005832:	0648      	lsls	r0, r1, #25
 8005834:	d5e6      	bpl.n	8005804 <_printf_i+0x158>
 8005836:	b2ad      	uxth	r5, r5
 8005838:	e7e4      	b.n	8005804 <_printf_i+0x158>
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	680d      	ldr	r5, [r1, #0]
 800583e:	1d10      	adds	r0, r2, #4
 8005840:	6949      	ldr	r1, [r1, #20]
 8005842:	6018      	str	r0, [r3, #0]
 8005844:	6813      	ldr	r3, [r2, #0]
 8005846:	062e      	lsls	r6, r5, #24
 8005848:	d501      	bpl.n	800584e <_printf_i+0x1a2>
 800584a:	6019      	str	r1, [r3, #0]
 800584c:	e002      	b.n	8005854 <_printf_i+0x1a8>
 800584e:	066d      	lsls	r5, r5, #25
 8005850:	d5fb      	bpl.n	800584a <_printf_i+0x19e>
 8005852:	8019      	strh	r1, [r3, #0]
 8005854:	2300      	movs	r3, #0
 8005856:	9e04      	ldr	r6, [sp, #16]
 8005858:	6123      	str	r3, [r4, #16]
 800585a:	e7bb      	b.n	80057d4 <_printf_i+0x128>
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	1d11      	adds	r1, r2, #4
 8005860:	6019      	str	r1, [r3, #0]
 8005862:	6816      	ldr	r6, [r2, #0]
 8005864:	2100      	movs	r1, #0
 8005866:	0030      	movs	r0, r6
 8005868:	6862      	ldr	r2, [r4, #4]
 800586a:	f000 f831 	bl	80058d0 <memchr>
 800586e:	2800      	cmp	r0, #0
 8005870:	d001      	beq.n	8005876 <_printf_i+0x1ca>
 8005872:	1b80      	subs	r0, r0, r6
 8005874:	6060      	str	r0, [r4, #4]
 8005876:	6863      	ldr	r3, [r4, #4]
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	2300      	movs	r3, #0
 800587c:	9a04      	ldr	r2, [sp, #16]
 800587e:	7013      	strb	r3, [r2, #0]
 8005880:	e7a8      	b.n	80057d4 <_printf_i+0x128>
 8005882:	6923      	ldr	r3, [r4, #16]
 8005884:	0032      	movs	r2, r6
 8005886:	9906      	ldr	r1, [sp, #24]
 8005888:	9805      	ldr	r0, [sp, #20]
 800588a:	9d07      	ldr	r5, [sp, #28]
 800588c:	47a8      	blx	r5
 800588e:	1c43      	adds	r3, r0, #1
 8005890:	d0aa      	beq.n	80057e8 <_printf_i+0x13c>
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	079b      	lsls	r3, r3, #30
 8005896:	d415      	bmi.n	80058c4 <_printf_i+0x218>
 8005898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800589a:	68e0      	ldr	r0, [r4, #12]
 800589c:	4298      	cmp	r0, r3
 800589e:	daa5      	bge.n	80057ec <_printf_i+0x140>
 80058a0:	0018      	movs	r0, r3
 80058a2:	e7a3      	b.n	80057ec <_printf_i+0x140>
 80058a4:	0022      	movs	r2, r4
 80058a6:	2301      	movs	r3, #1
 80058a8:	9906      	ldr	r1, [sp, #24]
 80058aa:	9805      	ldr	r0, [sp, #20]
 80058ac:	9e07      	ldr	r6, [sp, #28]
 80058ae:	3219      	adds	r2, #25
 80058b0:	47b0      	blx	r6
 80058b2:	1c43      	adds	r3, r0, #1
 80058b4:	d098      	beq.n	80057e8 <_printf_i+0x13c>
 80058b6:	3501      	adds	r5, #1
 80058b8:	68e3      	ldr	r3, [r4, #12]
 80058ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058bc:	1a9b      	subs	r3, r3, r2
 80058be:	42ab      	cmp	r3, r5
 80058c0:	dcf0      	bgt.n	80058a4 <_printf_i+0x1f8>
 80058c2:	e7e9      	b.n	8005898 <_printf_i+0x1ec>
 80058c4:	2500      	movs	r5, #0
 80058c6:	e7f7      	b.n	80058b8 <_printf_i+0x20c>
 80058c8:	08005cb5 	.word	0x08005cb5
 80058cc:	08005cc6 	.word	0x08005cc6

080058d0 <memchr>:
 80058d0:	b2c9      	uxtb	r1, r1
 80058d2:	1882      	adds	r2, r0, r2
 80058d4:	4290      	cmp	r0, r2
 80058d6:	d101      	bne.n	80058dc <memchr+0xc>
 80058d8:	2000      	movs	r0, #0
 80058da:	4770      	bx	lr
 80058dc:	7803      	ldrb	r3, [r0, #0]
 80058de:	428b      	cmp	r3, r1
 80058e0:	d0fb      	beq.n	80058da <memchr+0xa>
 80058e2:	3001      	adds	r0, #1
 80058e4:	e7f6      	b.n	80058d4 <memchr+0x4>

080058e6 <memmove>:
 80058e6:	b510      	push	{r4, lr}
 80058e8:	4288      	cmp	r0, r1
 80058ea:	d902      	bls.n	80058f2 <memmove+0xc>
 80058ec:	188b      	adds	r3, r1, r2
 80058ee:	4298      	cmp	r0, r3
 80058f0:	d303      	bcc.n	80058fa <memmove+0x14>
 80058f2:	2300      	movs	r3, #0
 80058f4:	e007      	b.n	8005906 <memmove+0x20>
 80058f6:	5c8b      	ldrb	r3, [r1, r2]
 80058f8:	5483      	strb	r3, [r0, r2]
 80058fa:	3a01      	subs	r2, #1
 80058fc:	d2fb      	bcs.n	80058f6 <memmove+0x10>
 80058fe:	bd10      	pop	{r4, pc}
 8005900:	5ccc      	ldrb	r4, [r1, r3]
 8005902:	54c4      	strb	r4, [r0, r3]
 8005904:	3301      	adds	r3, #1
 8005906:	429a      	cmp	r2, r3
 8005908:	d1fa      	bne.n	8005900 <memmove+0x1a>
 800590a:	e7f8      	b.n	80058fe <memmove+0x18>

0800590c <_free_r>:
 800590c:	b570      	push	{r4, r5, r6, lr}
 800590e:	0005      	movs	r5, r0
 8005910:	2900      	cmp	r1, #0
 8005912:	d010      	beq.n	8005936 <_free_r+0x2a>
 8005914:	1f0c      	subs	r4, r1, #4
 8005916:	6823      	ldr	r3, [r4, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	da00      	bge.n	800591e <_free_r+0x12>
 800591c:	18e4      	adds	r4, r4, r3
 800591e:	0028      	movs	r0, r5
 8005920:	f000 f918 	bl	8005b54 <__malloc_lock>
 8005924:	4a1d      	ldr	r2, [pc, #116]	; (800599c <_free_r+0x90>)
 8005926:	6813      	ldr	r3, [r2, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d105      	bne.n	8005938 <_free_r+0x2c>
 800592c:	6063      	str	r3, [r4, #4]
 800592e:	6014      	str	r4, [r2, #0]
 8005930:	0028      	movs	r0, r5
 8005932:	f000 f917 	bl	8005b64 <__malloc_unlock>
 8005936:	bd70      	pop	{r4, r5, r6, pc}
 8005938:	42a3      	cmp	r3, r4
 800593a:	d908      	bls.n	800594e <_free_r+0x42>
 800593c:	6821      	ldr	r1, [r4, #0]
 800593e:	1860      	adds	r0, r4, r1
 8005940:	4283      	cmp	r3, r0
 8005942:	d1f3      	bne.n	800592c <_free_r+0x20>
 8005944:	6818      	ldr	r0, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	1841      	adds	r1, r0, r1
 800594a:	6021      	str	r1, [r4, #0]
 800594c:	e7ee      	b.n	800592c <_free_r+0x20>
 800594e:	001a      	movs	r2, r3
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <_free_r+0x4e>
 8005956:	42a3      	cmp	r3, r4
 8005958:	d9f9      	bls.n	800594e <_free_r+0x42>
 800595a:	6811      	ldr	r1, [r2, #0]
 800595c:	1850      	adds	r0, r2, r1
 800595e:	42a0      	cmp	r0, r4
 8005960:	d10b      	bne.n	800597a <_free_r+0x6e>
 8005962:	6820      	ldr	r0, [r4, #0]
 8005964:	1809      	adds	r1, r1, r0
 8005966:	1850      	adds	r0, r2, r1
 8005968:	6011      	str	r1, [r2, #0]
 800596a:	4283      	cmp	r3, r0
 800596c:	d1e0      	bne.n	8005930 <_free_r+0x24>
 800596e:	6818      	ldr	r0, [r3, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	1841      	adds	r1, r0, r1
 8005974:	6011      	str	r1, [r2, #0]
 8005976:	6053      	str	r3, [r2, #4]
 8005978:	e7da      	b.n	8005930 <_free_r+0x24>
 800597a:	42a0      	cmp	r0, r4
 800597c:	d902      	bls.n	8005984 <_free_r+0x78>
 800597e:	230c      	movs	r3, #12
 8005980:	602b      	str	r3, [r5, #0]
 8005982:	e7d5      	b.n	8005930 <_free_r+0x24>
 8005984:	6821      	ldr	r1, [r4, #0]
 8005986:	1860      	adds	r0, r4, r1
 8005988:	4283      	cmp	r3, r0
 800598a:	d103      	bne.n	8005994 <_free_r+0x88>
 800598c:	6818      	ldr	r0, [r3, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	1841      	adds	r1, r0, r1
 8005992:	6021      	str	r1, [r4, #0]
 8005994:	6063      	str	r3, [r4, #4]
 8005996:	6054      	str	r4, [r2, #4]
 8005998:	e7ca      	b.n	8005930 <_free_r+0x24>
 800599a:	46c0      	nop			; (mov r8, r8)
 800599c:	20000484 	.word	0x20000484

080059a0 <sbrk_aligned>:
 80059a0:	b570      	push	{r4, r5, r6, lr}
 80059a2:	4e0f      	ldr	r6, [pc, #60]	; (80059e0 <sbrk_aligned+0x40>)
 80059a4:	000d      	movs	r5, r1
 80059a6:	6831      	ldr	r1, [r6, #0]
 80059a8:	0004      	movs	r4, r0
 80059aa:	2900      	cmp	r1, #0
 80059ac:	d102      	bne.n	80059b4 <sbrk_aligned+0x14>
 80059ae:	f000 f8bf 	bl	8005b30 <_sbrk_r>
 80059b2:	6030      	str	r0, [r6, #0]
 80059b4:	0029      	movs	r1, r5
 80059b6:	0020      	movs	r0, r4
 80059b8:	f000 f8ba 	bl	8005b30 <_sbrk_r>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	d00a      	beq.n	80059d6 <sbrk_aligned+0x36>
 80059c0:	2303      	movs	r3, #3
 80059c2:	1cc5      	adds	r5, r0, #3
 80059c4:	439d      	bics	r5, r3
 80059c6:	42a8      	cmp	r0, r5
 80059c8:	d007      	beq.n	80059da <sbrk_aligned+0x3a>
 80059ca:	1a29      	subs	r1, r5, r0
 80059cc:	0020      	movs	r0, r4
 80059ce:	f000 f8af 	bl	8005b30 <_sbrk_r>
 80059d2:	1c43      	adds	r3, r0, #1
 80059d4:	d101      	bne.n	80059da <sbrk_aligned+0x3a>
 80059d6:	2501      	movs	r5, #1
 80059d8:	426d      	negs	r5, r5
 80059da:	0028      	movs	r0, r5
 80059dc:	bd70      	pop	{r4, r5, r6, pc}
 80059de:	46c0      	nop			; (mov r8, r8)
 80059e0:	20000488 	.word	0x20000488

080059e4 <_malloc_r>:
 80059e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059e6:	2203      	movs	r2, #3
 80059e8:	1ccb      	adds	r3, r1, #3
 80059ea:	4393      	bics	r3, r2
 80059ec:	3308      	adds	r3, #8
 80059ee:	0006      	movs	r6, r0
 80059f0:	001f      	movs	r7, r3
 80059f2:	2b0c      	cmp	r3, #12
 80059f4:	d232      	bcs.n	8005a5c <_malloc_r+0x78>
 80059f6:	270c      	movs	r7, #12
 80059f8:	42b9      	cmp	r1, r7
 80059fa:	d831      	bhi.n	8005a60 <_malloc_r+0x7c>
 80059fc:	0030      	movs	r0, r6
 80059fe:	f000 f8a9 	bl	8005b54 <__malloc_lock>
 8005a02:	4d32      	ldr	r5, [pc, #200]	; (8005acc <_malloc_r+0xe8>)
 8005a04:	682b      	ldr	r3, [r5, #0]
 8005a06:	001c      	movs	r4, r3
 8005a08:	2c00      	cmp	r4, #0
 8005a0a:	d12e      	bne.n	8005a6a <_malloc_r+0x86>
 8005a0c:	0039      	movs	r1, r7
 8005a0e:	0030      	movs	r0, r6
 8005a10:	f7ff ffc6 	bl	80059a0 <sbrk_aligned>
 8005a14:	0004      	movs	r4, r0
 8005a16:	1c43      	adds	r3, r0, #1
 8005a18:	d11e      	bne.n	8005a58 <_malloc_r+0x74>
 8005a1a:	682c      	ldr	r4, [r5, #0]
 8005a1c:	0025      	movs	r5, r4
 8005a1e:	2d00      	cmp	r5, #0
 8005a20:	d14a      	bne.n	8005ab8 <_malloc_r+0xd4>
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	0029      	movs	r1, r5
 8005a26:	18e3      	adds	r3, r4, r3
 8005a28:	0030      	movs	r0, r6
 8005a2a:	9301      	str	r3, [sp, #4]
 8005a2c:	f000 f880 	bl	8005b30 <_sbrk_r>
 8005a30:	9b01      	ldr	r3, [sp, #4]
 8005a32:	4283      	cmp	r3, r0
 8005a34:	d143      	bne.n	8005abe <_malloc_r+0xda>
 8005a36:	6823      	ldr	r3, [r4, #0]
 8005a38:	3703      	adds	r7, #3
 8005a3a:	1aff      	subs	r7, r7, r3
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	439f      	bics	r7, r3
 8005a40:	3708      	adds	r7, #8
 8005a42:	2f0c      	cmp	r7, #12
 8005a44:	d200      	bcs.n	8005a48 <_malloc_r+0x64>
 8005a46:	270c      	movs	r7, #12
 8005a48:	0039      	movs	r1, r7
 8005a4a:	0030      	movs	r0, r6
 8005a4c:	f7ff ffa8 	bl	80059a0 <sbrk_aligned>
 8005a50:	1c43      	adds	r3, r0, #1
 8005a52:	d034      	beq.n	8005abe <_malloc_r+0xda>
 8005a54:	6823      	ldr	r3, [r4, #0]
 8005a56:	19df      	adds	r7, r3, r7
 8005a58:	6027      	str	r7, [r4, #0]
 8005a5a:	e013      	b.n	8005a84 <_malloc_r+0xa0>
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	dacb      	bge.n	80059f8 <_malloc_r+0x14>
 8005a60:	230c      	movs	r3, #12
 8005a62:	2500      	movs	r5, #0
 8005a64:	6033      	str	r3, [r6, #0]
 8005a66:	0028      	movs	r0, r5
 8005a68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a6a:	6822      	ldr	r2, [r4, #0]
 8005a6c:	1bd1      	subs	r1, r2, r7
 8005a6e:	d420      	bmi.n	8005ab2 <_malloc_r+0xce>
 8005a70:	290b      	cmp	r1, #11
 8005a72:	d917      	bls.n	8005aa4 <_malloc_r+0xc0>
 8005a74:	19e2      	adds	r2, r4, r7
 8005a76:	6027      	str	r7, [r4, #0]
 8005a78:	42a3      	cmp	r3, r4
 8005a7a:	d111      	bne.n	8005aa0 <_malloc_r+0xbc>
 8005a7c:	602a      	str	r2, [r5, #0]
 8005a7e:	6863      	ldr	r3, [r4, #4]
 8005a80:	6011      	str	r1, [r2, #0]
 8005a82:	6053      	str	r3, [r2, #4]
 8005a84:	0030      	movs	r0, r6
 8005a86:	0025      	movs	r5, r4
 8005a88:	f000 f86c 	bl	8005b64 <__malloc_unlock>
 8005a8c:	2207      	movs	r2, #7
 8005a8e:	350b      	adds	r5, #11
 8005a90:	1d23      	adds	r3, r4, #4
 8005a92:	4395      	bics	r5, r2
 8005a94:	1aea      	subs	r2, r5, r3
 8005a96:	429d      	cmp	r5, r3
 8005a98:	d0e5      	beq.n	8005a66 <_malloc_r+0x82>
 8005a9a:	1b5b      	subs	r3, r3, r5
 8005a9c:	50a3      	str	r3, [r4, r2]
 8005a9e:	e7e2      	b.n	8005a66 <_malloc_r+0x82>
 8005aa0:	605a      	str	r2, [r3, #4]
 8005aa2:	e7ec      	b.n	8005a7e <_malloc_r+0x9a>
 8005aa4:	6862      	ldr	r2, [r4, #4]
 8005aa6:	42a3      	cmp	r3, r4
 8005aa8:	d101      	bne.n	8005aae <_malloc_r+0xca>
 8005aaa:	602a      	str	r2, [r5, #0]
 8005aac:	e7ea      	b.n	8005a84 <_malloc_r+0xa0>
 8005aae:	605a      	str	r2, [r3, #4]
 8005ab0:	e7e8      	b.n	8005a84 <_malloc_r+0xa0>
 8005ab2:	0023      	movs	r3, r4
 8005ab4:	6864      	ldr	r4, [r4, #4]
 8005ab6:	e7a7      	b.n	8005a08 <_malloc_r+0x24>
 8005ab8:	002c      	movs	r4, r5
 8005aba:	686d      	ldr	r5, [r5, #4]
 8005abc:	e7af      	b.n	8005a1e <_malloc_r+0x3a>
 8005abe:	230c      	movs	r3, #12
 8005ac0:	0030      	movs	r0, r6
 8005ac2:	6033      	str	r3, [r6, #0]
 8005ac4:	f000 f84e 	bl	8005b64 <__malloc_unlock>
 8005ac8:	e7cd      	b.n	8005a66 <_malloc_r+0x82>
 8005aca:	46c0      	nop			; (mov r8, r8)
 8005acc:	20000484 	.word	0x20000484

08005ad0 <_realloc_r>:
 8005ad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ad2:	0007      	movs	r7, r0
 8005ad4:	000e      	movs	r6, r1
 8005ad6:	0014      	movs	r4, r2
 8005ad8:	2900      	cmp	r1, #0
 8005ada:	d105      	bne.n	8005ae8 <_realloc_r+0x18>
 8005adc:	0011      	movs	r1, r2
 8005ade:	f7ff ff81 	bl	80059e4 <_malloc_r>
 8005ae2:	0005      	movs	r5, r0
 8005ae4:	0028      	movs	r0, r5
 8005ae6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ae8:	2a00      	cmp	r2, #0
 8005aea:	d103      	bne.n	8005af4 <_realloc_r+0x24>
 8005aec:	f7ff ff0e 	bl	800590c <_free_r>
 8005af0:	0025      	movs	r5, r4
 8005af2:	e7f7      	b.n	8005ae4 <_realloc_r+0x14>
 8005af4:	f000 f83e 	bl	8005b74 <_malloc_usable_size_r>
 8005af8:	9001      	str	r0, [sp, #4]
 8005afa:	4284      	cmp	r4, r0
 8005afc:	d803      	bhi.n	8005b06 <_realloc_r+0x36>
 8005afe:	0035      	movs	r5, r6
 8005b00:	0843      	lsrs	r3, r0, #1
 8005b02:	42a3      	cmp	r3, r4
 8005b04:	d3ee      	bcc.n	8005ae4 <_realloc_r+0x14>
 8005b06:	0021      	movs	r1, r4
 8005b08:	0038      	movs	r0, r7
 8005b0a:	f7ff ff6b 	bl	80059e4 <_malloc_r>
 8005b0e:	1e05      	subs	r5, r0, #0
 8005b10:	d0e8      	beq.n	8005ae4 <_realloc_r+0x14>
 8005b12:	9b01      	ldr	r3, [sp, #4]
 8005b14:	0022      	movs	r2, r4
 8005b16:	429c      	cmp	r4, r3
 8005b18:	d900      	bls.n	8005b1c <_realloc_r+0x4c>
 8005b1a:	001a      	movs	r2, r3
 8005b1c:	0031      	movs	r1, r6
 8005b1e:	0028      	movs	r0, r5
 8005b20:	f7ff fbc0 	bl	80052a4 <memcpy>
 8005b24:	0031      	movs	r1, r6
 8005b26:	0038      	movs	r0, r7
 8005b28:	f7ff fef0 	bl	800590c <_free_r>
 8005b2c:	e7da      	b.n	8005ae4 <_realloc_r+0x14>
	...

08005b30 <_sbrk_r>:
 8005b30:	2300      	movs	r3, #0
 8005b32:	b570      	push	{r4, r5, r6, lr}
 8005b34:	4d06      	ldr	r5, [pc, #24]	; (8005b50 <_sbrk_r+0x20>)
 8005b36:	0004      	movs	r4, r0
 8005b38:	0008      	movs	r0, r1
 8005b3a:	602b      	str	r3, [r5, #0]
 8005b3c:	f7fb fddc 	bl	80016f8 <_sbrk>
 8005b40:	1c43      	adds	r3, r0, #1
 8005b42:	d103      	bne.n	8005b4c <_sbrk_r+0x1c>
 8005b44:	682b      	ldr	r3, [r5, #0]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d000      	beq.n	8005b4c <_sbrk_r+0x1c>
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	bd70      	pop	{r4, r5, r6, pc}
 8005b4e:	46c0      	nop			; (mov r8, r8)
 8005b50:	2000048c 	.word	0x2000048c

08005b54 <__malloc_lock>:
 8005b54:	b510      	push	{r4, lr}
 8005b56:	4802      	ldr	r0, [pc, #8]	; (8005b60 <__malloc_lock+0xc>)
 8005b58:	f000 f814 	bl	8005b84 <__retarget_lock_acquire_recursive>
 8005b5c:	bd10      	pop	{r4, pc}
 8005b5e:	46c0      	nop			; (mov r8, r8)
 8005b60:	20000490 	.word	0x20000490

08005b64 <__malloc_unlock>:
 8005b64:	b510      	push	{r4, lr}
 8005b66:	4802      	ldr	r0, [pc, #8]	; (8005b70 <__malloc_unlock+0xc>)
 8005b68:	f000 f80d 	bl	8005b86 <__retarget_lock_release_recursive>
 8005b6c:	bd10      	pop	{r4, pc}
 8005b6e:	46c0      	nop			; (mov r8, r8)
 8005b70:	20000490 	.word	0x20000490

08005b74 <_malloc_usable_size_r>:
 8005b74:	1f0b      	subs	r3, r1, #4
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	1f18      	subs	r0, r3, #4
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	da01      	bge.n	8005b82 <_malloc_usable_size_r+0xe>
 8005b7e:	580b      	ldr	r3, [r1, r0]
 8005b80:	18c0      	adds	r0, r0, r3
 8005b82:	4770      	bx	lr

08005b84 <__retarget_lock_acquire_recursive>:
 8005b84:	4770      	bx	lr

08005b86 <__retarget_lock_release_recursive>:
 8005b86:	4770      	bx	lr

08005b88 <_init>:
 8005b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8a:	46c0      	nop			; (mov r8, r8)
 8005b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b8e:	bc08      	pop	{r3}
 8005b90:	469e      	mov	lr, r3
 8005b92:	4770      	bx	lr

08005b94 <_fini>:
 8005b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b96:	46c0      	nop			; (mov r8, r8)
 8005b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b9a:	bc08      	pop	{r3}
 8005b9c:	469e      	mov	lr, r3
 8005b9e:	4770      	bx	lr
