0.6
2018.3
Dec  7 2018
00:33:28
G:/Git/fpgaLearning/YeHuo/vivado2018/testPL/testPL/testPL.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
G:/Git/fpgaLearning/YeHuo/vivado2018/testPL/testPL/testPL.srcs/sim_1/new/testPL_tb.v,1724601022,verilog,,,,testPL_tb,,,,,,,,
G:/Git/fpgaLearning/YeHuo/vivado2018/testPL/testPL/testPL.srcs/sources_1/new/testPL.v,1724600810,verilog,,G:/Git/fpgaLearning/YeHuo/vivado2018/testPL/testPL/testPL.srcs/sim_1/new/testPL_tb.v,,led,,,,,,,,
