/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  reg [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  reg [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_43z;
  reg [4:0] celloutsig_0_49z;
  wire [15:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_67z;
  reg [17:0] celloutsig_0_68z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [52:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[65:62] & celloutsig_0_1z[6:3];
  assign celloutsig_0_67z = { celloutsig_0_21z[8:4], celloutsig_0_19z, celloutsig_0_28z } & { celloutsig_0_25z[1:0], celloutsig_0_11z, celloutsig_0_49z };
  assign celloutsig_1_7z = in_data[148:142] & celloutsig_1_6z[8:2];
  assign celloutsig_1_12z = celloutsig_1_5z[2:0] & celloutsig_1_0z[4:2];
  assign celloutsig_1_18z = celloutsig_1_1z & { celloutsig_1_15z[1], celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_5z[1], celloutsig_0_2z } & { celloutsig_0_2z[5:0], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_11z[2:0], celloutsig_0_5z } & celloutsig_0_4z[6:0];
  assign celloutsig_0_16z = { celloutsig_0_2z[6:5], celloutsig_0_5z } & celloutsig_0_9z[32:27];
  assign celloutsig_0_27z = celloutsig_0_4z[15:10] & celloutsig_0_24z[7:2];
  assign celloutsig_0_36z = in_data[32:25] / { 1'h1, celloutsig_0_18z[2:0], celloutsig_0_28z };
  assign celloutsig_0_4z = { celloutsig_0_0z[6:3], celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[57:50], celloutsig_0_8z } / { 1'h1, celloutsig_0_4z[12:9], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_4z[3:1], celloutsig_0_8z } / { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_14z = celloutsig_0_5z / { 1'h1, celloutsig_0_3z[3:1] };
  assign celloutsig_0_18z = { celloutsig_0_4z[11:9], celloutsig_0_11z } / { 1'h1, in_data[30:20] };
  assign celloutsig_0_0z = in_data[41:34] * in_data[15:8];
  assign celloutsig_0_43z = { celloutsig_0_15z, celloutsig_0_29z } * celloutsig_0_35z[10:6];
  assign celloutsig_0_6z = { celloutsig_0_2z[4], celloutsig_0_3z, celloutsig_0_1z } * { celloutsig_0_0z[6:1], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[112:104] * in_data[158:150];
  assign celloutsig_0_1z = in_data[86:80] * celloutsig_0_0z[6:0];
  assign celloutsig_0_2z = in_data[12:6] * celloutsig_0_0z[7:1];
  assign celloutsig_0_29z = celloutsig_0_27z[4:1] * { celloutsig_0_3z[3:1], celloutsig_0_20z };
  assign celloutsig_0_35z = - { celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_1z = - celloutsig_1_0z[7:0];
  assign celloutsig_1_2z = - in_data[112:108];
  assign celloutsig_1_4z = - { celloutsig_1_2z[3:0], celloutsig_1_1z };
  assign celloutsig_1_5z = - celloutsig_1_4z[9:4];
  assign celloutsig_1_6z = - { celloutsig_1_5z[5:1], celloutsig_1_0z };
  assign celloutsig_1_13z = - { celloutsig_1_5z[5:1], celloutsig_1_9z };
  assign celloutsig_1_15z = - { celloutsig_1_2z[2:1], celloutsig_1_11z };
  assign celloutsig_0_9z = - { celloutsig_0_6z[12:9], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_19z = - { celloutsig_0_3z[1:0], celloutsig_0_3z };
  assign celloutsig_0_21z = - { celloutsig_0_5z[3:1], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_24z = - { celloutsig_0_14z[3], celloutsig_0_23z, celloutsig_0_16z };
  assign celloutsig_0_25z = - celloutsig_0_6z[6:0];
  assign celloutsig_1_3z = ~((in_data[181] & in_data[124]) | celloutsig_1_0z[2]);
  assign celloutsig_0_7z = ~((celloutsig_0_0z[5] & celloutsig_0_4z[0]) | celloutsig_0_5z[2]);
  assign celloutsig_1_9z = ~((celloutsig_1_2z[0] & celloutsig_1_0z[1]) | celloutsig_1_1z[6]);
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_7z[2]) | celloutsig_1_2z[0]);
  assign celloutsig_1_14z = ~((celloutsig_1_2z[1] & celloutsig_1_3z) | celloutsig_1_0z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_12z[1]) | celloutsig_1_13z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_0z[6]) | celloutsig_0_5z[1]);
  assign celloutsig_0_15z = ~((celloutsig_0_3z[3] & celloutsig_0_14z[0]) | celloutsig_0_12z[6]);
  assign celloutsig_0_20z = ~((celloutsig_0_4z[4] & celloutsig_0_1z[2]) | celloutsig_0_16z[4]);
  assign celloutsig_0_23z = ~((celloutsig_0_13z[0] & celloutsig_0_5z[2]) | celloutsig_0_11z[5]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[72:68];
  always_latch
    if (clkin_data[64]) celloutsig_0_49z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_49z = celloutsig_0_43z;
  always_latch
    if (clkin_data[64]) celloutsig_0_68z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_68z = { celloutsig_0_27z[4:0], celloutsig_0_3z, celloutsig_0_36z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_28z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_28z = { celloutsig_0_10z[3:1], celloutsig_0_20z };
  assign { out_data[135:128], out_data[96], out_data[47:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
