# SPI_Interface
Serial Peripheral Interface WIth Verilog

CMP 1st Year 2nd Term 
Logic Design 2 Project

# Modules
1. Master
2. Slave  
3. Integration of a Master with 3 Slaves in a Regular Multi-slave mode
4. Self-Checking Testbenches for the Master, Slave and Integration 

(Additional info in Project Description.pdf)


## Contributors
- [Gheiath](https://github.com/GhiathAjam)
- [Ahmed Ghareeb](https://github.com/ahmed-8areeb)
- [Mostafa Ahmed](https://github.com/Elonsolmostafa1)
- [Nour El-Din](https://github.com/nour-aldin)

