# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/Simulation/ModelSim/ExU.mpf
# Loading project ExU
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(18): (vcom-1339) Selected signal assignment choices cover only 4 out of 81 cases.
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(23): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# ** Error: (vcom-11) Could not find work.andgate.
# ** Error (suppressible): C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(21): (vcom-1195) Cannot find expanded name "work.AndGate".
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(21): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.orgate.
# ** Error (suppressible): C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(22): (vcom-1195) Cannot find expanded name "work.OrGate".
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(22): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.xorgate.
# ** Error (suppressible): C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(23): (vcom-1195) Cannot find expanded name "work.XorGate".
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(23): Unknown expanded name.
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(25): (vcom-1339) Selected signal assignment choices cover only 4 out of 81 cases.
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(30): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# ** Error: (vcom-11) Could not find work.andgate.
# ** Error (suppressible): C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(21): (vcom-1195) Cannot find expanded name "work.AndGate".
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(21): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.orgate.
# ** Error (suppressible): C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(22): (vcom-1195) Cannot find expanded name "work.OrGate".
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(22): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.xorgate.
# ** Error (suppressible): C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(23): (vcom-1195) Cannot find expanded name "work.XorGate".
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(23): Unknown expanded name.
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(25): (vcom-1339) Selected signal assignment choices cover only 4 out of 81 cases.
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(30): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicGates.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity AndGate
# -- Compiling architecture rtl of AndGate
# -- Compiling entity OrGate
# -- Compiling architecture rtl of OrGate
# -- Compiling entity XorGate
# -- Compiling architecture rtl of XorGate
# 
# 
# 2 compiles, 1 failed with 11 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# -- Loading entity AndGate
# -- Loading entity OrGate
# -- Loading entity XorGate
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(25): (vcom-1339) Selected signal assignment choices cover only 4 out of 81 cases.
# ** Error: C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd(30): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicGates.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity AndGate
# -- Compiling architecture rtl of AndGate
# -- Compiling entity OrGate
# -- Compiling architecture rtl of OrGate
# -- Compiling entity XorGate
# -- Compiling architecture rtl of XorGate
# 
# 
# 2 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# -- Loading entity AndGate
# -- Loading entity OrGate
# -- Loading entity XorGate
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicGates.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity AndGate
# -- Compiling architecture rtl of AndGate
# -- Compiling entity OrGate
# -- Compiling architecture rtl of OrGate
# -- Compiling entity XorGate
# -- Compiling architecture rtl of XorGate
# 
# 
# 2 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# -- Loading entity AndGate
# -- Loading entity OrGate
# -- Loading entity XorGate
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Jin-Desktop/Documents/Projects/ensc350-finalproject/ExU/SourceCode/LogicGates.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity AndGate
# -- Compiling architecture rtl of AndGate
# -- Compiling entity OrGate
# -- Compiling architecture rtl of OrGate
# -- Compiling entity XorGate
# -- Compiling architecture rtl of XorGate
# 
# 
# 2 compiles, 0 failed with no errors.
