<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>test</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.599</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<prototype_x1>
<TripCount>26</TripCount>
<Latency>4108</Latency>
<IterationLatency>158</IterationLatency>
<prototype_y>
<TripCount>156</TripCount>
<Latency>156</Latency>
<IterationLatency>1</IterationLatency>
</prototype_y>
</prototype_x1>
<prototypeCounter_x2>
<TripCount>26</TripCount>
<Latency>259636</Latency>
<IterationLatency>9986</IterationLatency>
<prototypeCounter_y1>
<TripCount>9984</TripCount>
<Latency>9984</Latency>
<IterationLatency>1</IterationLatency>
</prototypeCounter_y1>
</prototypeCounter_x2>
<distance1_x10>
<TripCount>156</TripCount>
<Latency>156</Latency>
<IterationLatency>1</IterationLatency>
</distance1_x10>
<i4>
<TripCount>6238</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<i5>
<TripCount>26</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update2_x14>
<TripCount>156</TripCount>
<Latency>624</Latency>
<IterationLatency>4</IterationLatency>
</update2_x14>
<update3_x15>
<TripCount>156</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update3_x15.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</update3_x15.1>
</update3_x15>
</i5>
</i4>
<distance1_x23>
<TripCount>156</TripCount>
<Latency>156</Latency>
<IterationLatency>1</IterationLatency>
</distance1_x23>
<i7>
<TripCount>1559</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<i8>
<TripCount>26</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update4_x27>
<TripCount>156</TripCount>
<Latency>312</Latency>
<IterationLatency>2</IterationLatency>
</update4_x27>
<update5_x28>
<TripCount>156</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update5_x28.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</update5_x28.1>
</update5_x28>
</i8>
</i7>
<update_x35>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<distance_x36>
<TripCount>156</TripCount>
<Latency>156</Latency>
<IterationLatency>1</IterationLatency>
</distance_x36>
<pre_dist_x37>
<TripCount>156</TripCount>
<Latency>156</Latency>
<IterationLatency>1</IterationLatency>
</pre_dist_x37>
<hamming_dist_x38>
<TripCount>26</TripCount>
<Latency>26</Latency>
<IterationLatency>1</IterationLatency>
</hamming_dist_x38>
<i10>
<TripCount>6238</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<i11>
<TripCount>26</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update6_x39>
<TripCount>156</TripCount>
<Latency>624</Latency>
<IterationLatency>4</IterationLatency>
</update6_x39>
<update7_x40>
<TripCount>156</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update7_x40.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</update7_x40.1>
</update7_x40>
<update_m>
<TripCount>156</TripCount>
<Latency>312</Latency>
<IterationLatency>2</IterationLatency>
</update_m>
</i11>
<i12>
<TripCount>26</TripCount>
<Latency>52</Latency>
<IterationLatency>2</IterationLatency>
</i12>
<i13>
<TripCount>156</TripCount>
<Latency>
<range>
<min>480012</min>
<max>489996</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3077</min>
<max>3141</max>
</range>
</IterationLatency>
<i14>
<TripCount>64</TripCount>
<Latency>
<range>
<min>3072</min>
<max>3136</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>48</min>
<max>49</max>
</range>
</IterationLatency>
</i14>
</i13>
</i10>
<distance1_x46>
<TripCount>156</TripCount>
<Latency>156</Latency>
<IterationLatency>1</IterationLatency>
</distance1_x46>
<i15>
<TripCount>6238</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<i16>
<TripCount>26</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update8_x50>
<TripCount>156</TripCount>
<Latency>624</Latency>
<IterationLatency>4</IterationLatency>
</update8_x50>
<update9_x51>
<TripCount>156</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update9_x51.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</update9_x51.1>
</update9_x51>
</i16>
</i15>
<distance1_x59>
<TripCount>156</TripCount>
<Latency>156</Latency>
<IterationLatency>1</IterationLatency>
</distance1_x59>
<i18>
<TripCount>1559</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<i19>
<TripCount>26</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update10_x63>
<TripCount>156</TripCount>
<Latency>312</Latency>
<IterationLatency>2</IterationLatency>
</update10_x63>
<update11_x64>
<TripCount>156</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<update11_x64.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</update11_x64.1>
</update11_x64>
</i19>
</i18>
</update_x35>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>572</BRAM_18K>
<DSP48E>18</DSP48E>
<FF>3711</FF>
<LUT>7311</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>hcl_rdv3_V_address0</name>
<Object>hcl_rdv3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_rdv3_V_ce0</name>
<Object>hcl_rdv3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_rdv3_V_q0</name>
<Object>hcl_rdv3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_trainLabels_V_address0</name>
<Object>hcl_trainLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_trainLabels_V_ce0</name>
<Object>hcl_trainLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_trainLabels_V_q0</name>
<Object>hcl_trainLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_in_train_V_address0</name>
<Object>hcl_in_train_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_in_train_V_ce0</name>
<Object>hcl_in_train_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_in_train_V_q0</name>
<Object>hcl_in_train_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_in_test_V_address0</name>
<Object>hcl_in_test_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_in_test_V_ce0</name>
<Object>hcl_in_test_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_in_test_V_q0</name>
<Object>hcl_in_test_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_address0</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_ce0</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_we0</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_d0</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_q0</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_address1</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_ce1</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_we1</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_d1</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_testLabels_V_q1</name>
<Object>hcl_testLabels_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hcl_epoch_V</name>
<Object>hcl_epoch_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
