10:05:53 DEBUG : Logs will be stored at 'E:/8191588/FPGA_mag2.1_lab1/IDE.log'.
10:06:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\8191588\FPGA_mag2.1_lab1\temp_xsdb_launch_script.tcl
10:06:33 INFO  : Registering command handlers for Vitis TCF services
10:06:34 INFO  : Platform repository initialization has completed.
10:06:35 INFO  : XSCT server has started successfully.
10:06:35 INFO  : Successfully done setting XSCT server connection channel  
10:06:35 INFO  : plnx-install-location is set to ''
10:06:35 INFO  : Successfully done setting workspace for the tool. 
10:06:35 INFO  : Successfully done query RDI_DATADIR 
10:15:58 INFO  : Result from executing command 'getProjects': lab1_platform
10:15:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:15:59 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:16:00 INFO  : Platform 'lab1_platform' is added to custom repositories.
10:16:07 INFO  : Platform 'lab1_platform' is added to custom repositories.
10:52:49 INFO  : Result from executing command 'getProjects': lab1_platform
10:52:49 INFO  : Result from executing command 'getPlatforms': lab1_platform|E:/8191588/FPGA_mag2.1_lab1/lab1_platform/export/lab1_platform/lab1_platform.xpfm;xilinx_vck190_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:52:50 INFO  : Checking for BSP changes to sync application flags for project 'lab1'...
12:18:49 DEBUG : Logs will be stored at 'E:/8191588/FPGA_mag2.1_lab1/IDE.log'.
12:18:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\8191588\FPGA_mag2.1_lab1\temp_xsdb_launch_script.tcl
12:18:51 INFO  : XSCT server has started successfully.
12:18:51 INFO  : plnx-install-location is set to ''
12:18:51 INFO  : Successfully done setting XSCT server connection channel  
12:18:51 INFO  : Successfully done setting workspace for the tool. 
12:18:52 INFO  : Successfully done query RDI_DATADIR 
12:18:52 INFO  : Registering command handlers for Vitis TCF services
12:18:53 INFO  : Platform repository initialization has completed.
12:22:18 INFO  : Result from executing command 'getProjects': lab1_platform;lab2platform
12:22:18 INFO  : Result from executing command 'getPlatforms': lab1_platform|E:/8191588/FPGA_mag2.1_lab1/lab1_platform/export/lab1_platform/lab1_platform.xpfm;xilinx_vck190_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:22:19 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:22:20 INFO  : Platform 'lab2platform' is added to custom repositories.
12:22:27 INFO  : Platform 'lab2platform' is added to custom repositories.
12:28:54 INFO  : Result from executing command 'getProjects': lab1_platform;lab2platform
12:28:54 INFO  : Result from executing command 'getPlatforms': lab1_platform|E:/8191588/FPGA_mag2.1_lab1/lab1_platform/export/lab1_platform/lab1_platform.xpfm;lab2platform|E:/8191588/FPGA_mag2.1_lab1/lab2platform/export/lab2platform/lab2platform.xpfm;xilinx_vck190_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|E:/xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:28:55 INFO  : Checking for BSP changes to sync application flags for project 'lab2'...
12:30:21 INFO  : Checking for BSP changes to sync application flags for project 'lab2'...
12:31:30 INFO  : Checking for BSP changes to sync application flags for project 'lab2'...
15:43:37 DEBUG : Logs will be stored at 'E:/8191588/FPGA_mag2.1_lab1/IDE.log'.
15:43:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\8191588\FPGA_mag2.1_lab1\temp_xsdb_launch_script.tcl
15:43:39 INFO  : XSCT server has started successfully.
15:43:39 INFO  : plnx-install-location is set to ''
15:43:39 INFO  : Successfully done setting XSCT server connection channel  
15:43:39 INFO  : Successfully done setting workspace for the tool. 
15:43:40 INFO  : Successfully done query RDI_DATADIR 
15:43:40 INFO  : Registering command handlers for Vitis TCF services
15:43:41 INFO  : Platform repository initialization has completed.
15:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:32 INFO  : Jtag cable 'Digilent Zed 210248B0203B' is selected.
15:44:32 INFO  : 'jtag frequency' command is executed.
15:44:32 INFO  : Context for 'APU' is selected.
15:44:32 INFO  : System reset is completed.
15:44:35 INFO  : 'after 3000' command is executed.
15:44:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B0203B" && level==0 && jtag_device_ctx=="jsn-Zed-210248B0203B-23727093-0"}' command is executed.
15:44:37 INFO  : Device configured successfully with "E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/bitstream/system_wrapper2.bit"
15:44:37 INFO  : Context for 'APU' is selected.
15:44:37 INFO  : Hardware design and registers information is loaded from 'E:/8191588/FPGA_mag2.1_lab1/lab2platform/export/lab2platform/hw/system_wrapper2.xsa'.
15:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:37 INFO  : Context for 'APU' is selected.
15:44:37 INFO  : Sourcing of 'E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/psinit/ps7_init.tcl' is done.
15:44:37 INFO  : 'ps7_init' command is executed.
15:44:37 INFO  : 'ps7_post_config' command is executed.
15:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:38 INFO  : The application 'E:/8191588/FPGA_mag2.1_lab1/lab2/Debug/lab2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B0203B" && level==0 && jtag_device_ctx=="jsn-Zed-210248B0203B-23727093-0"}
fpga -file E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/bitstream/system_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/8191588/FPGA_mag2.1_lab1/lab2platform/export/lab2platform/hw/system_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/8191588/FPGA_mag2.1_lab1/lab2/Debug/lab2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:38 INFO  : 'con' command is executed.
15:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:38 INFO  : Launch script is exported to file 'E:\8191588\FPGA_mag2.1_lab1\lab2_system\_ide\scripts\systemdebugger_lab2_system_standalone.tcl'
15:48:45 INFO  : Disconnected from the channel tcfchan#1.
15:48:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:45 INFO  : Jtag cable 'Digilent Zed 210248B0203B' is selected.
15:48:45 INFO  : 'jtag frequency' command is executed.
15:48:45 INFO  : Context for 'APU' is selected.
15:48:45 INFO  : System reset is completed.
15:48:48 INFO  : 'after 3000' command is executed.
15:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B0203B" && level==0 && jtag_device_ctx=="jsn-Zed-210248B0203B-23727093-0"}' command is executed.
15:48:50 INFO  : Device configured successfully with "E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/bitstream/system_wrapper2.bit"
15:48:50 INFO  : Context for 'APU' is selected.
15:48:52 INFO  : Hardware design and registers information is loaded from 'E:/8191588/FPGA_mag2.1_lab1/lab2platform/export/lab2platform/hw/system_wrapper2.xsa'.
15:48:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:52 INFO  : Context for 'APU' is selected.
15:48:52 INFO  : Sourcing of 'E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/psinit/ps7_init.tcl' is done.
15:48:52 INFO  : 'ps7_init' command is executed.
15:48:52 INFO  : 'ps7_post_config' command is executed.
15:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:52 INFO  : The application 'E:/8191588/FPGA_mag2.1_lab1/lab2/Debug/lab2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B0203B" && level==0 && jtag_device_ctx=="jsn-Zed-210248B0203B-23727093-0"}
fpga -file E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/bitstream/system_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/8191588/FPGA_mag2.1_lab1/lab2platform/export/lab2platform/hw/system_wrapper2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/8191588/FPGA_mag2.1_lab1/lab2/Debug/lab2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:52 INFO  : 'con' command is executed.
15:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:52 INFO  : Launch script is exported to file 'E:\8191588\FPGA_mag2.1_lab1\lab2_system\_ide\scripts\systemdebugger_lab2_system_standalone.tcl'
15:49:28 INFO  : Disconnected from the channel tcfchan#2.
15:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:30 INFO  : Jtag cable 'Digilent Zed 210248B0203B' is selected.
15:49:30 ERROR : port closed
15:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:30 ERROR : port closed
15:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:36 INFO  : Jtag cable 'Digilent Zed 210248B0203B' is selected.
15:49:36 INFO  : 'jtag frequency' command is executed.
15:49:36 INFO  : Context for 'APU' is selected.
15:49:36 INFO  : System reset is completed.
15:49:39 INFO  : 'after 3000' command is executed.
15:49:39 INFO  : Context for 'APU' is selected.
15:49:39 INFO  : Hardware design and registers information is loaded from 'E:/8191588/FPGA_mag2.1_lab1/lab1_platform/export/lab1_platform/hw/system_wrapper.xsa'.
15:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:39 INFO  : Context for 'APU' is selected.
15:49:39 INFO  : Sourcing of 'E:/8191588/FPGA_mag2.1_lab1/lab1/_ide/psinit/ps7_init.tcl' is done.
15:49:39 INFO  : 'ps7_init' command is executed.
15:49:39 INFO  : 'ps7_post_config' command is executed.
15:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:39 INFO  : The application 'E:/8191588/FPGA_mag2.1_lab1/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/8191588/FPGA_mag2.1_lab1/lab1_platform/export/lab1_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/8191588/FPGA_mag2.1_lab1/lab1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/8191588/FPGA_mag2.1_lab1/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:39 INFO  : 'con' command is executed.
15:49:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:39 INFO  : Launch script is exported to file 'E:\8191588\FPGA_mag2.1_lab1\lab1_system\_ide\scripts\systemdebugger_lab1_system_standalone.tcl'
15:50:26 INFO  : Disconnected from the channel tcfchan#3.
