<h1 id="id-2019-06-02Progress:-Highlights:"><style>[data-colorid=eviztscjlu]{color:#808080} html[data-color-mode=dark] [data-colorid=eviztscjlu]{color:#7f7f7f}</style><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li><strong>Two (top_atp &amp; top_smi) Symphony environments are ready to use new runsim flow with VERILATOR</strong> and RTL_TOP compile to be able to find issues much earlier and save days of debugging time... currently facing a roadblock (<a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-71" rel="nofollow">TACHL-71</a>). We have temporary workaround but TACHL need to add this support.</li><li>Started working on top_axi &amp; top_ctl environments to use new runsim VERILATOR flow... plan to finish them by end of next week.</li><li>Received <strong>VC buffered switch RTL_TOP</strong> from design team... Started working on assembling UVM testbench around it for VC buffer switch verification.</li><li>Continued working on adding support for multiple dynamic RESETs in top_smi testbench. Goal is to seamlessly reuse in other testbenches (top_atp, top_axi &amp; top_ctl) as well.</li><li>Continued on CTL layer splitting feature... Found couple of more bugs (1064,1065).</li><li>CTL_layer 1x4 testbench configuration (to verify striping feature) is up. Request path looks fine but response path is in bring-up phase.</li><li>Continued working on IPXACT &amp; RAL integration flow into Symphony simulation environment.<ol><li>Meetings with John and Darshan on CSR generation directly from TACHL.</li><li>Waiting on top_atp RTL_TOP from design team.</li><li>Started working on RAL code generation and integration into APB VIP.</li></ol></li><li>Continued porting TOP_AXI testbenches in new JSON format and also running new WRAP tests... found 5 new bugs (1057, 1058, 1061, 1062 &amp; 1063)</li><li>Continued verification of APB_ATU initiator --&gt; APB_ATI target... found one new bug (1055).</li><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=8 (&nbsp;<span class="legacy-color-text-pink2"><span data-colorid="eviztscjlu">APB_ATU=1, AXI_ATU=5, CTL_layer=2&nbsp;</span></span>)</strong><strong>, Resolved=6, Updated=12.</strong></li><li>Symphony&nbsp;<strong>RTL+DV&nbsp;bugs</strong>&nbsp;statistics in last week:&nbsp;<strong>Created=9, Resolved=8, Updated=14.</strong>&nbsp;Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li>Symphony nightly regression passing rate are now 96% (<strong>drop due to AXI_ATU and CTL failures</strong>).</li><li>We need regular Symphony parameters entry sync-up between Maestro and Symphony architecture teams.</li><li>Interview with Symphony DV candidate went well. Working with candidate on the next step.&nbsp;</li><li>Reminder about new SGE setup to utilize our licenses efficiently.</li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160948/License.jpg?api=v2" /></span></li></ol><h1 id="id-2019-06-02Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-Blocker/CriticalIssues:Livelink>>>ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160948/blockers.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-BugsStatistics:Livelink>>>ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160948/bugs_table.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160948/bugs_trend.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-Symphonyregressiontrendanddetails:Livelink>>>ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160948/regr.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-LegatoTACHLCoverageDetails:Livelink>>>ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160948/tachl_cov.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Cleanup on DV smi bench for reset mechanism(1 day).</p></li><li><p>New reset interface definition to enable reset from uvm test(1day).</p></li><li><p>TACHLizing top_axi* environments. Modified the tb_pkg &amp; vip_pkg files along with renaming&nbsp;<a class="external-link" href="http://vip.sv/" rel="nofollow">vip.sv</a>&nbsp;files. Will test out the changes once blocker item on Prayank/Archit is resolved.</p></li><li>Migration AXI* configs into new interface format - Ongoing(1010)</li><li><p>Checked in below configs in top_axi_axi_ni env:</p><ul><li>top_axi_atu</li><li>top_axi_atu1x2</li><li>top_axi_atu_ring3x3</li><li>top_axi_atu_8x8</li><li>top_axi_atu_mesh16x16</li><li>Sample run command : runsim -e top_axi_axi_ni -c top_axi_atu -t top_axi_atu1x1_incr</li></ul></li><li>JIRA :<ul><li>1058 - Debug RTL issue.</li><li>1059 - Add/debug features.</li><li>1054 - Debug RTL issue.</li><li>1051 - Debug &nbsp;RTL/TB issue.</li><li>1023 - Debug &nbsp;RTL issue.</li><li>1010 - Debug TB issue.</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Regression fail debug/fixes.</li><li>JIRA :<ul><li>1010 &ndash; top_axi_atu migration</li><li>1048 &ndash; TB changes/understanding for RAL integration procedure</li><li>1043/1056 &ndash; top_apb_apb atui_apb randomization</li><li>1055 &ndash; Debug RTL issue &ndash; top_apb_apb</li><li>1057 &ndash; debug RTL issue &ndash; top_axi_axi</li><li>1060 &ndash; Debug TB issue<br /><br /></li></ul></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p><span class="legacy-color-text-default">&nbsp;</span></p><p>Fixes to the new runsim flow. Awk command for flist modification was behaving in an uncertain way, replaced that with pure javascript modification.</p></li><li><p><span class="legacy-color-text-default">Worked with David to debug regressions &amp; get back on track after another breakdown on the weekend.</span></p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Sync-up meetings on CSR, IPXACT with John &amp; Darshan.</li><li>Sync-up meetings with India team on RAL integration into Symphony DV environment.</li><li>Onsite interview with Aniq Shahid (DV candidate for Symphony).</li><li>Skype interviews with Chien &amp; Bing (DV candidate for Ncore).</li><li>CTL verification meetings with Andrew.</li><li>Regular DV Sync-up meeting</li><li>Frequent Sync-up meetings with Archit &amp; Prayank (our Consultants from AumRaj India) to make sure we all are in-sync with progress and priorities.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Neha&nbsp;&ndash; PTO: 6/3.</li><li>Andrew &ndash; PTO: 7/3.</li><li>Saad&nbsp;&ndash; PTO: Two weeks in August 2019 (dates are not confirmed yet)</li><li>Saad&nbsp;&ndash; Travel to Campbell for 3 days in 2nd week of June.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-02Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16160948/legato_status.jpg?api=v2" /></span><br /></strong></u></p>