{
   "ActiveEmotionalView":"Reduced Jogs",
   "Addressing View_Layers":"/rst_ps7_0_50M_peripheral_aresetn:false|/processing_system7_0_FCLK_RESET0_N:false|/processing_system7_0_FCLK_CLK0:false|",
   "Addressing View_ScaleFactor":"0.7",
   "Addressing View_TopLeft":"-64,0",
   "Default View_ScaleFactor":"0.777778",
   "Default View_TopLeft":"48,-40",
   "Display-PortTypeClock":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/rst_ps7_0_50M_peripheral_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1920 -y 200 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1920 -y 220 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 5 -x 1920 -y 600 -defaultsOSRD
preplace port leds_4bits -pg 1 -lvl 5 -x 1920 -y 620 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 680 -y 180 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 23 17 18 19 20 21 22 0 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 113 114 112 116 115} -defaultsOSRD -pinY DDR 20R -pinY FIXED_IO 40R -pinY USBIND_0 0R -pinY S_AXI_HP0_FIFO_CTRL 0L -pinY M_AXI_GP0 60R -pinY S_AXI_HP0 20L -pinY M_AXI_GP0_ACLK 60L -pinY S_AXI_HP0_ACLK 100L -pinBusY IRQ_F2P 40L -pinY FCLK_CLK0 100R -pinY FCLK_RESET0_N 80R
preplace inst axi_gpio_0 -pg 1 -lvl 2 -x 680 -y 460 -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 160R -pinY GPIO2 180R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1670 -y 240 -defaultsOSRD -pinY resetn 0L -pinY clk_in1 20L -pinY clk_out1 0R -pinY locked 20R
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1670 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 78 75 79 76 80 77 81} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY M01_AXI 20R -pinY ACLK 20L -pinY ARESETN 100L -pinY S00_ACLK 40L -pinY S00_ARESETN 120L -pinY M00_ACLK 60L -pinY M00_ARESETN 140L -pinY M01_ACLK 80L -pinY M01_ARESETN 160L
preplace inst rst_ps7_0_50M -pg 1 -lvl 3 -x 1180 -y 60 -swap {4 3 0 1 2 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 80L -pinY ext_reset_in 60L -pinY aux_reset_in 0L -pinY mb_debug_sys_rst 20L -pinY dcm_locked 40L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst axi_dma_0 -pg 1 -lvl 1 -x 160 -y -290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 62 63 60 64 65 67 66} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_MM2S 40R -pinY M_AXI_S2MM 20R -pinY M_AXIS_MM2S 60R -pinY S_AXIS_S2MM 20L -pinY s_axi_lite_aclk 100L -pinY m_axi_mm2s_aclk 120L -pinY m_axi_s2mm_aclk 140L -pinY axi_resetn 60L -pinY mm2s_prmry_reset_out_n 100R -pinY s2mm_prmry_reset_out_n 140R -pinY mm2s_introut 200R -pinY s2mm_introut 180R
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1670 -y 720 -swap {53 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 0 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 74 70 75 72 76 71 77 73} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 0R -pinY S01_AXI 0L -pinY ACLK 120L -pinY ARESETN 40L -pinY S00_ACLK 140L -pinY S00_ARESETN 80L -pinY M00_ACLK 160L -pinY M00_ARESETN 60L -pinY S01_ACLK 180L -pinY S01_ARESETN 100L
preplace inst axis_data_fifo_0 -pg 1 -lvl 1 -x 160 -y 260 -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 0R -pinY s_axis_aresetn 20L -pinY s_axis_aclk 40L
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 160 -y 50 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY dout 0R
preplace netloc axi_dma_0_mm2s_introut 1 0 2 -40 -30 340
preplace netloc axi_dma_0_s2mm_introut 1 0 2 -20 -10 360
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 -60 420 380 340 900 320 1480
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 1 940 120n
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 0 4 -100 440 440 400 1000J 360 1420
preplace netloc xlconcat_0_dout 1 1 1 400 50n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 0 2 -20 200 380
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 420J 120 920J 280 1360
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 440J -10 NJ -10 1520
preplace netloc axi_gpio_0_GPIO 1 2 3 980 640 NJ 640 1880J
preplace netloc axi_gpio_0_GPIO2 1 2 3 920 660 NJ 660 1900J
preplace netloc axi_mem_intercon_M00_AXI 1 1 4 460 360 940J 300 1500J 320 1840
preplace netloc axis_data_fifo_0_M_AXIS 1 0 2 -80 360 340
preplace netloc processing_system7_0_DDR 1 2 3 NJ 200 1400J 160 1900J
preplace netloc processing_system7_0_FIXED_IO 1 2 3 980J 240 1360J 180 1880J
preplace netloc processing_system7_0_M_AXI_GP0 1 2 2 960J 260 1460
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 4 460 380 980J 340 1440J 360 1820
preplace netloc ps7_0_axi_periph_M01_AXI 1 0 5 -100 -350 460J 100 1000J 220 1380J 110 1860
levelinfo -pg 1 -120 160 680 1180 1670 1920
pagesize -pg 1 -db -bbox -sgen -120 -360 2050 960
",
   "Reduced Jogs_ScaleFactor":"0.606666",
   "Reduced Jogs_TopLeft":"-117,-359",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 2 -x 440 -y 0 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 2 -x 440 -y 20 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 2 -x 440 -y 370 -defaultsOSRD
preplace port leds_4bits -pg 1 -lvl 2 -x 440 -y 390 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 210 -y 50 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 1 -x 210 -y 380 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 210 -y 210 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 2 10 280 410
preplace netloc processing_system7_0_DDR 1 1 1 NJ 0
preplace netloc processing_system7_0_FIXED_IO 1 1 1 NJ 20
preplace netloc axi_gpio_0_GPIO 1 1 1 N 370
preplace netloc axi_gpio_0_GPIO2 1 1 1 N 390
levelinfo -pg 1 -10 210 440
pagesize -pg 1 -db -bbox -sgen -10 -60 570 500
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"1",
   "da_ps7_cnt":"1"
}
