test interpret
test run
target aarch64
set enable_multi_ret_implicit_sret
target riscv64 has_v
target riscv64 has_v has_c has_zcb

function %bitcast_if32x2(i32x2) -> f32x2 {
block0(v0: i32x2):
  v1 = bitcast.f32x2 v0
  return v1
}
; run: %bitcast_if32x2([0 4294967295]) == [0x0.0 -NaN:0x3fffff]
; run: %bitcast_if32x2([-1 127]) == [-NaN:0x3fffff 0x0.0000fep-126]

function %bitcast_fi32x2(f32x2) -> i32x2 {
block0(v0: f32x2):
  v1 = bitcast.i32x2 v0
  return v1
}
; run: %bitcast_fi32x2([0x0.0 -NaN:0x3fffff]) == [0 4294967295]
; run: %bitcast_fi32x2([-NaN:0x3fffff 0x0.0000fep-126]) == [-1 127]

