--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
29 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! M_sm_a[1]                         SLICE_X13Y9.A     SLICE_X15Y8.D5   !
 ! M_sm_a[0]                         SLICE_X11Y6.A     SLICE_X15Y8.D3   !
 ! M_sm_a[4]                         SLICE_X13Y8.C     SLICE_X12Y5.B4   !
 ! M_sm_a[5]                         SLICE_X15Y8.A     SLICE_X12Y5.B6   !
 ! M_sm_a[1]                         SLICE_X13Y9.A     SLICE_X13Y7.C4   !
 ! M_sm_a[2]                         SLICE_X12Y9.C     SLICE_X13Y7.C2   !
 ! M_sm_a[0]                         SLICE_X11Y6.A     SLICE_X13Y7.C1   !
 ! M_sm_a[6]                         SLICE_X10Y6.C     SLICE_X12Y5.C3   !
 ! M_sm_a[4]                         SLICE_X13Y8.C     SLICE_X12Y5.C4   !
 ! M_sm_a[5]                         SLICE_X15Y8.A     SLICE_X13Y4.A6   !
 ! M_sm_a[3]                         SLICE_X13Y8.A     SLICE_X13Y4.A5   !
 ! M_sm_a[2]                         SLICE_X12Y9.C     SLICE_X13Y6.C2   !
 ! M_sm_a[0]                         SLICE_X11Y6.A     SLICE_X13Y6.C3   !
 ! M_sm_a[5]                         SLICE_X15Y8.A     SLICE_X13Y5.C4   !
 ! M_sm_a[3]                         SLICE_X13Y8.A     SLICE_X13Y5.D3   !
 ! M_sm_a[1]                         SLICE_X13Y9.A     SLICE_X13Y5.D5   !
 ! M_sm_a[7]                         SLICE_X13Y6.A     SLICE_X13Y4.C2   !
 ! M_sm_a[7]                         SLICE_X13Y6.A     SLICE_X13Y6.B3   !
 ! shifter/Mmux_sum71                SLICE_X13Y5.B     SLICE_X12Y6.B6   !
 ! shifter/Sh43                      SLICE_X13Y9.D     SLICE_X13Y7.B3   !
 ! M_sm_a[0]                         SLICE_X11Y6.A     SLICE_X13Y7.B2   !
 ! M_sm_a[2]                         SLICE_X12Y9.C     SLICE_X13Y9.D1   !
 ! M_sm_a[5]                         SLICE_X15Y8.A     SLICE_X14Y6.A1   !
 ! M_sm_a[3]                         SLICE_X13Y8.A     SLICE_X14Y8.C2   !
 ! M_sm_a[2]                         SLICE_X12Y9.C     SLICE_X14Y9.D1   !
 ! M_sm_a[0]                         SLICE_X11Y6.A     SLICE_X14Y9.D3   !
 ! M_sm_a[2]                         SLICE_X12Y9.C     SLICE_X13Y9.C5   !
 ! shifter/Sh162                     SLICE_X13Y7.D     SLICE_X13Y8.D1   !
 ! M_sm_a[0]                         SLICE_X11Y6.A     SLICE_X12Y6.D2   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3246913 paths analyzed, 106 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.977ns.
--------------------------------------------------------------------------------
Slack:                  -8.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.928ns (Levels of Logic = 32)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.928ns (12.560ns logic, 16.368ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  -8.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.880ns (Levels of Logic = 32)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C4       net (fanout=3)        0.959   n0035[4]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.880ns (12.560ns logic, 16.320ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  -8.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.878ns (Levels of Logic = 32)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C2       net (fanout=3)        0.957   n0035[7]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.878ns (12.560ns logic, 16.318ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  -8.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.871ns (Levels of Logic = 32)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.871ns (12.613ns logic, 16.258ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.844ns (Levels of Logic = 32)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y12.C2       net (fanout=3)        0.950   n0035[0]
    SLICE_X8Y12.CMUX     Tilo                  0.430   sm/M_state_q_FSM_FFd4-In5
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11
    SLICE_X11Y10.D4      net (fanout=5)        0.746   sm/s[7]_GND_36_o_equal_23_o<7>1
    SLICE_X11Y10.D       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C5      net (fanout=1)        0.406   sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.844ns (12.637ns logic, 16.207ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.828ns (Levels of Logic = 33)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.828ns (12.810ns logic, 16.018ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  -8.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.823ns (Levels of Logic = 32)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C4       net (fanout=3)        0.959   n0035[4]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.823ns (12.613ns logic, 16.210ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.827ns (Levels of Logic = 32)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X13Y5.CX       net (fanout=2)        1.192   sm/M_state_q_FSM_FFd4-In
    SLICE_X13Y5.CLK      Tdick                 0.114   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     28.827ns (12.589ns logic, 16.238ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.821ns (Levels of Logic = 32)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C2       net (fanout=3)        0.957   n0035[7]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.821ns (12.613ns logic, 16.208ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.813ns (Levels of Logic = 32)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y12.C2       net (fanout=3)        0.950   n0035[0]
    SLICE_X8Y12.CMUX     Tilo                  0.430   sm/M_state_q_FSM_FFd4-In5
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11
    SLICE_X9Y12.B1       net (fanout=5)        0.560   sm/s[7]_GND_36_o_equal_23_o<7>1
    SLICE_X9Y12.B        Tilo                  0.259   sm/M_state_q_FSM_FFd5-In1
                                                       sm/M_state_q_FSM_FFd5-In4
    SLICE_X11Y10.C6      net (fanout=1)        0.561   sm/M_state_q_FSM_FFd5-In4
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.813ns (12.637ns logic, 16.176ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  -8.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.810ns (Levels of Logic = 33)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.810ns (12.810ns logic, 16.000ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  -8.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.780ns (Levels of Logic = 33)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C4       net (fanout=3)        0.959   n0035[4]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.780ns (12.810ns logic, 15.970ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  -8.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.778ns (Levels of Logic = 33)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C2       net (fanout=3)        0.957   n0035[7]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.778ns (12.810ns logic, 15.968ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  -8.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.779ns (Levels of Logic = 32)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C4       net (fanout=3)        0.959   n0035[4]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X13Y5.CX       net (fanout=2)        1.192   sm/M_state_q_FSM_FFd4-In
    SLICE_X13Y5.CLK      Tdick                 0.114   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     28.779ns (12.589ns logic, 16.190ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.777ns (Levels of Logic = 32)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C2       net (fanout=3)        0.957   n0035[7]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X13Y5.CX       net (fanout=2)        1.192   sm/M_state_q_FSM_FFd4-In
    SLICE_X13Y5.CLK      Tdick                 0.114   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     28.777ns (12.589ns logic, 16.188ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.771ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.771ns (12.863ns logic, 15.908ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.762ns (Levels of Logic = 33)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C4       net (fanout=3)        0.959   n0035[4]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.762ns (12.810ns logic, 15.952ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  -8.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.760ns (Levels of Logic = 33)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C2       net (fanout=3)        0.957   n0035[7]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X12Y6.DX       net (fanout=2)        1.322   sm/M_state_q_FSM_FFd4-In
    SLICE_X12Y6.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       sm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     28.760ns (12.810ns logic, 15.950ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  -8.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.753ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.753ns (12.863ns logic, 15.890ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.744ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y12.C2       net (fanout=3)        0.950   n0035[0]
    SLICE_X8Y12.CMUX     Tilo                  0.430   sm/M_state_q_FSM_FFd4-In5
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11
    SLICE_X11Y10.D4      net (fanout=5)        0.746   sm/s[7]_GND_36_o_equal_23_o<7>1
    SLICE_X11Y10.D       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C5      net (fanout=1)        0.406   sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.744ns (12.887ns logic, 15.857ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.726ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y12.C2       net (fanout=3)        0.950   n0035[0]
    SLICE_X8Y12.CMUX     Tilo                  0.430   sm/M_state_q_FSM_FFd4-In5
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11
    SLICE_X11Y10.D4      net (fanout=5)        0.746   sm/s[7]_GND_36_o_equal_23_o<7>1
    SLICE_X11Y10.D       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C5      net (fanout=1)        0.406   sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.726ns (12.887ns logic, 15.839ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  -8.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.740ns (Levels of Logic = 32)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X12Y5.CX       net (fanout=2)        1.020   sm/M_state_q_FSM_FFd5-In
    SLICE_X12Y5.CLK      Tdick                 0.085   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     28.740ns (12.584ns logic, 16.156ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.723ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C4       net (fanout=3)        0.959   n0035[4]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.723ns (12.863ns logic, 15.860ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.727ns (Levels of Logic = 33)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X13Y5.CX       net (fanout=2)        1.192   sm/M_state_q_FSM_FFd4-In
    SLICE_X13Y5.CLK      Tdick                 0.114   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     28.727ns (12.839ns logic, 15.888ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.721ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C2       net (fanout=3)        0.957   n0035[7]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.721ns (12.863ns logic, 15.858ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.713ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D6       net (fanout=3)        0.610   sm/M_state_q_FSM_FFd1_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y12.C2       net (fanout=3)        0.950   n0035[0]
    SLICE_X8Y12.CMUX     Tilo                  0.430   sm/M_state_q_FSM_FFd4-In5
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11
    SLICE_X9Y12.B1       net (fanout=5)        0.560   sm/s[7]_GND_36_o_equal_23_o<7>1
    SLICE_X9Y12.B        Tilo                  0.259   sm/M_state_q_FSM_FFd5-In1
                                                       sm/M_state_q_FSM_FFd5-In4
    SLICE_X11Y10.C6      net (fanout=1)        0.561   sm/M_state_q_FSM_FFd5-In4
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.713ns (12.887ns logic, 15.826ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  -8.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd1_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.711ns (Levels of Logic = 32)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd1_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A4       net (fanout=3)        0.765   sm/M_state_q_FSM_FFd1_1
    SLICE_X13Y5.A        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4-In41
    SLICE_X13Y6.C1       net (fanout=17)       0.788   M_sm_shiftb[0]
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y12.C3       net (fanout=3)        0.817   n0035[7]
    SLICE_X8Y12.CMUX     Tilo                  0.430   sm/M_state_q_FSM_FFd4-In5
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_23_o<7>11
    SLICE_X11Y10.D4      net (fanout=5)        0.746   sm/s[7]_GND_36_o_equal_23_o<7>1
    SLICE_X11Y10.D       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C5      net (fanout=1)        0.406   sm/M_state_q_FSM_FFd5-In10
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.711ns (12.637ns logic, 16.074ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  -8.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.705ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C4       net (fanout=3)        0.959   n0035[4]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.705ns (12.863ns logic, 15.842ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  -8.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.709ns (Levels of Logic = 33)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C3       net (fanout=4)        1.007   n0035[2]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X10Y11.A6      net (fanout=2)        0.420   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X10Y11.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/M_state_q_FSM_FFd4-In10
    SLICE_X13Y5.CX       net (fanout=2)        1.192   sm/M_state_q_FSM_FFd4-In
    SLICE_X13Y5.CLK      Tdick                 0.114   sm/M_state_q_FSM_FFd4_1
                                                       sm/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     28.709ns (12.839ns logic, 15.870ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  -8.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sm/M_state_q_FSM_FFd5_1 (FF)
  Destination:          sm/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.703ns (Levels of Logic = 33)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sm/M_state_q_FSM_FFd5_1 to sm/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.525   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D2       net (fanout=4)        0.592   sm/M_state_q_FSM_FFd5_1
    SLICE_X12Y5.D        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       sm/M_state_q__n0172<15>1
    SLICE_X12Y5.C6       net (fanout=18)       0.200   M_sm_shiftb[1]
    SLICE_X12Y5.C        Tilo                  0.255   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh611
    SLICE_X13Y6.C5       net (fanout=2)        0.393   shifter/Sh61
    SLICE_X13Y6.C        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum82
    SLICE_X13Y6.B4       net (fanout=1)        0.352   shifter/Mmux_sum81
    SLICE_X13Y6.B        Tilo                  0.259   M_sm_alufn[1]
                                                       shifter/Mmux_sum84
    SLICE_X13Y6.A5       net (fanout=2)        0.239   M_shifter_sum[7]
    SLICE_X13Y6.A        Tilo                  0.259   M_sm_alufn[1]
                                                       sm/Mmux_a81
    SLICE_X12Y6.B2       net (fanout=13)       0.554   M_sm_a[7]
    SLICE_X12Y6.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum72
    SLICE_X12Y6.A5       net (fanout=1)        0.247   shifter/Mmux_sum72
    SLICE_X12Y6.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       shifter/Mmux_sum73
    SLICE_X10Y6.C6       net (fanout=2)        0.571   M_shifter_sum[6]
    SLICE_X10Y6.C        Tilo                  0.235   M_sm_a[6]
                                                       sm/Mmux_a71
    SLICE_X13Y5.B6       net (fanout=9)        0.774   M_sm_a[6]
    SLICE_X13Y5.B        Tilo                  0.259   sm/M_state_q_FSM_FFd4_1
                                                       shifter/Mmux_sum711
    SLICE_X12Y5.B5       net (fanout=2)        0.217   shifter/Mmux_sum71
    SLICE_X12Y5.B        Tilo                  0.254   sm/M_state_q_FSM_FFd5_1
                                                       shifter/Sh201
    SLICE_X13Y7.A5       net (fanout=2)        0.445   shifter/Sh20
    SLICE_X13Y7.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Mmux_sum52
    SLICE_X13Y8.C6       net (fanout=2)        0.369   M_shifter_sum[4]
    SLICE_X13Y8.C        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a51
    SLICE_X13Y9.D5       net (fanout=11)       0.453   M_sm_a[4]
    SLICE_X13Y9.D        Tilo                  0.259   shifter/Sh43
                                                       shifter/Sh431
    SLICE_X15Y8.C6       net (fanout=2)        0.386   shifter/Sh43
    SLICE_X15Y8.C        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum61
    SLICE_X15Y8.B6       net (fanout=1)        0.348   shifter/Mmux_sum6
    SLICE_X15Y8.B        Tilo                  0.259   shifter/Sh11
                                                       shifter/Mmux_sum62
    SLICE_X15Y8.A5       net (fanout=2)        0.239   M_shifter_sum[5]
    SLICE_X15Y8.A        Tilo                  0.259   shifter/Sh11
                                                       sm/Mmux_a61
    SLICE_X14Y8.C3       net (fanout=11)       0.417   M_sm_a[5]
    SLICE_X14Y8.C        Tilo                  0.235   shifter/Mmux_sum42
                                                       shifter/Mmux_sum43
    SLICE_X14Y9.C5       net (fanout=1)        0.410   shifter/Mmux_sum42
    SLICE_X14Y9.C        Tilo                  0.235   shifter/Mmux_sum43
                                                       shifter/Mmux_sum45
    SLICE_X13Y8.B6       net (fanout=2)        0.501   M_shifter_sum[3]
    SLICE_X13Y8.B        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4_SW0
    SLICE_X13Y8.A5       net (fanout=1)        0.230   sm/N4
    SLICE_X13Y8.A        Tilo                  0.259   shifter/Mmux_sum21
                                                       sm/Mmux_a4
    SLICE_X13Y9.C6       net (fanout=10)       0.347   M_sm_a[3]
    SLICE_X13Y9.C        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum32
    SLICE_X12Y9.D2       net (fanout=1)        0.573   shifter/Mmux_sum31
    SLICE_X12Y9.D        Tilo                  0.254   M_shifter_sum[2]
                                                       shifter/Mmux_sum33
    SLICE_X12Y9.C6       net (fanout=2)        0.152   M_shifter_sum[2]
    SLICE_X12Y9.C        Tilo                  0.255   M_shifter_sum[2]
                                                       sm/Mmux_a31
    SLICE_X13Y8.D6       net (fanout=12)       0.378   M_sm_a[2]
    SLICE_X13Y8.D        Tilo                  0.259   shifter/Mmux_sum21
                                                       shifter/Mmux_sum22
    SLICE_X13Y9.B5       net (fanout=1)        0.419   shifter/Mmux_sum21
    SLICE_X13Y9.B        Tilo                  0.259   shifter/Sh43
                                                       shifter/Mmux_sum23
    SLICE_X13Y9.A5       net (fanout=2)        0.235   M_shifter_sum[1]
    SLICE_X13Y9.A        Tilo                  0.259   shifter/Sh43
                                                       sm/Mmux_a21
    SLICE_X13Y7.D6       net (fanout=9)        0.645   M_sm_a[1]
    SLICE_X13Y7.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       shifter/Sh1621
    SLICE_X11Y6.B3       net (fanout=2)        0.796   shifter/Sh162
    SLICE_X11Y6.B        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       shifter/Mmux_sum12
    SLICE_X11Y6.A5       net (fanout=2)        0.238   M_shifter_sum[0]
    SLICE_X11Y6.A        Tilo                  0.259   sm/M_state_q_FSM_FFd2_1
                                                       sm/Mmux_a11
    DSP48_X0Y3.B0        net (fanout=10)       0.895   M_sm_a[0]
    DSP48_X0Y3.M7        Tdspdo_B_M            3.894   adder/Mmult_n0035
                                                       adder/Mmult_n0035
    SLICE_X8Y11.C2       net (fanout=3)        0.957   n0035[7]
    SLICE_X8Y11.CMUX     Tilo                  0.430   sm/s[7]_GND_36_o_equal_15_o<7>1
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11_G
                                                       sm/s[7]_GND_36_o_equal_15_o<7>11
    SLICE_X10Y11.B3      net (fanout=2)        0.636   sm/s[7]_GND_36_o_equal_15_o<7>1
    SLICE_X10Y11.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       sm/s[7]_GND_36_o_equal_15_o<7>2
    SLICE_X11Y10.C4      net (fanout=2)        0.510   sm/s[7]_GND_36_o_equal_15_o
    SLICE_X11Y10.C       Tilo                  0.259   sm/M_state_q_FSM_FFd5-In10
                                                       sm/M_state_q_FSM_FFd5-In11
    SLICE_X13Y7.DX       net (fanout=2)        1.122   sm/M_state_q_FSM_FFd5-In
    SLICE_X13Y7.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       sm/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     28.703ns (12.863ns logic, 15.840ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sm/M_state_q_FSM_FFd5_1/CLK
  Logical resource: sm/M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sm/M_state_q_FSM_FFd5_1/CLK
  Logical resource: sm/M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: sm/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: sm/M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: sm/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sm/M_state_q_FSM_FFd3_1/CLK
  Logical resource: sm/M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3/CLK
  Logical resource: sm/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X10Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: sm/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X10Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X9Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_state_q_FSM_FFd2_1/CLK
  Logical resource: sm/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X11Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_state_q_FSM_FFd4_1/CLK
  Logical resource: sm/M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: sm/M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X13Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[2]/CLK
  Logical resource: sm/M_counter_q_0/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[2]/CLK
  Logical resource: sm/M_counter_q_20/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: sm/M_counter_q[2]/SR
  Logical resource: sm/M_counter_q_20/SR
  Location pin: SLICE_X17Y28.SR
  Clock network: sm/_n0138_0
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[2]/CLK
  Logical resource: sm/M_counter_q_1/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[2]/CLK
  Logical resource: sm/M_counter_q_3/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: sm/M_counter_q[2]/SR
  Logical resource: sm/M_counter_q_3/SR
  Location pin: SLICE_X17Y28.SR
  Clock network: sm/_n0138_0
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[2]/CLK
  Logical resource: sm/M_counter_q_2/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[10]/CLK
  Logical resource: sm/M_counter_q_5/CK
  Location pin: SLICE_X17Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: sm/M_counter_q[10]/SR
  Logical resource: sm/M_counter_q_5/SR
  Location pin: SLICE_X17Y30.SR
  Clock network: sm/_n0138_0
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[10]/CLK
  Logical resource: sm/M_counter_q_4/CK
  Location pin: SLICE_X17Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[10]/CLK
  Logical resource: sm/M_counter_q_7/CK
  Location pin: SLICE_X17Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: sm/M_counter_q[10]/SR
  Logical resource: sm/M_counter_q_7/SR
  Location pin: SLICE_X17Y30.SR
  Clock network: sm/_n0138_0
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[10]/CLK
  Logical resource: sm/M_counter_q_6/CK
  Location pin: SLICE_X17Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: sm/M_counter_q[10]/CLK
  Logical resource: sm/M_counter_q_9/CK
  Location pin: SLICE_X17Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.977|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8  Score: 67186  (Setup/Max: 67186, Hold: 0)

Constraints cover 3246913 paths, 0 nets, and 649 connections

Design statistics:
   Minimum period:  28.977ns{1}   (Maximum frequency:  34.510MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 12:42:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



