<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Sep  6 17:41:06 2021" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu106:part0:2.6" DEVICE="xczu7ev" NAME="uart_bd" PACKAGE="ffvc1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="interrupt_0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk_0" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_aresetn_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt_1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_1_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk_1" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_aresetn_1" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_arready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_awready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_bready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_rready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_wready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_1_arready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_1_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_1_awready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_1_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_1_bready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_1_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_1_rready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_1_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_1_wready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_1_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_0_rxd" SIGIS="undef" SIGNAME="axi_uartlite_0_rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_0_txd" SIGIS="undef" SIGNAME="axi_uartlite_0_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_1_rxd" SIGIS="undef" SIGNAME="axi_uartlite_1_rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_1_txd" SIGIS="undef" SIGNAME="axi_uartlite_1_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_1" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="uart_bd_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_uartlite_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_uartlite_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="UART_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RxD" PHYSICAL="UART_0_rxd"/>
        <PORTMAP LOGICAL="TxD" PHYSICAL="UART_0_txd"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_1" DATAWIDTH="32" NAME="S_AXI_1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="uart_bd_s_axi_aclk_1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_uartlite_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_uartlite_1"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_uartlite_1_UART" NAME="UART_1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RxD" PHYSICAL="UART_1_rxd"/>
        <PORTMAP LOGICAL="TxD" PHYSICAL="UART_1_txd"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="28" FULLNAME="/axi_uartlite_0" HWVERSION="2.0" INSTANCE="axi_uartlite_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="250000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="250"/>
        <PARAMETER NAME="Component_Name" VALUE="uart_bd_axi_uartlite_0_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="axi_uartlite_0_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="UART_0_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="axi_uartlite_0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="UART_0_txd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uart_bd_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/axi_uartlite_1" HWVERSION="2.0" INSTANCE="axi_uartlite_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="250000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="250"/>
        <PARAMETER NAME="Component_Name" VALUE="uart_bd_axi_uartlite_0_1"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_uartlite_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="S_AXI_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="axi_uartlite_1_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="UART_1_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="axi_uartlite_1_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_bd_imp" PORT="UART_1_txd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="uart_bd_s_axi_aclk_1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_uartlite_1_UART" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
