// Seed: 2576817220
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3
    , id_7,
    input logic id_4,
    output id_5,
    output id_6
);
  type_10 id_8 (
      (1),
      id_5[1'b0]
  );
  always @* id_0 = id_1;
endmodule
