Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  6 19:23:03 2024
| Host             : DESKTOP-NGQ902H running 64-bit major release  (build 9200)
| Command          : report_power -file Coin_Flip_Page_power_routed.rpt -pb Coin_Flip_Page_power_summary_routed.pb -rpx Coin_Flip_Page_power_routed.rpx
| Design           : Coin_Flip_Page
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.174        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.100        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.017 |        3 |       --- |             --- |
| Slice Logic    |     0.008 |    21661 |       --- |             --- |
|   LUT as Logic |     0.007 |    12275 |     20800 |           59.01 |
|   CARRY4       |    <0.001 |     1496 |      8150 |           18.36 |
|   Register     |    <0.001 |     4981 |     41600 |           11.97 |
|   F7/F8 Muxes  |    <0.001 |       31 |     32600 |            0.10 |
|   Others       |     0.000 |      129 |       --- |             --- |
|   BUFG         |     0.000 |        5 |        32 |           15.63 |
| Signals        |     0.011 |    14624 |       --- |             --- |
| Block RAM      |     0.058 |       40 |        50 |           80.00 |
| I/O            |     0.007 |       60 |       106 |           56.60 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.174 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.099 |       0.089 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Coin_Flip_Page        |     0.100 |
|   CoinFlip_1Hz        |    <0.001 |
|   CoinFlip_25Mhz      |    <0.001 |
|   CoinFlip_6p25Mhz    |    <0.001 |
|   Coin_Page_Oled      |    <0.001 |
|   Master_Mouse        |     0.003 |
|     Inst_Ps2Interface |    <0.001 |
|   ballhandlr          |     0.026 |
|     BScore            |    <0.001 |
|     BlackSolAColl     |    <0.001 |
|     BlackSolBColl     |    <0.001 |
|     BlackStrAColl     |    <0.001 |
|     BlackStrBColl     |    <0.001 |
|     SolAScore         |    <0.001 |
|     SolASolBColl      |    <0.001 |
|     SolAStrAColl      |    <0.001 |
|     SolAStrBColl      |     0.000 |
|     SolBScore         |    <0.001 |
|     SolBStrAColl      |    <0.001 |
|     SolBStrBColl      |    <0.001 |
|     SolidA            |    <0.001 |
|     SolidB            |    <0.001 |
|     StrAScore         |    <0.001 |
|     StrAStrBColl      |    <0.001 |
|     StrBScore         |    <0.001 |
|     StripeA           |    <0.001 |
|     StripeB           |    <0.001 |
|     WScore            |    <0.001 |
|     WhiteBlackColl    |    <0.001 |
|     WhiteSolAColl     |    <0.001 |
|     WhiteSolBColl     |    <0.001 |
|     WhiteStrAColl     |    <0.001 |
|     WhiteStrBColl     |    <0.001 |
|     blackBall         |    <0.001 |
|     dsp               |     0.020 |
|     game              |    <0.001 |
|     shiftW            |    <0.001 |
|     shootW            |    <0.001 |
|     whiteBall         |    <0.001 |
|   coll                |    <0.001 |
|   finish_finals       |     0.014 |
|   heads_final         |     0.014 |
|   intra_uart_module   |    <0.001 |
|     new_pool          |    <0.001 |
|     transmit_intra    |    <0.001 |
|       UART_6p25Mhz_tx |    <0.001 |
|   mouse_x_rx_final    |    <0.001 |
|     clocker_30hz      |    <0.001 |
|     clocker_625khz    |    <0.001 |
|   mouse_x_tx_final    |    <0.001 |
|     clocker_625khz    |    <0.001 |
|   mouse_y_rx_final    |    <0.001 |
|     clocker_30hz      |    <0.001 |
|     clocker_625khz    |    <0.001 |
|   mouse_y_tx_final    |    <0.001 |
|     clocker_625khz    |    <0.001 |
|   move                |    <0.001 |
|   placer              |    <0.001 |
|   ps2_clk_IOBUF_inst  |     0.000 |
|   ps2_data_IOBUF_inst |     0.000 |
|   random_final        |    <0.001 |
|   startup_final       |     0.014 |
|   state_1_counter     |    <0.001 |
|   state_2_counter     |    <0.001 |
|   state_3_counter     |    <0.001 |
|   tails_final         |     0.014 |
+-----------------------+-----------+


