<stg><name>array_RAM</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %d_o) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %d_i) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %idx) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @array_RAM_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln97 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln97, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln98 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %idx_addr = getelementptr [4 x i32]* %idx, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="idx_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="2">
<![CDATA[
:3  %idx_load = load i32* %idx_addr, align 4

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="2">
<![CDATA[
:3  %idx_load = load i32* %idx_addr, align 4

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln98 = sext i32 %idx_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %d_i_addr = getelementptr [4 x i32]* %d_i, i64 0, i64 %sext_ln98

]]></Node>
<StgValue><ssdm name="d_i_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="2">
<![CDATA[
:6  %d_i_load = load i32* %d_i_addr, align 4

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="2">
<![CDATA[
:6  %d_i_load = load i32* %d_i_addr, align 4

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %d_o_addr = getelementptr [4 x i32]* %d_o, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="d_o_addr"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:8  store i32 %d_i_load, i32* %d_o_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="d_o" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="d_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="idx" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="idx"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="d_o" to="specbitsmap_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="40" from="d_i" to="specbitsmap_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="42" from="idx" to="specbitsmap_ln0" fromId="35" toId="7">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="46" from="array_RAM_str" to="spectopmodule_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="48" from="StgValue_47" to="i_0" fromId="47" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="49" from="br_ln97" to="i_0" fromId="9" toId="10">
</dataflow>
<dataflow id="50" from="i" to="i_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="51" from="br_ln97" to="i_0" fromId="27" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="52" from="i_0" to="icmp_ln97" fromId="10" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="icmp_ln97" fromId="53" toId="11">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="55" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_57" to="empty" fromId="57" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_57" to="empty" fromId="57" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_57" to="empty" fromId="57" toId="12">
</dataflow>
<dataflow id="61" from="i_0" to="i" fromId="10" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="13">
</dataflow>
<dataflow id="64" from="icmp_ln97" to="br_ln97" fromId="11" toId="14">
</dataflow>
<dataflow id="65" from="i_0" to="zext_ln98" fromId="10" toId="15">
</dataflow>
<dataflow id="66" from="idx" to="idx_addr" fromId="35" toId="16">
</dataflow>
<dataflow id="68" from="StgValue_67" to="idx_addr" fromId="67" toId="16">
</dataflow>
<dataflow id="69" from="zext_ln98" to="idx_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="70" from="idx_addr" to="idx_load" fromId="16" toId="17">
</dataflow>
<dataflow id="71" from="idx_addr" to="idx_load" fromId="16" toId="19">
</dataflow>
<dataflow id="72" from="idx_load" to="sext_ln98" fromId="19" toId="20">
</dataflow>
<dataflow id="73" from="d_i" to="d_i_addr" fromId="34" toId="21">
</dataflow>
<dataflow id="74" from="StgValue_67" to="d_i_addr" fromId="67" toId="21">
</dataflow>
<dataflow id="75" from="sext_ln98" to="d_i_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="76" from="d_i_addr" to="d_i_load" fromId="21" toId="22">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopName" to="specloopname_ln97" fromId="77" toId="23">
</dataflow>
<dataflow id="80" from="p_str" to="specloopname_ln97" fromId="79" toId="23">
</dataflow>
<dataflow id="81" from="d_i_addr" to="d_i_load" fromId="21" toId="24">
</dataflow>
<dataflow id="82" from="d_o" to="d_o_addr" fromId="33" toId="25">
</dataflow>
<dataflow id="83" from="StgValue_67" to="d_o_addr" fromId="67" toId="25">
</dataflow>
<dataflow id="84" from="zext_ln98" to="d_o_addr" fromId="15" toId="25">
</dataflow>
<dataflow id="85" from="d_i_load" to="store_ln98" fromId="24" toId="26">
</dataflow>
<dataflow id="86" from="d_o_addr" to="store_ln98" fromId="25" toId="26">
</dataflow>
<dataflow id="87" from="icmp_ln97" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
