#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* LED_B */
#define LED_B__0__DM__MASK 0xE00u
#define LED_B__0__DM__SHIFT 9
#define LED_B__0__DR CYREG_PRT0_DR
#define LED_B__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_B__0__HSIOM_MASK 0x0000F000u
#define LED_B__0__HSIOM_SHIFT 12u
#define LED_B__0__INTCFG CYREG_PRT0_INTCFG
#define LED_B__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_B__0__MASK 0x08u
#define LED_B__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LED_B__0__OUT_SEL_SHIFT 6u
#define LED_B__0__OUT_SEL_VAL 2u
#define LED_B__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_B__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_B__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_B__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_B__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_B__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_B__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_B__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_B__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_B__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_B__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_B__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_B__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_B__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_B__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_B__0__PC CYREG_PRT0_PC
#define LED_B__0__PC2 CYREG_PRT0_PC2
#define LED_B__0__PORT 0u
#define LED_B__0__PS CYREG_PRT0_PS
#define LED_B__0__SHIFT 3
#define LED_B__DR CYREG_PRT0_DR
#define LED_B__INTCFG CYREG_PRT0_INTCFG
#define LED_B__INTSTAT CYREG_PRT0_INTSTAT
#define LED_B__MASK 0x08u
#define LED_B__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_B__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_B__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_B__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_B__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_B__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_B__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_B__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_B__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_B__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_B__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_B__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_B__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_B__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_B__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_B__PC CYREG_PRT0_PC
#define LED_B__PC2 CYREG_PRT0_PC2
#define LED_B__PORT 0u
#define LED_B__PS CYREG_PRT0_PS
#define LED_B__SHIFT 3

/* LED_G */
#define LED_G__0__DM__MASK 0x1C0u
#define LED_G__0__DM__SHIFT 6
#define LED_G__0__DR CYREG_PRT0_DR
#define LED_G__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_G__0__HSIOM_MASK 0x00000F00u
#define LED_G__0__HSIOM_SHIFT 8u
#define LED_G__0__INTCFG CYREG_PRT0_INTCFG
#define LED_G__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_G__0__MASK 0x04u
#define LED_G__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LED_G__0__OUT_SEL_SHIFT 4u
#define LED_G__0__OUT_SEL_VAL 0u
#define LED_G__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_G__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_G__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_G__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_G__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_G__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_G__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_G__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_G__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_G__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_G__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_G__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_G__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_G__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_G__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_G__0__PC CYREG_PRT0_PC
#define LED_G__0__PC2 CYREG_PRT0_PC2
#define LED_G__0__PORT 0u
#define LED_G__0__PS CYREG_PRT0_PS
#define LED_G__0__SHIFT 2
#define LED_G__DR CYREG_PRT0_DR
#define LED_G__INTCFG CYREG_PRT0_INTCFG
#define LED_G__INTSTAT CYREG_PRT0_INTSTAT
#define LED_G__MASK 0x04u
#define LED_G__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_G__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_G__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_G__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_G__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_G__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_G__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_G__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_G__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_G__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_G__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_G__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_G__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_G__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_G__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_G__PC CYREG_PRT0_PC
#define LED_G__PC2 CYREG_PRT0_PC2
#define LED_G__PORT 0u
#define LED_G__PS CYREG_PRT0_PS
#define LED_G__SHIFT 2

/* LED_R */
#define LED_R__0__DM__MASK 0x1C0000u
#define LED_R__0__DM__SHIFT 18
#define LED_R__0__DR CYREG_PRT1_DR
#define LED_R__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_R__0__HSIOM_MASK 0x0F000000u
#define LED_R__0__HSIOM_SHIFT 24u
#define LED_R__0__INTCFG CYREG_PRT1_INTCFG
#define LED_R__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED_R__0__MASK 0x40u
#define LED_R__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define LED_R__0__OUT_SEL_SHIFT 12u
#define LED_R__0__OUT_SEL_VAL 1u
#define LED_R__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_R__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_R__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_R__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_R__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_R__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_R__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_R__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_R__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_R__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_R__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_R__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_R__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_R__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_R__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_R__0__PC CYREG_PRT1_PC
#define LED_R__0__PC2 CYREG_PRT1_PC2
#define LED_R__0__PORT 1u
#define LED_R__0__PS CYREG_PRT1_PS
#define LED_R__0__SHIFT 6
#define LED_R__DR CYREG_PRT1_DR
#define LED_R__INTCFG CYREG_PRT1_INTCFG
#define LED_R__INTSTAT CYREG_PRT1_INTSTAT
#define LED_R__MASK 0x40u
#define LED_R__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_R__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_R__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_R__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_R__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_R__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_R__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_R__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_R__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_R__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_R__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_R__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_R__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_R__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_R__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_R__PC CYREG_PRT1_PC
#define LED_R__PC2 CYREG_PRT1_PC2
#define LED_R__PORT 1u
#define LED_R__PS CYREG_PRT1_PS
#define LED_R__SHIFT 6

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_00
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_01
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_2_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_01
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01

/* Pin_1 */
#define Pin_1__0__DM__MASK 0x7000u
#define Pin_1__0__DM__SHIFT 12
#define Pin_1__0__DR CYREG_PRT3_DR
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_1__0__HSIOM_MASK 0x000F0000u
#define Pin_1__0__HSIOM_SHIFT 16u
#define Pin_1__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_1__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_1__0__MASK 0x10u
#define Pin_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_1__0__OUT_SEL_SHIFT 8u
#define Pin_1__0__OUT_SEL_VAL 3u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_1__0__PC CYREG_PRT3_PC
#define Pin_1__0__PC2 CYREG_PRT3_PC2
#define Pin_1__0__PORT 3u
#define Pin_1__0__PS CYREG_PRT3_PS
#define Pin_1__0__SHIFT 4
#define Pin_1__DR CYREG_PRT3_DR
#define Pin_1__INTCFG CYREG_PRT3_INTCFG
#define Pin_1__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_1__MASK 0x10u
#define Pin_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_1__PC CYREG_PRT3_PC
#define Pin_1__PC2 CYREG_PRT3_PC2
#define Pin_1__PORT 3u
#define Pin_1__PS CYREG_PRT3_PS
#define Pin_1__SHIFT 4

/* Pin_SW */
#define Pin_SW__0__DM__MASK 0xE00000u
#define Pin_SW__0__DM__SHIFT 21
#define Pin_SW__0__DR CYREG_PRT0_DR
#define Pin_SW__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_SW__0__HSIOM_MASK 0xF0000000u
#define Pin_SW__0__HSIOM_SHIFT 28u
#define Pin_SW__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_SW__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_SW__0__MASK 0x80u
#define Pin_SW__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SW__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SW__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SW__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SW__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SW__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SW__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SW__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SW__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SW__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SW__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SW__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SW__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SW__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SW__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SW__0__PC CYREG_PRT0_PC
#define Pin_SW__0__PC2 CYREG_PRT0_PC2
#define Pin_SW__0__PORT 0u
#define Pin_SW__0__PS CYREG_PRT0_PS
#define Pin_SW__0__SHIFT 7
#define Pin_SW__DR CYREG_PRT0_DR
#define Pin_SW__INTCFG CYREG_PRT0_INTCFG
#define Pin_SW__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_SW__MASK 0x80u
#define Pin_SW__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SW__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SW__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SW__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SW__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SW__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SW__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SW__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SW__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SW__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SW__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SW__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SW__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SW__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SW__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SW__PC CYREG_PRT0_PC
#define Pin_SW__PC2 CYREG_PRT0_PC2
#define Pin_SW__PORT 0u
#define Pin_SW__PS CYREG_PRT0_PS
#define Pin_SW__SHIFT 7

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_B01
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_B01

/* Clock_3 */
#define Clock_3__DIVIDER_MASK 0x0000FFFFu
#define Clock_3__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_3__ENABLE_MASK 0x80000000u
#define Clock_3__MASK 0x80000000u
#define Clock_3__REGISTER CYREG_CLK_DIVIDER_C00

/* Clock_4 */
#define Clock_4__DIVIDER_MASK 0x0000FFFFu
#define Clock_4__ENABLE CYREG_CLK_DIVIDER_A01
#define Clock_4__ENABLE_MASK 0x80000000u
#define Clock_4__MASK 0x80000000u
#define Clock_4__REGISTER CYREG_CLK_DIVIDER_A01

/* CapSense_1_Cmod */
#define CapSense_1_Cmod__0__DM__MASK 0x1C0u
#define CapSense_1_Cmod__0__DM__SHIFT 6
#define CapSense_1_Cmod__0__DR CYREG_PRT4_DR
#define CapSense_1_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_1_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_1_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_1_Cmod__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_1_Cmod__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_1_Cmod__0__MASK 0x04u
#define CapSense_1_Cmod__0__PC CYREG_PRT4_PC
#define CapSense_1_Cmod__0__PC2 CYREG_PRT4_PC2
#define CapSense_1_Cmod__0__PORT 4u
#define CapSense_1_Cmod__0__PS CYREG_PRT4_PS
#define CapSense_1_Cmod__0__SHIFT 2
#define CapSense_1_Cmod__Cmod__DM__MASK 0x1C0u
#define CapSense_1_Cmod__Cmod__DM__SHIFT 6
#define CapSense_1_Cmod__Cmod__DR CYREG_PRT4_DR
#define CapSense_1_Cmod__Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_1_Cmod__Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_1_Cmod__Cmod__MASK 0x04u
#define CapSense_1_Cmod__Cmod__PC CYREG_PRT4_PC
#define CapSense_1_Cmod__Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_1_Cmod__Cmod__PORT 4u
#define CapSense_1_Cmod__Cmod__PS CYREG_PRT4_PS
#define CapSense_1_Cmod__Cmod__SHIFT 2
#define CapSense_1_Cmod__DR CYREG_PRT4_DR
#define CapSense_1_Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_1_Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_1_Cmod__MASK 0x04u
#define CapSense_1_Cmod__PC CYREG_PRT4_PC
#define CapSense_1_Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_1_Cmod__PORT 4u
#define CapSense_1_Cmod__PS CYREG_PRT4_PS
#define CapSense_1_Cmod__SHIFT 2

/* CapSense_1_CSD_FFB */
#define CapSense_1_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_1_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_1_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_1_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_1_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_1_CSD_FFB__CSD_NUMBER 0u
#define CapSense_1_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS

/* CapSense_1_IDAC1_cy_psoc4_idac */
#define CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0
#define CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0
#define CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0
#define CapSense_1_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_1_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_1_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16

/* CapSense_1_IDAC2_cy_psoc4_idac */
#define CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16
#define CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4
#define CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4
#define CapSense_1_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_1_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_1_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17

/* CapSense_1_ISR */
#define CapSense_1_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_1_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_1_ISR__INTC_MASK 0x8000u
#define CapSense_1_ISR__INTC_NUMBER 15u
#define CapSense_1_ISR__INTC_PRIOR_MASK 0xC0000000u
#define CapSense_1_ISR__INTC_PRIOR_NUM 3u
#define CapSense_1_ISR__INTC_PRIOR_REG CYREG_CM0_IPR3
#define CapSense_1_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_1_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_1_SampleClk */
#define CapSense_1_SampleClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_1_SampleClk__ENABLE CYREG_CLK_DIVIDER_A00
#define CapSense_1_SampleClk__ENABLE_MASK 0x80000000u
#define CapSense_1_SampleClk__MASK 0x80000000u
#define CapSense_1_SampleClk__REGISTER CYREG_CLK_DIVIDER_A00

/* CapSense_1_SenseClk */
#define CapSense_1_SenseClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_1_SenseClk__ENABLE CYREG_CLK_DIVIDER_B00
#define CapSense_1_SenseClk__ENABLE_MASK 0x80000000u
#define CapSense_1_SenseClk__MASK 0x80000000u
#define CapSense_1_SenseClk__REGISTER CYREG_CLK_DIVIDER_B00

/* CapSense_1_Sns */
#define CapSense_1_Sns__0__DM__MASK 0x38u
#define CapSense_1_Sns__0__DM__SHIFT 3
#define CapSense_1_Sns__0__DR CYREG_PRT1_DR
#define CapSense_1_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_1_Sns__0__HSIOM_MASK 0x000000F0u
#define CapSense_1_Sns__0__HSIOM_SHIFT 4u
#define CapSense_1_Sns__0__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__0__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__0__MASK 0x02u
#define CapSense_1_Sns__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__0__PC CYREG_PRT1_PC
#define CapSense_1_Sns__0__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__0__PORT 1u
#define CapSense_1_Sns__0__PS CYREG_PRT1_PS
#define CapSense_1_Sns__0__SHIFT 1
#define CapSense_1_Sns__1__DM__MASK 0x1C0u
#define CapSense_1_Sns__1__DM__SHIFT 6
#define CapSense_1_Sns__1__DR CYREG_PRT1_DR
#define CapSense_1_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_1_Sns__1__HSIOM_MASK 0x00000F00u
#define CapSense_1_Sns__1__HSIOM_SHIFT 8u
#define CapSense_1_Sns__1__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__1__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__1__MASK 0x04u
#define CapSense_1_Sns__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__1__PC CYREG_PRT1_PC
#define CapSense_1_Sns__1__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__1__PORT 1u
#define CapSense_1_Sns__1__PS CYREG_PRT1_PS
#define CapSense_1_Sns__1__SHIFT 2
#define CapSense_1_Sns__2__DM__MASK 0xE00u
#define CapSense_1_Sns__2__DM__SHIFT 9
#define CapSense_1_Sns__2__DR CYREG_PRT1_DR
#define CapSense_1_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_1_Sns__2__HSIOM_MASK 0x0000F000u
#define CapSense_1_Sns__2__HSIOM_SHIFT 12u
#define CapSense_1_Sns__2__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__2__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__2__MASK 0x08u
#define CapSense_1_Sns__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__2__PC CYREG_PRT1_PC
#define CapSense_1_Sns__2__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__2__PORT 1u
#define CapSense_1_Sns__2__PS CYREG_PRT1_PS
#define CapSense_1_Sns__2__SHIFT 3
#define CapSense_1_Sns__3__DM__MASK 0x7000u
#define CapSense_1_Sns__3__DM__SHIFT 12
#define CapSense_1_Sns__3__DR CYREG_PRT1_DR
#define CapSense_1_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_1_Sns__3__HSIOM_MASK 0x000F0000u
#define CapSense_1_Sns__3__HSIOM_SHIFT 16u
#define CapSense_1_Sns__3__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__3__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__3__MASK 0x10u
#define CapSense_1_Sns__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__3__PC CYREG_PRT1_PC
#define CapSense_1_Sns__3__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__3__PORT 1u
#define CapSense_1_Sns__3__PS CYREG_PRT1_PS
#define CapSense_1_Sns__3__SHIFT 4
#define CapSense_1_Sns__4__DM__MASK 0x38000u
#define CapSense_1_Sns__4__DM__SHIFT 15
#define CapSense_1_Sns__4__DR CYREG_PRT1_DR
#define CapSense_1_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_1_Sns__4__HSIOM_MASK 0x00F00000u
#define CapSense_1_Sns__4__HSIOM_SHIFT 20u
#define CapSense_1_Sns__4__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__4__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__4__MASK 0x20u
#define CapSense_1_Sns__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__4__PC CYREG_PRT1_PC
#define CapSense_1_Sns__4__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__4__PORT 1u
#define CapSense_1_Sns__4__PS CYREG_PRT1_PS
#define CapSense_1_Sns__4__SHIFT 5
#define CapSense_1_Sns__DR CYREG_PRT1_DR
#define CapSense_1_Sns__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__LinearSlider0_e0__LS__DM__MASK 0x38u
#define CapSense_1_Sns__LinearSlider0_e0__LS__DM__SHIFT 3
#define CapSense_1_Sns__LinearSlider0_e0__LS__DR CYREG_PRT1_DR
#define CapSense_1_Sns__LinearSlider0_e0__LS__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__LinearSlider0_e0__LS__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__LinearSlider0_e0__LS__MASK 0x02u
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__LinearSlider0_e0__LS__PC CYREG_PRT1_PC
#define CapSense_1_Sns__LinearSlider0_e0__LS__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__LinearSlider0_e0__LS__PORT 1u
#define CapSense_1_Sns__LinearSlider0_e0__LS__PS CYREG_PRT1_PS
#define CapSense_1_Sns__LinearSlider0_e0__LS__SHIFT 1
#define CapSense_1_Sns__LinearSlider0_e1__LS__DM__MASK 0x1C0u
#define CapSense_1_Sns__LinearSlider0_e1__LS__DM__SHIFT 6
#define CapSense_1_Sns__LinearSlider0_e1__LS__DR CYREG_PRT1_DR
#define CapSense_1_Sns__LinearSlider0_e1__LS__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__LinearSlider0_e1__LS__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__LinearSlider0_e1__LS__MASK 0x04u
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__LinearSlider0_e1__LS__PC CYREG_PRT1_PC
#define CapSense_1_Sns__LinearSlider0_e1__LS__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__LinearSlider0_e1__LS__PORT 1u
#define CapSense_1_Sns__LinearSlider0_e1__LS__PS CYREG_PRT1_PS
#define CapSense_1_Sns__LinearSlider0_e1__LS__SHIFT 2
#define CapSense_1_Sns__LinearSlider0_e2__LS__DM__MASK 0xE00u
#define CapSense_1_Sns__LinearSlider0_e2__LS__DM__SHIFT 9
#define CapSense_1_Sns__LinearSlider0_e2__LS__DR CYREG_PRT1_DR
#define CapSense_1_Sns__LinearSlider0_e2__LS__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__LinearSlider0_e2__LS__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__LinearSlider0_e2__LS__MASK 0x08u
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__LinearSlider0_e2__LS__PC CYREG_PRT1_PC
#define CapSense_1_Sns__LinearSlider0_e2__LS__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__LinearSlider0_e2__LS__PORT 1u
#define CapSense_1_Sns__LinearSlider0_e2__LS__PS CYREG_PRT1_PS
#define CapSense_1_Sns__LinearSlider0_e2__LS__SHIFT 3
#define CapSense_1_Sns__LinearSlider0_e3__LS__DM__MASK 0x7000u
#define CapSense_1_Sns__LinearSlider0_e3__LS__DM__SHIFT 12
#define CapSense_1_Sns__LinearSlider0_e3__LS__DR CYREG_PRT1_DR
#define CapSense_1_Sns__LinearSlider0_e3__LS__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__LinearSlider0_e3__LS__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__LinearSlider0_e3__LS__MASK 0x10u
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__LinearSlider0_e3__LS__PC CYREG_PRT1_PC
#define CapSense_1_Sns__LinearSlider0_e3__LS__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__LinearSlider0_e3__LS__PORT 1u
#define CapSense_1_Sns__LinearSlider0_e3__LS__PS CYREG_PRT1_PS
#define CapSense_1_Sns__LinearSlider0_e3__LS__SHIFT 4
#define CapSense_1_Sns__LinearSlider0_e4__LS__DM__MASK 0x38000u
#define CapSense_1_Sns__LinearSlider0_e4__LS__DM__SHIFT 15
#define CapSense_1_Sns__LinearSlider0_e4__LS__DR CYREG_PRT1_DR
#define CapSense_1_Sns__LinearSlider0_e4__LS__INTCFG CYREG_PRT1_INTCFG
#define CapSense_1_Sns__LinearSlider0_e4__LS__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_1_Sns__LinearSlider0_e4__LS__MASK 0x20u
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__LinearSlider0_e4__LS__PC CYREG_PRT1_PC
#define CapSense_1_Sns__LinearSlider0_e4__LS__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__LinearSlider0_e4__LS__PORT 1u
#define CapSense_1_Sns__LinearSlider0_e4__LS__PS CYREG_PRT1_PS
#define CapSense_1_Sns__LinearSlider0_e4__LS__SHIFT 5
#define CapSense_1_Sns__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_1_Sns__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_1_Sns__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_1_Sns__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_1_Sns__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_1_Sns__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_1_Sns__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_1_Sns__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_1_Sns__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_1_Sns__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_1_Sns__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_1_Sns__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_1_Sns__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_1_Sns__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_1_Sns__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_1_Sns__PC CYREG_PRT1_PC
#define CapSense_1_Sns__PC2 CYREG_PRT1_PC2
#define CapSense_1_Sns__PORT 1u
#define CapSense_1_Sns__PS CYREG_PRT1_PS

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__MASK 0x07u
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_02
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_02

/* WS2812driver_1 */
#define WS2812driver_1_pulseGen__A0_A1_REG CYREG_UDB_CAT16_A_03
#define WS2812driver_1_pulseGen__A0_REG CYREG_UDB_W8_A0_03
#define WS2812driver_1_pulseGen__A1_REG CYREG_UDB_W8_A1_03
#define WS2812driver_1_pulseGen__D0_D1_REG CYREG_UDB_CAT16_D_03
#define WS2812driver_1_pulseGen__D0_REG CYREG_UDB_W8_D0_03
#define WS2812driver_1_pulseGen__D1_REG CYREG_UDB_W8_D1_03
#define WS2812driver_1_pulseGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define WS2812driver_1_pulseGen__F0_F1_REG CYREG_UDB_CAT16_F_03
#define WS2812driver_1_pulseGen__F0_REG CYREG_UDB_W8_F0_03
#define WS2812driver_1_pulseGen__F1_REG CYREG_UDB_W8_F1_03
#define WS2812driver_1_pulseGen_PI__MASK_REG CYREG_UDB_W8_MSK_03
#define WS2812driver_1_pulseGen_PI__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define WS2812driver_1_pulseGen_PI__STATUS_REG CYREG_UDB_W8_ST_03
#define WS2812driver_1_shifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define WS2812driver_1_shifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define WS2812driver_1_shifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define WS2812driver_1_shifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define WS2812driver_1_shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define WS2812driver_1_shifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define WS2812driver_1_shifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define WS2812driver_1_shifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define WS2812driver_1_shifter_u0__A0_REG CYREG_UDB_W8_A0_02
#define WS2812driver_1_shifter_u0__A1_REG CYREG_UDB_W8_A1_02
#define WS2812driver_1_shifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define WS2812driver_1_shifter_u0__D0_REG CYREG_UDB_W8_D0_02
#define WS2812driver_1_shifter_u0__D1_REG CYREG_UDB_W8_D1_02
#define WS2812driver_1_shifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define WS2812driver_1_shifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define WS2812driver_1_shifter_u0__F0_REG CYREG_UDB_W8_F0_02
#define WS2812driver_1_shifter_u0__F1_REG CYREG_UDB_W8_F1_02

/* Miscellaneous */
#define CYDEV_BCLK__HFCLK__HZ 40000000U
#define CYDEV_BCLK__HFCLK__KHZ 40000U
#define CYDEV_BCLK__HFCLK__MHZ 40U
#define CYDEV_BCLK__SYSCLK__HZ 40000000U
#define CYDEV_BCLK__SYSCLK__KHZ 40000U
#define CYDEV_BCLK__SYSCLK__MHZ 40U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
