13:26:28 INFO  : Registering command handlers for SDK TCF services
13:26:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
13:26:31 INFO  : XSCT server has started successfully.
13:26:31 INFO  : Successfully done setting XSCT server connection channel  
13:26:33 INFO  : Processing command line option -hwspec C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
13:26:33 INFO  : Successfully done setting SDK workspace  
13:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:28:30 INFO  : 'fpga -state' command is executed.
13:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:30 INFO  : 'jtag frequency' command is executed.
13:28:30 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:30 INFO  : Context for 'APU' is selected.
13:28:30 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:30 INFO  : Context for 'APU' is selected.
13:28:30 INFO  : 'stop' command is executed.
13:28:31 INFO  : 'ps7_init' command is executed.
13:28:31 INFO  : 'ps7_post_config' command is executed.
13:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:31 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:31 INFO  : Memory regions updated for context APU
13:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:31 INFO  : 'con' command is executed.
13:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:28:31 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
13:29:44 INFO  : Disconnected from the channel tcfchan#1.
13:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:29:46 INFO  : 'fpga -state' command is executed.
13:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:29:46 INFO  : 'jtag frequency' command is executed.
13:29:46 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:46 INFO  : Context for 'APU' is selected.
13:29:48 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:48 INFO  : Context for 'APU' is selected.
13:29:48 INFO  : 'stop' command is executed.
13:29:48 INFO  : 'ps7_init' command is executed.
13:29:48 INFO  : 'ps7_post_config' command is executed.
13:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:48 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:48 INFO  : Memory regions updated for context APU
13:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:49 INFO  : 'con' command is executed.
13:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:29:49 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
13:31:00 INFO  : Disconnected from the channel tcfchan#2.
13:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:02 INFO  : 'fpga -state' command is executed.
13:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:31:02 INFO  : 'jtag frequency' command is executed.
13:31:02 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:02 INFO  : Context for 'APU' is selected.
13:31:04 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:04 INFO  : Context for 'APU' is selected.
13:31:04 INFO  : 'stop' command is executed.
13:31:04 INFO  : 'ps7_init' command is executed.
13:31:04 INFO  : 'ps7_post_config' command is executed.
13:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:04 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:04 INFO  : Memory regions updated for context APU
13:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:04 INFO  : 'con' command is executed.
13:31:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:31:04 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
15:55:12 INFO  : Disconnected from the channel tcfchan#3.
15:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:13 INFO  : 'fpga -state' command is executed.
15:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:13 INFO  : 'jtag frequency' command is executed.
15:55:13 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:13 INFO  : Context for 'APU' is selected.
15:55:15 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:15 INFO  : Context for 'APU' is selected.
15:55:15 INFO  : 'stop' command is executed.
15:55:15 INFO  : 'ps7_init' command is executed.
15:55:15 INFO  : 'ps7_post_config' command is executed.
15:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:15 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:15 INFO  : Memory regions updated for context APU
15:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:15 INFO  : 'con' command is executed.
15:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:15 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
16:44:20 INFO  : Disconnected from the channel tcfchan#4.
16:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:21 INFO  : 'fpga -state' command is executed.
16:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:21 INFO  : 'jtag frequency' command is executed.
16:44:21 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:21 INFO  : Context for 'APU' is selected.
16:44:23 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:23 INFO  : Context for 'APU' is selected.
16:44:23 INFO  : 'stop' command is executed.
16:44:23 INFO  : 'ps7_init' command is executed.
16:44:23 INFO  : 'ps7_post_config' command is executed.
16:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:24 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:24 INFO  : Memory regions updated for context APU
16:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:24 INFO  : 'con' command is executed.
16:44:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:24 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
16:45:21 INFO  : Disconnected from the channel tcfchan#5.
21:17:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
21:17:23 INFO  : XSCT server has started successfully.
21:17:23 INFO  : Successfully done setting XSCT server connection channel  
21:17:26 INFO  : Successfully done setting SDK workspace  
21:17:27 INFO  : Registering command handlers for SDK TCF services
21:17:28 INFO  : Processing command line option -hwspec C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
21:17:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:17:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1599185649837,  Project:1599156221824
21:17:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
21:17:28 INFO  : Copied contents of C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:17:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:17:34 INFO  : 
21:17:35 INFO  : Updating hardware inferred compiler options for hello_world.
21:17:35 INFO  : Clearing existing target manager status.
21:17:35 INFO  : Closing and re-opening the MSS file of ther project hello_world_bsp
21:17:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:17:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:18:28 INFO  : 'fpga -state' command is executed.
21:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:28 INFO  : 'jtag frequency' command is executed.
21:18:28 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:28 INFO  : Context for 'APU' is selected.
21:18:28 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:28 INFO  : Context for 'APU' is selected.
21:18:28 INFO  : 'stop' command is executed.
21:18:29 INFO  : 'ps7_init' command is executed.
21:18:29 INFO  : 'ps7_post_config' command is executed.
21:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:29 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:29 INFO  : Memory regions updated for context APU
21:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:29 INFO  : 'con' command is executed.
21:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:18:29 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
21:19:40 INFO  : Disconnected from the channel tcfchan#1.
15:35:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
15:35:20 INFO  : XSCT server has started successfully.
15:35:20 INFO  : Successfully done setting XSCT server connection channel  
15:35:22 INFO  : Successfully done setting SDK workspace  
15:35:28 INFO  : Registering command handlers for SDK TCF services
15:35:28 INFO  : Processing command line option -hwspec C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
15:35:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:52 INFO  : 'fpga -state' command is executed.
15:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:53 INFO  : 'jtag frequency' command is executed.
15:35:53 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:53 INFO  : Context for 'APU' is selected.
15:35:53 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:53 INFO  : Context for 'APU' is selected.
15:35:53 INFO  : 'stop' command is executed.
15:35:53 INFO  : 'ps7_init' command is executed.
15:35:53 INFO  : 'ps7_post_config' command is executed.
15:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:54 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:54 INFO  : Memory regions updated for context APU
15:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:54 INFO  : 'con' command is executed.
15:35:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:54 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
15:36:43 INFO  : Disconnected from the channel tcfchan#1.
10:20:49 INFO  : Registering command handlers for SDK TCF services
10:20:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
10:20:51 INFO  : XSCT server has started successfully.
10:20:53 INFO  : Successfully done setting XSCT server connection channel  
10:20:53 INFO  : Processing command line option -hwspec C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
10:20:53 INFO  : Successfully done setting SDK workspace  
10:20:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:21:04 INFO  : 'fpga -state' command is executed.
10:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:21:04 INFO  : 'jtag frequency' command is executed.
10:21:04 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:04 INFO  : Context for 'APU' is selected.
10:21:04 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:04 INFO  : Context for 'APU' is selected.
10:21:04 INFO  : 'stop' command is executed.
10:21:05 INFO  : 'ps7_init' command is executed.
10:21:05 INFO  : 'ps7_post_config' command is executed.
10:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:05 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:05 INFO  : Memory regions updated for context APU
10:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:05 INFO  : 'con' command is executed.
10:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:21:05 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
11:20:13 INFO  : Disconnected from the channel tcfchan#1.
15:21:58 INFO  : Registering command handlers for SDK TCF services
15:21:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
15:22:01 INFO  : XSCT server has started successfully.
15:22:03 INFO  : Successfully done setting XSCT server connection channel  
15:22:03 INFO  : Processing command line option -hwspec C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
15:22:03 INFO  : Successfully done setting SDK workspace  
15:22:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:22:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1599596438533,  Project:1599185649837
15:22:07 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
15:22:07 INFO  : Copied contents of C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:22:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:22:14 INFO  : 
15:22:15 INFO  : Updating hardware inferred compiler options for hello_world.
15:22:15 INFO  : Clearing existing target manager status.
15:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:35 INFO  : 'fpga -state' command is executed.
15:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:36 INFO  : 'jtag frequency' command is executed.
15:22:36 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:36 INFO  : Context for 'APU' is selected.
15:22:36 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:36 INFO  : Context for 'APU' is selected.
15:22:36 INFO  : 'stop' command is executed.
15:22:36 INFO  : 'ps7_init' command is executed.
15:22:36 INFO  : 'ps7_post_config' command is executed.
15:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:36 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:36 INFO  : Memory regions updated for context APU
15:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:36 INFO  : 'con' command is executed.
15:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:36 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
15:23:17 INFO  : Disconnected from the channel tcfchan#1.
15:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:18 INFO  : 'fpga -state' command is executed.
15:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:18 INFO  : 'jtag frequency' command is executed.
15:23:18 INFO  : Sourcing of 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:18 INFO  : Context for 'APU' is selected.
15:23:20 INFO  : Hardware design information is loaded from 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:20 INFO  : Context for 'APU' is selected.
15:23:20 INFO  : 'stop' command is executed.
15:23:21 INFO  : 'ps7_init' command is executed.
15:23:21 INFO  : 'ps7_post_config' command is executed.
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:21 INFO  : The application 'C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:21 INFO  : Memory regions updated for context APU
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:21 INFO  : 'con' command is executed.
15:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:21 INFO  : Launch script is exported to file 'C:\Workspace\ece527_mp2_a_base\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
15:25:09 INFO  : Disconnected from the channel tcfchan#2.
15:41:36 INFO  : Registering command handlers for SDK TCF services
15:41:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\86186\Desktop\UIUC-ECE527-main\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
15:41:39 INFO  : XSCT server has started successfully.
15:41:39 INFO  : Successfully done setting XSCT server connection channel  
15:41:39 INFO  : Successfully done setting SDK workspace  
15:41:39 INFO  : Processing command line option -hwspec C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
21:35:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\86186\Desktop\UIUC-ECE527-main\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
21:35:03 INFO  : XSCT server has started successfully.
21:35:07 INFO  : Successfully done setting XSCT server connection channel  
21:35:07 INFO  : Successfully done setting SDK workspace  
21:35:08 INFO  : Registering command handlers for SDK TCF services
21:35:08 INFO  : Processing command line option -hwspec C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
21:35:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:35:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1664245744371,  Project:1664223258844
21:35:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
21:35:10 INFO  : Copied contents of C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
21:35:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:35:14 INFO  : Clearing existing target manager status.
21:35:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:35:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:36:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\86186\Desktop\UIUC-ECE527-main\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
21:36:23 INFO  : XSCT server has started successfully.
21:36:27 INFO  : Successfully done setting XSCT server connection channel  
21:36:27 INFO  : Successfully done setting SDK workspace  
21:36:28 INFO  : Registering command handlers for SDK TCF services
21:36:28 INFO  : Processing command line option -hwspec C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
21:36:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
02:26:39 INFO  : Registering command handlers for SDK TCF services
02:26:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\86186\Desktop\UIUC-ECE527-main\ece527_mp2_a_base\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
02:26:42 INFO  : XSCT server has started successfully.
02:26:42 INFO  : Successfully done setting XSCT server connection channel  
02:26:42 INFO  : Successfully done setting SDK workspace  
02:26:42 INFO  : Processing command line option -hwspec C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
02:26:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
02:26:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1664263546905,  Project:1664245744371
02:26:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
02:26:47 INFO  : Copied contents of C:/Users/86186/Desktop/UIUC-ECE527-main/ece527_mp2_a_base/ece527_mp2_a_base.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
02:26:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:26:51 INFO  : Clearing existing target manager status.
02:26:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:26:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:09:20 INFO  : Registering command handlers for SDK TCF services
19:09:21 INFO  : Launching XSCT server: xsct.bat -interactive D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
19:09:23 INFO  : XSCT server has started successfully.
19:09:23 INFO  : Successfully done setting XSCT server connection channel  
19:09:24 INFO  : Successfully done setting SDK workspace  
19:09:24 INFO  : Processing command line option -hwspec D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
19:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:10:03 INFO  : 'fpga -state' command is executed.
19:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:10:03 INFO  : 'jtag frequency' command is executed.
19:10:03 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:03 INFO  : Context for 'APU' is selected.
19:10:03 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:03 INFO  : Context for 'APU' is selected.
19:10:03 INFO  : 'stop' command is executed.
19:10:03 INFO  : 'ps7_init' command is executed.
19:10:03 INFO  : 'ps7_post_config' command is executed.
19:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:03 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:03 INFO  : Memory regions updated for context APU
19:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:04 INFO  : 'con' command is executed.
19:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:10:04 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:10:28 INFO  : FPGA configured successfully with bitstream "D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:11:05 INFO  : Disconnected from the channel tcfchan#1.
19:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:06 INFO  : 'fpga -state' command is executed.
19:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:06 INFO  : 'jtag frequency' command is executed.
19:11:06 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:06 INFO  : Context for 'APU' is selected.
19:11:07 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:07 INFO  : Context for 'APU' is selected.
19:11:07 INFO  : 'stop' command is executed.
19:11:07 INFO  : 'ps7_init' command is executed.
19:11:07 INFO  : 'ps7_post_config' command is executed.
19:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:08 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:08 INFO  : Memory regions updated for context APU
19:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:08 INFO  : 'con' command is executed.
19:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:08 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:11:50 INFO  : Disconnected from the channel tcfchan#2.
19:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:51 INFO  : 'fpga -state' command is executed.
19:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:51 INFO  : 'jtag frequency' command is executed.
19:11:51 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:51 INFO  : Context for 'APU' is selected.
19:11:51 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:51 INFO  : Context for 'APU' is selected.
19:11:51 INFO  : 'stop' command is executed.
19:11:52 INFO  : 'ps7_init' command is executed.
19:11:52 INFO  : 'ps7_post_config' command is executed.
19:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:52 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:52 INFO  : Memory regions updated for context APU
19:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:52 INFO  : 'con' command is executed.
19:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:52 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:12:54 INFO  : FPGA configured successfully with bitstream "D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
19:12:59 INFO  : Disconnected from the channel tcfchan#3.
19:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:00 INFO  : 'fpga -state' command is executed.
19:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:00 INFO  : 'jtag frequency' command is executed.
19:13:00 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:00 INFO  : Context for 'APU' is selected.
19:13:00 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:00 INFO  : Context for 'APU' is selected.
19:13:00 INFO  : 'stop' command is executed.
19:13:01 INFO  : 'ps7_init' command is executed.
19:13:01 INFO  : 'ps7_post_config' command is executed.
19:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:01 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:01 INFO  : Memory regions updated for context APU
19:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:01 INFO  : 'con' command is executed.
19:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:01 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:15:33 INFO  : Disconnected from the channel tcfchan#4.
19:16:05 INFO  : Registering command handlers for SDK TCF services
19:16:05 INFO  : Launching XSCT server: xsct.bat -interactive D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
19:16:07 INFO  : XSCT server has started successfully.
19:16:07 INFO  : Successfully done setting XSCT server connection channel  
19:16:07 INFO  : Processing command line option -hwspec D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
19:16:07 INFO  : Successfully done setting SDK workspace  
19:16:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
19:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:18:28 INFO  : 'fpga -state' command is executed.
19:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:18:28 INFO  : 'jtag frequency' command is executed.
19:18:28 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:28 INFO  : Context for 'APU' is selected.
19:18:28 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:28 INFO  : Context for 'APU' is selected.
19:18:28 INFO  : 'stop' command is executed.
19:18:28 INFO  : 'ps7_init' command is executed.
19:18:28 INFO  : 'ps7_post_config' command is executed.
19:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:29 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:29 INFO  : Memory regions updated for context APU
19:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:29 INFO  : 'con' command is executed.
19:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:18:29 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:18:45 INFO  : Disconnected from the channel tcfchan#1.
19:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:18:46 INFO  : 'fpga -state' command is executed.
19:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:18:46 INFO  : 'jtag frequency' command is executed.
19:18:46 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:46 INFO  : Context for 'APU' is selected.
19:18:47 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:47 INFO  : Context for 'APU' is selected.
19:18:47 INFO  : 'stop' command is executed.
19:18:48 INFO  : 'ps7_init' command is executed.
19:18:48 INFO  : 'ps7_post_config' command is executed.
19:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:48 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:48 INFO  : Memory regions updated for context APU
19:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:48 INFO  : 'con' command is executed.
19:18:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:18:48 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:19:39 INFO  : Disconnected from the channel tcfchan#2.
19:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:41 INFO  : 'fpga -state' command is executed.
19:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:41 INFO  : 'jtag frequency' command is executed.
19:19:41 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:41 INFO  : Context for 'APU' is selected.
19:19:41 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:41 INFO  : Context for 'APU' is selected.
19:19:41 INFO  : 'stop' command is executed.
19:19:41 INFO  : 'ps7_init' command is executed.
19:19:41 INFO  : 'ps7_post_config' command is executed.
19:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:41 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:41 INFO  : Memory regions updated for context APU
19:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:41 INFO  : 'con' command is executed.
19:19:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:41 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:20:39 INFO  : Disconnected from the channel tcfchan#3.
19:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:20:40 INFO  : 'fpga -state' command is executed.
19:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:20:40 INFO  : 'jtag frequency' command is executed.
19:20:40 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:40 INFO  : Context for 'APU' is selected.
19:20:40 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:40 INFO  : Context for 'APU' is selected.
19:20:40 INFO  : 'stop' command is executed.
19:20:41 INFO  : 'ps7_init' command is executed.
19:20:41 INFO  : 'ps7_post_config' command is executed.
19:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:41 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:41 INFO  : Memory regions updated for context APU
19:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:41 INFO  : 'con' command is executed.
19:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:20:41 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:22:25 INFO  : Disconnected from the channel tcfchan#4.
19:22:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:22:26 INFO  : 'fpga -state' command is executed.
19:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:22:26 INFO  : 'jtag frequency' command is executed.
19:22:26 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:26 INFO  : Context for 'APU' is selected.
19:22:26 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:26 INFO  : Context for 'APU' is selected.
19:22:26 INFO  : 'stop' command is executed.
19:22:27 INFO  : 'ps7_init' command is executed.
19:22:27 INFO  : 'ps7_post_config' command is executed.
19:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:27 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:27 INFO  : Memory regions updated for context APU
19:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:27 INFO  : 'con' command is executed.
19:22:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:22:27 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
19:25:31 INFO  : Disconnected from the channel tcfchan#5.
19:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:32 INFO  : 'fpga -state' command is executed.
19:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:32 INFO  : 'jtag frequency' command is executed.
19:25:32 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:32 INFO  : Context for 'APU' is selected.
19:25:32 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:32 INFO  : Context for 'APU' is selected.
19:25:32 INFO  : 'stop' command is executed.
19:25:33 INFO  : 'ps7_init' command is executed.
19:25:33 INFO  : 'ps7_post_config' command is executed.
19:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:33 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:33 INFO  : Memory regions updated for context APU
19:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:33 INFO  : 'con' command is executed.
19:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:25:33 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:25:57 INFO  : Disconnected from the channel tcfchan#6.
19:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:58 INFO  : 'fpga -state' command is executed.
19:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:58 INFO  : 'jtag frequency' command is executed.
19:25:58 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:58 INFO  : Context for 'APU' is selected.
19:25:58 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:59 INFO  : Context for 'APU' is selected.
19:25:59 INFO  : 'stop' command is executed.
19:25:59 INFO  : 'ps7_init' command is executed.
19:25:59 INFO  : 'ps7_post_config' command is executed.
19:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:59 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:59 INFO  : Memory regions updated for context APU
19:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:59 INFO  : 'con' command is executed.
19:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:25:59 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:38 INFO  : FPGA configured successfully with bitstream "D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:26:44 INFO  : Disconnected from the channel tcfchan#7.
19:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:45 INFO  : 'fpga -state' command is executed.
19:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:26:45 INFO  : 'jtag frequency' command is executed.
19:26:45 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:45 INFO  : Context for 'APU' is selected.
19:26:45 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:45 INFO  : Context for 'APU' is selected.
19:26:45 INFO  : 'stop' command is executed.
19:26:46 INFO  : 'ps7_init' command is executed.
19:26:46 INFO  : 'ps7_post_config' command is executed.
19:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:46 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:46 INFO  : Memory regions updated for context APU
19:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:46 INFO  : 'con' command is executed.
19:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:26:46 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:28:34 INFO  : Disconnected from the channel tcfchan#8.
19:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:28:35 INFO  : 'fpga -state' command is executed.
19:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:35 INFO  : 'jtag frequency' command is executed.
19:28:35 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:35 INFO  : Context for 'APU' is selected.
19:28:35 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:28:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:35 INFO  : Context for 'APU' is selected.
19:28:35 INFO  : 'stop' command is executed.
19:28:36 INFO  : 'ps7_init' command is executed.
19:28:36 INFO  : 'ps7_post_config' command is executed.
19:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:36 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:36 INFO  : Memory regions updated for context APU
19:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:36 INFO  : 'con' command is executed.
19:28:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:28:36 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:29:32 INFO  : Disconnected from the channel tcfchan#9.
19:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:29:33 INFO  : 'fpga -state' command is executed.
19:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:29:33 INFO  : 'jtag frequency' command is executed.
19:29:33 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:33 INFO  : Context for 'APU' is selected.
19:29:33 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:33 INFO  : Context for 'APU' is selected.
19:29:33 INFO  : 'stop' command is executed.
19:29:33 INFO  : 'ps7_init' command is executed.
19:29:33 INFO  : 'ps7_post_config' command is executed.
19:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:34 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:34 INFO  : Memory regions updated for context APU
19:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:34 INFO  : 'con' command is executed.
19:29:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:29:34 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:30:53 INFO  : Disconnected from the channel tcfchan#10.
19:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:30:54 INFO  : 'fpga -state' command is executed.
19:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:54 INFO  : 'jtag frequency' command is executed.
19:30:54 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:54 INFO  : Context for 'APU' is selected.
19:30:54 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:54 INFO  : Context for 'APU' is selected.
19:30:54 INFO  : 'stop' command is executed.
19:30:55 INFO  : 'ps7_init' command is executed.
19:30:55 INFO  : 'ps7_post_config' command is executed.
19:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:55 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:55 INFO  : Memory regions updated for context APU
19:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:55 INFO  : 'con' command is executed.
19:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:30:55 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:33:29 INFO  : Disconnected from the channel tcfchan#11.
19:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:33:30 INFO  : 'fpga -state' command is executed.
19:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:33:31 INFO  : 'jtag frequency' command is executed.
19:33:31 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:31 INFO  : Context for 'APU' is selected.
19:33:31 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:31 INFO  : Context for 'APU' is selected.
19:33:31 INFO  : 'stop' command is executed.
19:33:31 INFO  : 'ps7_init' command is executed.
19:33:31 INFO  : 'ps7_post_config' command is executed.
19:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:31 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:31 INFO  : Memory regions updated for context APU
19:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:31 INFO  : 'con' command is executed.
19:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:33:31 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:44:35 INFO  : Disconnected from the channel tcfchan#12.
19:45:36 INFO  : Registering command handlers for SDK TCF services
19:45:37 INFO  : Launching XSCT server: xsct.bat -interactive D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\temp_xsdb_launch_script.tcl
19:45:39 INFO  : XSCT server has started successfully.
19:45:39 INFO  : Successfully done setting XSCT server connection channel  
19:45:39 INFO  : Successfully done setting SDK workspace  
19:45:39 INFO  : Processing command line option -hwspec D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf.
19:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:35 INFO  : FPGA configured successfully with bitstream "D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:39 INFO  : 'fpga -state' command is executed.
19:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:39 INFO  : 'jtag frequency' command is executed.
19:46:39 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:39 INFO  : Context for 'APU' is selected.
19:46:39 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:39 INFO  : Context for 'APU' is selected.
19:46:39 INFO  : 'stop' command is executed.
19:46:40 INFO  : 'ps7_init' command is executed.
19:46:40 INFO  : 'ps7_post_config' command is executed.
19:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:40 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:40 INFO  : Memory regions updated for context APU
19:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:40 INFO  : 'con' command is executed.
19:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:46:40 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
19:59:56 INFO  : Disconnected from the channel tcfchan#1.
19:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:59:57 INFO  : 'fpga -state' command is executed.
19:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:57 INFO  : 'jtag frequency' command is executed.
19:59:57 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:57 INFO  : Context for 'APU' is selected.
19:59:58 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:58 INFO  : Context for 'APU' is selected.
19:59:58 INFO  : 'stop' command is executed.
19:59:59 INFO  : 'ps7_init' command is executed.
19:59:59 INFO  : 'ps7_post_config' command is executed.
19:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:59 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:59 INFO  : Memory regions updated for context APU
19:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:59 INFO  : 'con' command is executed.
19:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:59:59 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:00:21 INFO  : Disconnected from the channel tcfchan#2.
20:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:22 INFO  : 'fpga -state' command is executed.
20:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:22 INFO  : 'jtag frequency' command is executed.
20:00:22 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:22 INFO  : Context for 'APU' is selected.
20:00:23 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:23 INFO  : Context for 'APU' is selected.
20:00:23 INFO  : 'stop' command is executed.
20:00:24 INFO  : 'ps7_init' command is executed.
20:00:24 INFO  : 'ps7_post_config' command is executed.
20:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:24 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:24 INFO  : Memory regions updated for context APU
20:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:24 INFO  : 'con' command is executed.
20:00:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:00:24 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:02:53 INFO  : Disconnected from the channel tcfchan#3.
20:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:02:54 INFO  : 'fpga -state' command is executed.
20:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:02:55 INFO  : 'jtag frequency' command is executed.
20:02:55 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:55 INFO  : Context for 'APU' is selected.
20:02:56 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:56 INFO  : Context for 'APU' is selected.
20:02:56 INFO  : 'stop' command is executed.
20:02:56 INFO  : 'ps7_init' command is executed.
20:02:56 INFO  : 'ps7_post_config' command is executed.
20:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:57 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:57 INFO  : Memory regions updated for context APU
20:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:57 INFO  : 'con' command is executed.
20:02:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:02:57 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:03:04 INFO  : Disconnected from the channel tcfchan#4.
20:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:05 INFO  : 'fpga -state' command is executed.
20:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:05 INFO  : 'jtag frequency' command is executed.
20:03:05 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:05 INFO  : Context for 'APU' is selected.
20:03:06 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:06 INFO  : Context for 'APU' is selected.
20:03:06 INFO  : 'stop' command is executed.
20:03:06 INFO  : 'ps7_init' command is executed.
20:03:06 INFO  : 'ps7_post_config' command is executed.
20:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:07 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:07 INFO  : Memory regions updated for context APU
20:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:07 INFO  : 'con' command is executed.
20:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:07 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:03:23 INFO  : Disconnected from the channel tcfchan#5.
20:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:24 INFO  : 'fpga -state' command is executed.
20:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:24 INFO  : 'jtag frequency' command is executed.
20:03:24 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:24 INFO  : Context for 'APU' is selected.
20:03:25 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:25 INFO  : Context for 'APU' is selected.
20:03:25 INFO  : 'stop' command is executed.
20:03:25 INFO  : 'ps7_init' command is executed.
20:03:25 INFO  : 'ps7_post_config' command is executed.
20:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:26 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:26 INFO  : Memory regions updated for context APU
20:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:26 INFO  : 'con' command is executed.
20:03:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:26 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:11:10 INFO  : Disconnected from the channel tcfchan#6.
20:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:11:11 INFO  : 'fpga -state' command is executed.
20:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:11:11 INFO  : 'jtag frequency' command is executed.
20:11:11 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:11 INFO  : Context for 'APU' is selected.
20:11:12 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:12 INFO  : Context for 'APU' is selected.
20:11:13 INFO  : 'stop' command is executed.
20:11:13 INFO  : 'ps7_init' command is executed.
20:11:13 INFO  : 'ps7_post_config' command is executed.
20:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:13 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:13 INFO  : Memory regions updated for context APU
20:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:13 INFO  : 'con' command is executed.
20:11:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:11:13 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:11:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1664327450709,  Project:1664323654145
20:11:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:11:37 INFO  : Copied contents of D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:11:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:11:42 INFO  : 
20:11:43 INFO  : Updating hardware inferred compiler options for write_bram.
20:11:43 INFO  : Clearing existing target manager status.
20:11:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:11:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:13 INFO  : FPGA configured successfully with bitstream "D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:12:18 INFO  : Disconnected from the channel tcfchan#7.
20:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:19 INFO  : 'fpga -state' command is executed.
20:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:19 INFO  : 'jtag frequency' command is executed.
20:12:19 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:19 INFO  : Context for 'APU' is selected.
20:12:19 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:19 INFO  : Context for 'APU' is selected.
20:12:19 INFO  : 'stop' command is executed.
20:12:19 INFO  : 'ps7_init' command is executed.
20:12:19 INFO  : 'ps7_post_config' command is executed.
20:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:20 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:20 INFO  : Memory regions updated for context APU
20:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:20 INFO  : 'con' command is executed.
20:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:12:20 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:12:36 INFO  : Disconnected from the channel tcfchan#8.
20:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:37 INFO  : 'fpga -state' command is executed.
20:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:37 INFO  : 'jtag frequency' command is executed.
20:12:37 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:37 INFO  : Context for 'APU' is selected.
20:12:38 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:12:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:38 INFO  : Context for 'APU' is selected.
20:12:38 INFO  : 'stop' command is executed.
20:12:39 INFO  : 'ps7_init' command is executed.
20:12:39 INFO  : 'ps7_post_config' command is executed.
20:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:39 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:39 INFO  : Memory regions updated for context APU
20:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:39 INFO  : 'con' command is executed.
20:12:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:12:39 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:13:04 INFO  : Disconnected from the channel tcfchan#9.
20:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:05 INFO  : 'fpga -state' command is executed.
20:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:13:05 INFO  : 'jtag frequency' command is executed.
20:13:05 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:05 INFO  : Context for 'APU' is selected.
20:13:05 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:13:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:05 INFO  : Context for 'APU' is selected.
20:13:05 INFO  : 'stop' command is executed.
20:13:05 INFO  : 'ps7_init' command is executed.
20:13:05 INFO  : 'ps7_post_config' command is executed.
20:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:05 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:06 INFO  : Memory regions updated for context APU
20:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:06 INFO  : 'con' command is executed.
20:13:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:13:06 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:14:04 INFO  : Disconnected from the channel tcfchan#10.
20:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:14:05 INFO  : 'fpga -state' command is executed.
20:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:14:06 INFO  : 'jtag frequency' command is executed.
20:14:06 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:06 INFO  : Context for 'APU' is selected.
20:14:06 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:06 INFO  : Context for 'APU' is selected.
20:14:06 INFO  : 'stop' command is executed.
20:14:06 INFO  : 'ps7_init' command is executed.
20:14:06 INFO  : 'ps7_post_config' command is executed.
20:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:06 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:06 INFO  : Memory regions updated for context APU
20:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:06 INFO  : 'con' command is executed.
20:14:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:14:06 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:30:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1664328547099,  Project:1664327450709
20:30:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:30:25 INFO  : Copied contents of D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:30:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:30:29 INFO  : 
20:30:30 INFO  : Updating hardware inferred compiler options for write_bram.
20:30:30 INFO  : Clearing existing target manager status.
20:30:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:30:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:10 INFO  : FPGA configured successfully with bitstream "D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:31:14 INFO  : Disconnected from the channel tcfchan#11.
20:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:15 INFO  : 'fpga -state' command is executed.
20:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:15 INFO  : 'jtag frequency' command is executed.
20:31:15 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:15 INFO  : Context for 'APU' is selected.
20:31:15 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:15 INFO  : Context for 'APU' is selected.
20:31:15 INFO  : 'stop' command is executed.
20:31:15 INFO  : 'ps7_init' command is executed.
20:31:15 INFO  : 'ps7_post_config' command is executed.
20:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:16 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:16 INFO  : Memory regions updated for context APU
20:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:16 INFO  : 'con' command is executed.
20:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:31:16 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:46:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1664329535240,  Project:1664328547099
20:46:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:46:17 INFO  : Copied contents of D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:46:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:46:21 INFO  : 
20:46:22 INFO  : Updating hardware inferred compiler options for write_bram.
20:46:22 INFO  : Clearing existing target manager status.
20:46:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:46:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:47 INFO  : FPGA configured successfully with bitstream "D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:53 INFO  : Disconnected from the channel tcfchan#12.
20:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:54 INFO  : 'fpga -state' command is executed.
20:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:54 INFO  : 'jtag frequency' command is executed.
20:46:54 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:54 INFO  : Context for 'APU' is selected.
20:46:54 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:54 INFO  : Context for 'APU' is selected.
20:46:54 INFO  : 'stop' command is executed.
20:46:55 INFO  : 'ps7_init' command is executed.
20:46:55 INFO  : 'ps7_post_config' command is executed.
20:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:55 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:55 INFO  : Memory regions updated for context APU
20:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:55 INFO  : 'con' command is executed.
20:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:55 INFO  : Launch script is exported to file 'D:\Code\UIUC-ECE527\mp2\mp2a\ece527_mp2_a_base.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_write_bram.elf_on_local.tcl'
20:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:47:04 INFO  : 'fpga -state' command is executed.
20:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:47:04 INFO  : 'jtag frequency' command is executed.
20:47:04 INFO  : Sourcing of 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:04 INFO  : Context for 'APU' is selected.
20:47:04 INFO  : Hardware design information is loaded from 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:04 INFO  : Context for 'APU' is selected.
20:47:04 INFO  : 'stop' command is executed.
20:47:04 INFO  : 'ps7_init' command is executed.
20:47:04 INFO  : 'ps7_post_config' command is executed.
20:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:05 INFO  : The application 'D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Code/UIUC-ECE527/mp2/mp2a/ece527_mp2_a_base.sdk/write_bram/Debug/write_bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:05 INFO  : 'con' command is executed.
20:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:47:05 INFO  : Disconnected from the channel tcfchan#13.
20:49:04 WARN  : channel "tcfchan#13" closed
