Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 12:08:45 2022
| Host         : Gabrieli running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |              21 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |             116 |           40 |
| Yes          | Yes                   | No                     |              42 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |         Enable Signal         |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                     |                               |                                    |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG                | p_0_in                        | VGA_VSYNC0                         |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG                | p_0_in                        | VGA_HSYNC0                         |                1 |              1 |         1.00 |
|  clk50                             |                               |                                    |                1 |              1 |         1.00 |
| ~KeyboardClock_IBUF_BUFG           |                               |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                     |                               | rst_IBUF                           |                1 |              2 |         2.00 |
|  clk25_reg_n_0_BUFG                |                               |                                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                     | uc/__0/i__n_0                 | rst_IBUF                           |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG                | RED_OUT[3]_i_2_n_0            |                                    |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG                | RED_OUT[3]_i_2_n_0            | BLUE_OUT0                          |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG                | RED_OUT[3]_i_2_n_0            | RED_OUT[3]_i_1_n_0                 |                1 |              4 |         4.00 |
| ~KeyboardClock_IBUF_BUFG           | keyboard_control/bitCount_n_0 | keyboard_control/scancodeReady0__0 |                2 |              4 |         2.00 |
|  keyboard_control/scancodeReady__0 |                               |                                    |                1 |              4 |         4.00 |
| ~KeyboardClock_IBUF_BUFG           | keyboard_control/scancode     |                                    |                4 |              8 |         2.00 |
|  clk25_reg_n_0_BUFG                | horizontal_counter0           | vertical_counter0                  |                4 |             14 |         3.50 |
|  clk25_reg_n_0_BUFG                | p_0_in                        | horizontal_counter0                |                4 |             14 |         3.50 |
|  clk25_reg_n_0_BUFG                |                               | rst_IBUF                           |                7 |             19 |         2.71 |
|  clk25_reg_n_0_BUFG                | playerPosition_YA             | rst_IBUF                           |                8 |             28 |         3.50 |
|  clk25_reg_n_0_BUFG                | playerTwoPosition_YA          | rst_IBUF                           |                8 |             28 |         3.50 |
|  clk25_reg_n_0_BUFG                | ballPosition_XB0              | rst_IBUF                           |               23 |             56 |         2.43 |
+------------------------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+


