{"position": "Senior Product Development Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Product Development Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, Oregon Graduate Research Assistant, Smart Microwave and RF Technology Lab University of South Carolina August 2011  \u2013  August 2014  (3 years 1 month) Columbia, South Carolina Area \u2022\tDesigned on chip 3-D Branchline Coupler using Through Silicon Via.  \n\u2022\tDesigned vertical on chip Microstrip Transmission Line. \n\u2022\tDesigned, Fabricated and Characterized 60GHz Slow Wave Structures with novel techniques. \n\u2022\tDesigned and characterized Tunable Slow wave components, Noise Suppressors, Inductors and Filters.  \n\u2022\tSet up a new 67GHz Characterization Lab which could measure high frequency behavior with simultaneous DC voltage and DC Current Applications. Visiting Researcher Argonne National Laboratory May 2013  \u2013  May 2014  (1 year 1 month) Lemont IL \u2022\tNano fabrication of Ferromagnetic Thin Film and integrate it into High Performance RF passive components. \n\u2022\tGrowth and Characterization of Ferroelectric thin film. \n\u2022\tIntegration of Ferroelectric Thin Film into multiband RF Components.  \n\u2022\tFabrication of multiband Slow Wave Components using Ferroelectric and Ferromagnetic thin films. \n\u2022\tFabrication of Tunable Electromagnetic Noise Suppressors. \n\u2022\tFabrication of Tunable Inductor and Band Stop Filter. Graduate Research Assistant, Silicon Carbide Laboratory University of South Carolina August 2009  \u2013  August 2011  (2 years 1 month) Columbia, South Carolina Area \u2022\tDesign, Fabrication and Characterization of high voltage Silicon Carbide Switch. Senior Product Development Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, Oregon Senior Product Development Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, Oregon Graduate Research Assistant, Smart Microwave and RF Technology Lab University of South Carolina August 2011  \u2013  August 2014  (3 years 1 month) Columbia, South Carolina Area \u2022\tDesigned on chip 3-D Branchline Coupler using Through Silicon Via.  \n\u2022\tDesigned vertical on chip Microstrip Transmission Line. \n\u2022\tDesigned, Fabricated and Characterized 60GHz Slow Wave Structures with novel techniques. \n\u2022\tDesigned and characterized Tunable Slow wave components, Noise Suppressors, Inductors and Filters.  \n\u2022\tSet up a new 67GHz Characterization Lab which could measure high frequency behavior with simultaneous DC voltage and DC Current Applications. Graduate Research Assistant, Smart Microwave and RF Technology Lab University of South Carolina August 2011  \u2013  August 2014  (3 years 1 month) Columbia, South Carolina Area \u2022\tDesigned on chip 3-D Branchline Coupler using Through Silicon Via.  \n\u2022\tDesigned vertical on chip Microstrip Transmission Line. \n\u2022\tDesigned, Fabricated and Characterized 60GHz Slow Wave Structures with novel techniques. \n\u2022\tDesigned and characterized Tunable Slow wave components, Noise Suppressors, Inductors and Filters.  \n\u2022\tSet up a new 67GHz Characterization Lab which could measure high frequency behavior with simultaneous DC voltage and DC Current Applications. Visiting Researcher Argonne National Laboratory May 2013  \u2013  May 2014  (1 year 1 month) Lemont IL \u2022\tNano fabrication of Ferromagnetic Thin Film and integrate it into High Performance RF passive components. \n\u2022\tGrowth and Characterization of Ferroelectric thin film. \n\u2022\tIntegration of Ferroelectric Thin Film into multiband RF Components.  \n\u2022\tFabrication of multiband Slow Wave Components using Ferroelectric and Ferromagnetic thin films. \n\u2022\tFabrication of Tunable Electromagnetic Noise Suppressors. \n\u2022\tFabrication of Tunable Inductor and Band Stop Filter. Visiting Researcher Argonne National Laboratory May 2013  \u2013  May 2014  (1 year 1 month) Lemont IL \u2022\tNano fabrication of Ferromagnetic Thin Film and integrate it into High Performance RF passive components. \n\u2022\tGrowth and Characterization of Ferroelectric thin film. \n\u2022\tIntegration of Ferroelectric Thin Film into multiband RF Components.  \n\u2022\tFabrication of multiband Slow Wave Components using Ferroelectric and Ferromagnetic thin films. \n\u2022\tFabrication of Tunable Electromagnetic Noise Suppressors. \n\u2022\tFabrication of Tunable Inductor and Band Stop Filter. Graduate Research Assistant, Silicon Carbide Laboratory University of South Carolina August 2009  \u2013  August 2011  (2 years 1 month) Columbia, South Carolina Area \u2022\tDesign, Fabrication and Characterization of high voltage Silicon Carbide Switch. Graduate Research Assistant, Silicon Carbide Laboratory University of South Carolina August 2009  \u2013  August 2011  (2 years 1 month) Columbia, South Carolina Area \u2022\tDesign, Fabrication and Characterization of high voltage Silicon Carbide Switch. Skills Microwave Passive... Fundamental Circuit... Ferroelectric Thin Film Ferromagnetic Thin Film Filters Inductors Slow Wave Structure Wide Band Gap... Silicon Carbide Vector Network Analyzer Matlab OOMMF E-beam Lithography Optical Lithography Wet Chemical Etching Dry Etching Scanning Electron... Atomic Force Microscopy High Frequency... Advanced Design System... Photolithography VHDL Microcontrollers Labview C Social Media Simulations Agilent ADS Simulink Verilog Social Networking C++ Characterization AFM Electrical Engineering See 20+ \u00a0 \u00a0 See less Skills  Microwave Passive... Fundamental Circuit... Ferroelectric Thin Film Ferromagnetic Thin Film Filters Inductors Slow Wave Structure Wide Band Gap... Silicon Carbide Vector Network Analyzer Matlab OOMMF E-beam Lithography Optical Lithography Wet Chemical Etching Dry Etching Scanning Electron... Atomic Force Microscopy High Frequency... Advanced Design System... Photolithography VHDL Microcontrollers Labview C Social Media Simulations Agilent ADS Simulink Verilog Social Networking C++ Characterization AFM Electrical Engineering See 20+ \u00a0 \u00a0 See less Microwave Passive... Fundamental Circuit... Ferroelectric Thin Film Ferromagnetic Thin Film Filters Inductors Slow Wave Structure Wide Band Gap... Silicon Carbide Vector Network Analyzer Matlab OOMMF E-beam Lithography Optical Lithography Wet Chemical Etching Dry Etching Scanning Electron... Atomic Force Microscopy High Frequency... Advanced Design System... Photolithography VHDL Microcontrollers Labview C Social Media Simulations Agilent ADS Simulink Verilog Social Networking C++ Characterization AFM Electrical Engineering See 20+ \u00a0 \u00a0 See less Microwave Passive... Fundamental Circuit... Ferroelectric Thin Film Ferromagnetic Thin Film Filters Inductors Slow Wave Structure Wide Band Gap... Silicon Carbide Vector Network Analyzer Matlab OOMMF E-beam Lithography Optical Lithography Wet Chemical Etching Dry Etching Scanning Electron... Atomic Force Microscopy High Frequency... Advanced Design System... Photolithography VHDL Microcontrollers Labview C Social Media Simulations Agilent ADS Simulink Verilog Social Networking C++ Characterization AFM Electrical Engineering See 20+ \u00a0 \u00a0 See less Education University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2014 Ferroelectric and Ferromagnetic Thin Film Integrated Slow Wave Structures for Smart RF Applications Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia Master's Degree,  Electrical Engineering 2009  \u2013 2012 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 2003  \u2013 2008 University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2014 Ferroelectric and Ferromagnetic Thin Film Integrated Slow Wave Structures for Smart RF Applications Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2014 Ferroelectric and Ferromagnetic Thin Film Integrated Slow Wave Structures for Smart RF Applications Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2014 Ferroelectric and Ferromagnetic Thin Film Integrated Slow Wave Structures for Smart RF Applications Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia Master's Degree,  Electrical Engineering 2009  \u2013 2012 University of South Carolina-Columbia Master's Degree,  Electrical Engineering 2009  \u2013 2012 University of South Carolina-Columbia Master's Degree,  Electrical Engineering 2009  \u2013 2012 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 2003  \u2013 2008 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 2003  \u2013 2008 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 2003  \u2013 2008 ", "Summary To obtain a product/NPI engineering management or senior engineering position in product/hardware development, test, characterization or continuous and lean improvement where I can use my strong analytical, detail and data-oriented and interpersonal skills along with my exceptional common sense and experience to improve PHI (Product Health Indicators) and lean manufacturing, reduce costs, improve yield and test times, delight customers and mentor peers. All the while engaging in new NPI challenges and learning experiences working closely with division product & test experts during all my business trips to United States. Summary To obtain a product/NPI engineering management or senior engineering position in product/hardware development, test, characterization or continuous and lean improvement where I can use my strong analytical, detail and data-oriented and interpersonal skills along with my exceptional common sense and experience to improve PHI (Product Health Indicators) and lean manufacturing, reduce costs, improve yield and test times, delight customers and mentor peers. All the while engaging in new NPI challenges and learning experiences working closely with division product & test experts during all my business trips to United States. To obtain a product/NPI engineering management or senior engineering position in product/hardware development, test, characterization or continuous and lean improvement where I can use my strong analytical, detail and data-oriented and interpersonal skills along with my exceptional common sense and experience to improve PHI (Product Health Indicators) and lean manufacturing, reduce costs, improve yield and test times, delight customers and mentor peers. All the while engaging in new NPI challenges and learning experiences working closely with division product & test experts during all my business trips to United States. To obtain a product/NPI engineering management or senior engineering position in product/hardware development, test, characterization or continuous and lean improvement where I can use my strong analytical, detail and data-oriented and interpersonal skills along with my exceptional common sense and experience to improve PHI (Product Health Indicators) and lean manufacturing, reduce costs, improve yield and test times, delight customers and mentor peers. All the while engaging in new NPI challenges and learning experiences working closely with division product & test experts during all my business trips to United States. Experience Senior Product Development Engineer Intel Corporation March 2004  \u2013 Present (11 years 6 months) Penang, Malaysia Extensive 10years++ experience in product engineering, particularly in Test Program and Test Board development, NPI coordination to meet product health indicators, specification and test requirements for lean manufacturing. My skills also covers technical leadership, training and also mentoring technical solutions and structured problem solving, latest experience was coordination of a Kaizen event while in the US. Till date, I have successfully enabled and lead test & PHI for more than 5 NPIs transfer from US Division to ramp up high volume manufacturing. Also self-motivated professional, capable of working independently or as part of a team. Skills that I\u2019ve obtained throughout my 5 times US travels will be an added advantage in any future project/job on how to conduct, lead or manage technical work& team in an efficient manner. Senior Product Development Engineer Intel Corporation March 2004  \u2013 Present (11 years 6 months) Penang, Malaysia Extensive 10years++ experience in product engineering, particularly in Test Program and Test Board development, NPI coordination to meet product health indicators, specification and test requirements for lean manufacturing. My skills also covers technical leadership, training and also mentoring technical solutions and structured problem solving, latest experience was coordination of a Kaizen event while in the US. Till date, I have successfully enabled and lead test & PHI for more than 5 NPIs transfer from US Division to ramp up high volume manufacturing. Also self-motivated professional, capable of working independently or as part of a team. Skills that I\u2019ve obtained throughout my 5 times US travels will be an added advantage in any future project/job on how to conduct, lead or manage technical work& team in an efficient manner. Senior Product Development Engineer Intel Corporation March 2004  \u2013 Present (11 years 6 months) Penang, Malaysia Extensive 10years++ experience in product engineering, particularly in Test Program and Test Board development, NPI coordination to meet product health indicators, specification and test requirements for lean manufacturing. My skills also covers technical leadership, training and also mentoring technical solutions and structured problem solving, latest experience was coordination of a Kaizen event while in the US. Till date, I have successfully enabled and lead test & PHI for more than 5 NPIs transfer from US Division to ramp up high volume manufacturing. Also self-motivated professional, capable of working independently or as part of a team. Skills that I\u2019ve obtained throughout my 5 times US travels will be an added advantage in any future project/job on how to conduct, lead or manage technical work& team in an efficient manner. Skills Visual Basic FMEA Kaizen Microsoft Excel Testing Test Program Development Electronics Hardware... High Volume Staffing Lean Manufacturing Electronics... Yield Management C# Debugging IC Processors Product Development Yield Semiconductors Failure Analysis Hardware DFT Product Engineering Microprocessors Design of Experiments Test Engineering SPC Semiconductor Industry SoC CMOS Hardware Architecture Mixed Signal Analog Circuit Design Microcontrollers See 18+ \u00a0 \u00a0 See less Skills  Visual Basic FMEA Kaizen Microsoft Excel Testing Test Program Development Electronics Hardware... High Volume Staffing Lean Manufacturing Electronics... Yield Management C# Debugging IC Processors Product Development Yield Semiconductors Failure Analysis Hardware DFT Product Engineering Microprocessors Design of Experiments Test Engineering SPC Semiconductor Industry SoC CMOS Hardware Architecture Mixed Signal Analog Circuit Design Microcontrollers See 18+ \u00a0 \u00a0 See less Visual Basic FMEA Kaizen Microsoft Excel Testing Test Program Development Electronics Hardware... High Volume Staffing Lean Manufacturing Electronics... Yield Management C# Debugging IC Processors Product Development Yield Semiconductors Failure Analysis Hardware DFT Product Engineering Microprocessors Design of Experiments Test Engineering SPC Semiconductor Industry SoC CMOS Hardware Architecture Mixed Signal Analog Circuit Design Microcontrollers See 18+ \u00a0 \u00a0 See less Visual Basic FMEA Kaizen Microsoft Excel Testing Test Program Development Electronics Hardware... High Volume Staffing Lean Manufacturing Electronics... Yield Management C# Debugging IC Processors Product Development Yield Semiconductors Failure Analysis Hardware DFT Product Engineering Microprocessors Design of Experiments Test Engineering SPC Semiconductor Industry SoC CMOS Hardware Architecture Mixed Signal Analog Circuit Design Microcontrollers See 18+ \u00a0 \u00a0 See less Education Multimedia University Master's Degree,  Microelectronics 2009  \u2013 2014 Masters of Microelectronics, 90% completed, pending thesis approval Universiti Sains Malaysia Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 2000  \u2013 2004 Multimedia University Master's Degree,  Microelectronics 2009  \u2013 2014 Masters of Microelectronics, 90% completed, pending thesis approval Multimedia University Master's Degree,  Microelectronics 2009  \u2013 2014 Masters of Microelectronics, 90% completed, pending thesis approval Multimedia University Master's Degree,  Microelectronics 2009  \u2013 2014 Masters of Microelectronics, 90% completed, pending thesis approval Universiti Sains Malaysia Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 2000  \u2013 2004 Universiti Sains Malaysia Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 2000  \u2013 2004 Universiti Sains Malaysia Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 2000  \u2013 2004 ", "Experience Senior Product Development Engineer Intel Corporation September 2014  \u2013 Present (1 year) Santa Clara, CA Perceptual Computing Group Photonics Researcher Intel Labs January 2012  \u2013  August 2014  (2 years 8 months) Santa Clara, USA Silicon Photonics Solutions Group Senior Product Development Engineer Intel Corporation September 2014  \u2013 Present (1 year) Santa Clara, CA Perceptual Computing Group Senior Product Development Engineer Intel Corporation September 2014  \u2013 Present (1 year) Santa Clara, CA Perceptual Computing Group Photonics Researcher Intel Labs January 2012  \u2013  August 2014  (2 years 8 months) Santa Clara, USA Silicon Photonics Solutions Group Photonics Researcher Intel Labs January 2012  \u2013  August 2014  (2 years 8 months) Santa Clara, USA Silicon Photonics Solutions Group Skills Semiconductors Thin Films MEMS Characterization Physics Microfabrication Device Characterization Materials Science Nanofabrication Nanotechnology Photolithography Scanning Electron... CVD Sputtering Design of Experiments Photonics See 1+ \u00a0 \u00a0 See less Skills  Semiconductors Thin Films MEMS Characterization Physics Microfabrication Device Characterization Materials Science Nanofabrication Nanotechnology Photolithography Scanning Electron... CVD Sputtering Design of Experiments Photonics See 1+ \u00a0 \u00a0 See less Semiconductors Thin Films MEMS Characterization Physics Microfabrication Device Characterization Materials Science Nanofabrication Nanotechnology Photolithography Scanning Electron... CVD Sputtering Design of Experiments Photonics See 1+ \u00a0 \u00a0 See less Semiconductors Thin Films MEMS Characterization Physics Microfabrication Device Characterization Materials Science Nanofabrication Nanotechnology Photolithography Scanning Electron... CVD Sputtering Design of Experiments Photonics See 1+ \u00a0 \u00a0 See less Education The Ohio State University PhD,  Electrical Engineering University of Delaware MS,  Materials Science & Engineering University of Madras B.E.,  Electrical and Electronics Engineering The Ohio State University PhD,  Electrical Engineering The Ohio State University PhD,  Electrical Engineering The Ohio State University PhD,  Electrical Engineering University of Delaware MS,  Materials Science & Engineering University of Delaware MS,  Materials Science & Engineering University of Delaware MS,  Materials Science & Engineering University of Madras B.E.,  Electrical and Electronics Engineering University of Madras B.E.,  Electrical and Electronics Engineering University of Madras B.E.,  Electrical and Electronics Engineering ", "Summary Summary of Qualifications \n \n\u2022Strong networking/partnership with internal stakeholders such as Architects, Design Engineers and DFX teams to develop robust HVM test. \n\u2022Strong analytical and debug skill ensuring timely manner issue solving and bug free environment which lead to consistency in meeting PRQ timeline  \n\u2022Delivered quality HVM (High Volume Manufacturing) tests with maximum test coverage to internal customer, the test assembly team in ensuring conformance with product design and performance specifications. \n\u2022Drove, led, managed and coordinated project scheduling and HVM test strategy for interfaces covering SOC Clocking PLL, Broadside (CPU functional testing), IDV (Intra-Die Variance) and SOC Legacy contents. \n\u2022Performed detailed pre-si and post-si validation activities which includes Test Development, RTL(Register Transfer Level) simulations, debug of test content, VTPSIM (Verilog Test Pattern Simulation) validation, convert design validation vectors, drive complex test equipment, Si-debug on tester across PVT and achieve product PRQ (Product Release Qualification) \n\u2022Highly embrace great teamwork by involving in initial debug activities during the unit fallout. \n\u2022Capable in conducting the data characterization, analyse and improve the low yield and product PHI including TTG (Test-Time-Good), yield and TTM (Time-To-Market) for earlier stepping PRQ. Summary Summary of Qualifications \n \n\u2022Strong networking/partnership with internal stakeholders such as Architects, Design Engineers and DFX teams to develop robust HVM test. \n\u2022Strong analytical and debug skill ensuring timely manner issue solving and bug free environment which lead to consistency in meeting PRQ timeline  \n\u2022Delivered quality HVM (High Volume Manufacturing) tests with maximum test coverage to internal customer, the test assembly team in ensuring conformance with product design and performance specifications. \n\u2022Drove, led, managed and coordinated project scheduling and HVM test strategy for interfaces covering SOC Clocking PLL, Broadside (CPU functional testing), IDV (Intra-Die Variance) and SOC Legacy contents. \n\u2022Performed detailed pre-si and post-si validation activities which includes Test Development, RTL(Register Transfer Level) simulations, debug of test content, VTPSIM (Verilog Test Pattern Simulation) validation, convert design validation vectors, drive complex test equipment, Si-debug on tester across PVT and achieve product PRQ (Product Release Qualification) \n\u2022Highly embrace great teamwork by involving in initial debug activities during the unit fallout. \n\u2022Capable in conducting the data characterization, analyse and improve the low yield and product PHI including TTG (Test-Time-Good), yield and TTM (Time-To-Market) for earlier stepping PRQ. Summary of Qualifications \n \n\u2022Strong networking/partnership with internal stakeholders such as Architects, Design Engineers and DFX teams to develop robust HVM test. \n\u2022Strong analytical and debug skill ensuring timely manner issue solving and bug free environment which lead to consistency in meeting PRQ timeline  \n\u2022Delivered quality HVM (High Volume Manufacturing) tests with maximum test coverage to internal customer, the test assembly team in ensuring conformance with product design and performance specifications. \n\u2022Drove, led, managed and coordinated project scheduling and HVM test strategy for interfaces covering SOC Clocking PLL, Broadside (CPU functional testing), IDV (Intra-Die Variance) and SOC Legacy contents. \n\u2022Performed detailed pre-si and post-si validation activities which includes Test Development, RTL(Register Transfer Level) simulations, debug of test content, VTPSIM (Verilog Test Pattern Simulation) validation, convert design validation vectors, drive complex test equipment, Si-debug on tester across PVT and achieve product PRQ (Product Release Qualification) \n\u2022Highly embrace great teamwork by involving in initial debug activities during the unit fallout. \n\u2022Capable in conducting the data characterization, analyse and improve the low yield and product PHI including TTG (Test-Time-Good), yield and TTM (Time-To-Market) for earlier stepping PRQ. Summary of Qualifications \n \n\u2022Strong networking/partnership with internal stakeholders such as Architects, Design Engineers and DFX teams to develop robust HVM test. \n\u2022Strong analytical and debug skill ensuring timely manner issue solving and bug free environment which lead to consistency in meeting PRQ timeline  \n\u2022Delivered quality HVM (High Volume Manufacturing) tests with maximum test coverage to internal customer, the test assembly team in ensuring conformance with product design and performance specifications. \n\u2022Drove, led, managed and coordinated project scheduling and HVM test strategy for interfaces covering SOC Clocking PLL, Broadside (CPU functional testing), IDV (Intra-Die Variance) and SOC Legacy contents. \n\u2022Performed detailed pre-si and post-si validation activities which includes Test Development, RTL(Register Transfer Level) simulations, debug of test content, VTPSIM (Verilog Test Pattern Simulation) validation, convert design validation vectors, drive complex test equipment, Si-debug on tester across PVT and achieve product PRQ (Product Release Qualification) \n\u2022Highly embrace great teamwork by involving in initial debug activities during the unit fallout. \n\u2022Capable in conducting the data characterization, analyse and improve the low yield and product PHI including TTG (Test-Time-Good), yield and TTM (Time-To-Market) for earlier stepping PRQ. Experience Senior Product Development Engineer Intel Corporation Senior Product Development Engineer Intel Corporation Senior Product Development Engineer Intel Corporation Education Universiti Tenaga Nasional Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering , First Class Honors 2003  \u2013 2008 Universiti Tenaga Nasional Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering , First Class Honors 2003  \u2013 2008 Universiti Tenaga Nasional Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering , First Class Honors 2003  \u2013 2008 Universiti Tenaga Nasional Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering , First Class Honors 2003  \u2013 2008 ", "Summary My background is in microprocessor testing from pre-silicon test simulation to post-silicon ATE testing. I started my engineering career with validating AMD's first 65nm microprocessor, and since then have specialized in ATE Array development. Summary My background is in microprocessor testing from pre-silicon test simulation to post-silicon ATE testing. I started my engineering career with validating AMD's first 65nm microprocessor, and since then have specialized in ATE Array development. My background is in microprocessor testing from pre-silicon test simulation to post-silicon ATE testing. I started my engineering career with validating AMD's first 65nm microprocessor, and since then have specialized in ATE Array development. My background is in microprocessor testing from pre-silicon test simulation to post-silicon ATE testing. I started my engineering career with validating AMD's first 65nm microprocessor, and since then have specialized in ATE Array development. Experience Senior Product Development Engineer Intel Corporation January 2015  \u2013 Present (8 months) Austin, Texas Area Senior Product Development Engineer AMD July 2012  \u2013  January 2015  (2 years 7 months) Austin, Texas Area Product Development Engineer II AMD October 2009  \u2013  July 2012  (2 years 10 months) Austin, Texas Product Development Engineer I AMD January 2007  \u2013  October 2009  (2 years 10 months) Austin, Texas Cooperative Internship Dell Inc May 2006  \u2013  August 2006  (4 months) Cooperative Internship Kimberly Clark Corp August 2005  \u2013  December 2005  (5 months) Cooperative Internship Kimberly Clark Corp January 2005  \u2013  May 2005  (5 months) Senior Product Development Engineer Intel Corporation January 2015  \u2013 Present (8 months) Austin, Texas Area Senior Product Development Engineer Intel Corporation January 2015  \u2013 Present (8 months) Austin, Texas Area Senior Product Development Engineer AMD July 2012  \u2013  January 2015  (2 years 7 months) Austin, Texas Area Senior Product Development Engineer AMD July 2012  \u2013  January 2015  (2 years 7 months) Austin, Texas Area Product Development Engineer II AMD October 2009  \u2013  July 2012  (2 years 10 months) Austin, Texas Product Development Engineer II AMD October 2009  \u2013  July 2012  (2 years 10 months) Austin, Texas Product Development Engineer I AMD January 2007  \u2013  October 2009  (2 years 10 months) Austin, Texas Product Development Engineer I AMD January 2007  \u2013  October 2009  (2 years 10 months) Austin, Texas Cooperative Internship Dell Inc May 2006  \u2013  August 2006  (4 months) Cooperative Internship Dell Inc May 2006  \u2013  August 2006  (4 months) Cooperative Internship Kimberly Clark Corp August 2005  \u2013  December 2005  (5 months) Cooperative Internship Kimberly Clark Corp August 2005  \u2013  December 2005  (5 months) Cooperative Internship Kimberly Clark Corp January 2005  \u2013  May 2005  (5 months) Cooperative Internship Kimberly Clark Corp January 2005  \u2013  May 2005  (5 months) Languages Vietnamese Vietnamese Vietnamese Skills C C++ Perl Verilog VHDL Java Windows Unix Linux Cadence Sapphire Verigy 93k Palladium JIRA Skills  C C++ Perl Verilog VHDL Java Windows Unix Linux Cadence Sapphire Verigy 93k Palladium JIRA C C++ Perl Verilog VHDL Java Windows Unix Linux Cadence Sapphire Verigy 93k Palladium JIRA C C++ Perl Verilog VHDL Java Windows Unix Linux Cadence Sapphire Verigy 93k Palladium JIRA Education The University of Texas at Austin Bachelor of Science,  Electrical Engineering 2002  \u2013 2006 The University of Texas at Austin Bachelor of Science,  Electrical Engineering 2002  \u2013 2006 The University of Texas at Austin Bachelor of Science,  Electrical Engineering 2002  \u2013 2006 The University of Texas at Austin Bachelor of Science,  Electrical Engineering 2002  \u2013 2006 Honors & Awards AMD Spotlight Award Advanced Micro Devices April 2012 AMD Lonestar Award Advanced Micro Devices August 2008 Participation in Global Operations Technology Showcase. Topic: Method of Using Alternating Periods to Test BIST-able Arrays Advanced Micro Devices June 2012 AMD Spotlight Award Advanced Micro Devices April 2012 AMD Spotlight Award Advanced Micro Devices April 2012 AMD Spotlight Award Advanced Micro Devices April 2012 AMD Lonestar Award Advanced Micro Devices August 2008 AMD Lonestar Award Advanced Micro Devices August 2008 AMD Lonestar Award Advanced Micro Devices August 2008 Participation in Global Operations Technology Showcase. Topic: Method of Using Alternating Periods to Test BIST-able Arrays Advanced Micro Devices June 2012 Participation in Global Operations Technology Showcase. Topic: Method of Using Alternating Periods to Test BIST-able Arrays Advanced Micro Devices June 2012 Participation in Global Operations Technology Showcase. Topic: Method of Using Alternating Periods to Test BIST-able Arrays Advanced Micro Devices June 2012 ", "Experience Senior Product Development Engineer Intel Corporation February 2009  \u2013 Present (6 years 7 months) Aloha, Oregon Senior Product Development Engineer Intel Corporation February 2009  \u2013 Present (6 years 7 months) Aloha, Oregon Senior Product Development Engineer Intel Corporation February 2009  \u2013 Present (6 years 7 months) Aloha, Oregon Languages English Hindi Telugu English Hindi Telugu English Hindi Telugu Skills SystemVerilog Verilog SoC RTL design VLSI Computer Architecture ASIC ModelSim Integrated Circuit... Semiconductors VHDL Debugging Logic Design Perl DFT Functional Verification Primetime EDA IC Intel RTL coding See 6+ \u00a0 \u00a0 See less Skills  SystemVerilog Verilog SoC RTL design VLSI Computer Architecture ASIC ModelSim Integrated Circuit... Semiconductors VHDL Debugging Logic Design Perl DFT Functional Verification Primetime EDA IC Intel RTL coding See 6+ \u00a0 \u00a0 See less SystemVerilog Verilog SoC RTL design VLSI Computer Architecture ASIC ModelSim Integrated Circuit... Semiconductors VHDL Debugging Logic Design Perl DFT Functional Verification Primetime EDA IC Intel RTL coding See 6+ \u00a0 \u00a0 See less SystemVerilog Verilog SoC RTL design VLSI Computer Architecture ASIC ModelSim Integrated Circuit... Semiconductors VHDL Debugging Logic Design Perl DFT Functional Verification Primetime EDA IC Intel RTL coding See 6+ \u00a0 \u00a0 See less Education Syracuse University Master's degree,  Electrical and Electronics Engineering 2007  \u2013 2008 Syracuse University Master's degree,  Electrical and Electronics Engineering 2007  \u2013 2008 Syracuse University Master's degree,  Electrical and Electronics Engineering 2007  \u2013 2008 Syracuse University Master's degree,  Electrical and Electronics Engineering 2007  \u2013 2008 ", "Summary \u2022\tQualified Electrical and Electronics engineer with more than eight (8) years of working experience in multinational companies. \n\u2022\tMore than 6 months experience as Test Class Developer for Intel Custom Foundry. \n\u2022\t2 years of experience in Test Capability & Test Method for Manufacturing team (with C++ programming knowledge) at Intel \n\u2022\t3 years of experience in Test Program at Intel. \n\u2022\tMore than 2 years of experience in leading an engineering team for yield engineering and high volume manufacturing environment at Flextronics Technology. Summary \u2022\tQualified Electrical and Electronics engineer with more than eight (8) years of working experience in multinational companies. \n\u2022\tMore than 6 months experience as Test Class Developer for Intel Custom Foundry. \n\u2022\t2 years of experience in Test Capability & Test Method for Manufacturing team (with C++ programming knowledge) at Intel \n\u2022\t3 years of experience in Test Program at Intel. \n\u2022\tMore than 2 years of experience in leading an engineering team for yield engineering and high volume manufacturing environment at Flextronics Technology. \u2022\tQualified Electrical and Electronics engineer with more than eight (8) years of working experience in multinational companies. \n\u2022\tMore than 6 months experience as Test Class Developer for Intel Custom Foundry. \n\u2022\t2 years of experience in Test Capability & Test Method for Manufacturing team (with C++ programming knowledge) at Intel \n\u2022\t3 years of experience in Test Program at Intel. \n\u2022\tMore than 2 years of experience in leading an engineering team for yield engineering and high volume manufacturing environment at Flextronics Technology. \u2022\tQualified Electrical and Electronics engineer with more than eight (8) years of working experience in multinational companies. \n\u2022\tMore than 6 months experience as Test Class Developer for Intel Custom Foundry. \n\u2022\t2 years of experience in Test Capability & Test Method for Manufacturing team (with C++ programming knowledge) at Intel \n\u2022\t3 years of experience in Test Program at Intel. \n\u2022\tMore than 2 years of experience in leading an engineering team for yield engineering and high volume manufacturing environment at Flextronics Technology. Experience Senior Product Development Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) 1. Test Class Developer for Intel Custom Foundry (ICF) on Configurable Modular Tester (CMT) and High Density Modular Tester (HDMT) platform. \n2. Core Tester Extensions Code Developer. \n3. Fuse and security keys developer for CMT and HDMT platform. \n4. Drive new software readiness and implementation for Systems on Chip (SoC) products on CMT platform. \n5. Driving and resolving issues for various SoC for Products Readiness Qualification (PRQ) \n6. Test Program Integrator and Validator for High Volume Manufacturing (HVM) Test Program (TP) Production Engineer Flextronics July 2006  \u2013  October 2008  (2 years 4 months) 1. Yield Improvement for High Volume Manufacturing (HVM) \n2. New Product Introduction (NPI) Senior Product Development Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) 1. Test Class Developer for Intel Custom Foundry (ICF) on Configurable Modular Tester (CMT) and High Density Modular Tester (HDMT) platform. \n2. Core Tester Extensions Code Developer. \n3. Fuse and security keys developer for CMT and HDMT platform. \n4. Drive new software readiness and implementation for Systems on Chip (SoC) products on CMT platform. \n5. Driving and resolving issues for various SoC for Products Readiness Qualification (PRQ) \n6. Test Program Integrator and Validator for High Volume Manufacturing (HVM) Test Program (TP) Senior Product Development Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) 1. Test Class Developer for Intel Custom Foundry (ICF) on Configurable Modular Tester (CMT) and High Density Modular Tester (HDMT) platform. \n2. Core Tester Extensions Code Developer. \n3. Fuse and security keys developer for CMT and HDMT platform. \n4. Drive new software readiness and implementation for Systems on Chip (SoC) products on CMT platform. \n5. Driving and resolving issues for various SoC for Products Readiness Qualification (PRQ) \n6. Test Program Integrator and Validator for High Volume Manufacturing (HVM) Test Program (TP) Production Engineer Flextronics July 2006  \u2013  October 2008  (2 years 4 months) 1. Yield Improvement for High Volume Manufacturing (HVM) \n2. New Product Introduction (NPI) Production Engineer Flextronics July 2006  \u2013  October 2008  (2 years 4 months) 1. Yield Improvement for High Volume Manufacturing (HVM) \n2. New Product Introduction (NPI) Languages Malay English Chinese Malay English Chinese Malay English Chinese Skills Microsoft Office Microsoft Excel Microsoft Word Microsoft Visual Studio... Klocwork Perl VHDL Matlab Pspice Visual C# C++ Debugging Skills  Microsoft Office Microsoft Excel Microsoft Word Microsoft Visual Studio... Klocwork Perl VHDL Matlab Pspice Visual C# C++ Debugging Microsoft Office Microsoft Excel Microsoft Word Microsoft Visual Studio... Klocwork Perl VHDL Matlab Pspice Visual C# C++ Debugging Microsoft Office Microsoft Excel Microsoft Word Microsoft Visual Studio... Klocwork Perl VHDL Matlab Pspice Visual C# C++ Debugging Education Nottingham Trent University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 2003  \u2013 2006 Nottingham Trent University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 2003  \u2013 2006 Nottingham Trent University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 2003  \u2013 2006 Nottingham Trent University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 2003  \u2013 2006 ", "Summary Results-oriented problem-solver and team player with 16 years experience in the semiconductor industry. Proven results as Technical Project Manager with track record of managing cross-functional, cross-geographic teams for 10 years. Experienced developing software for Flash memory manufacture and wafer test, developing and simulating microntroller firmware for Flash memories, and problem solving complex issues to root cause. Experienced using Work Break Down structure and TOC (Theory of Constraints) for project planning and execution. Specialties:\u2022\tC, C++, Objective-C, Pattern Programming \n\u2022\tPERL, Visual Basic, Excel Macro Programming  \n\u2022\tTest Development on ATE  \n\u2022\tStructured Problem Solving \n\u2022\tData Analysis and Presentation  \n\u2022\tCross-Functional Project Management  \n\u2022\tUnix environment \n\u2022\tWindows Suite \n\u2022\tCoaching and Mentoring \n\u2022\tChairing effective meetings Summary Results-oriented problem-solver and team player with 16 years experience in the semiconductor industry. Proven results as Technical Project Manager with track record of managing cross-functional, cross-geographic teams for 10 years. Experienced developing software for Flash memory manufacture and wafer test, developing and simulating microntroller firmware for Flash memories, and problem solving complex issues to root cause. Experienced using Work Break Down structure and TOC (Theory of Constraints) for project planning and execution. Specialties:\u2022\tC, C++, Objective-C, Pattern Programming \n\u2022\tPERL, Visual Basic, Excel Macro Programming  \n\u2022\tTest Development on ATE  \n\u2022\tStructured Problem Solving \n\u2022\tData Analysis and Presentation  \n\u2022\tCross-Functional Project Management  \n\u2022\tUnix environment \n\u2022\tWindows Suite \n\u2022\tCoaching and Mentoring \n\u2022\tChairing effective meetings Results-oriented problem-solver and team player with 16 years experience in the semiconductor industry. Proven results as Technical Project Manager with track record of managing cross-functional, cross-geographic teams for 10 years. Experienced developing software for Flash memory manufacture and wafer test, developing and simulating microntroller firmware for Flash memories, and problem solving complex issues to root cause. Experienced using Work Break Down structure and TOC (Theory of Constraints) for project planning and execution. Specialties:\u2022\tC, C++, Objective-C, Pattern Programming \n\u2022\tPERL, Visual Basic, Excel Macro Programming  \n\u2022\tTest Development on ATE  \n\u2022\tStructured Problem Solving \n\u2022\tData Analysis and Presentation  \n\u2022\tCross-Functional Project Management  \n\u2022\tUnix environment \n\u2022\tWindows Suite \n\u2022\tCoaching and Mentoring \n\u2022\tChairing effective meetings Results-oriented problem-solver and team player with 16 years experience in the semiconductor industry. Proven results as Technical Project Manager with track record of managing cross-functional, cross-geographic teams for 10 years. Experienced developing software for Flash memory manufacture and wafer test, developing and simulating microntroller firmware for Flash memories, and problem solving complex issues to root cause. Experienced using Work Break Down structure and TOC (Theory of Constraints) for project planning and execution. Specialties:\u2022\tC, C++, Objective-C, Pattern Programming \n\u2022\tPERL, Visual Basic, Excel Macro Programming  \n\u2022\tTest Development on ATE  \n\u2022\tStructured Problem Solving \n\u2022\tData Analysis and Presentation  \n\u2022\tCross-Functional Project Management  \n\u2022\tUnix environment \n\u2022\tWindows Suite \n\u2022\tCoaching and Mentoring \n\u2022\tChairing effective meetings Experience NAND Flash Engineer Apple Inc. August 2010  \u2013 Present (5 years 1 month) San Francisco Bay Area NAND Characterization Engineer Micron Technology February 2010  \u2013  August 2010  (7 months) Senior Project Manager and Memory Validation Engineer Numonyx April 2008  \u2013  July 2009  (1 year 4 months) \u2022\tManaged silicon validation for 65nm Flash memory product \no\tDelivered samples of a complex device employing four different interface protocols to market one month ahead of schedule. Allowed customers to prove functionality in their systems and resulted in tens of millions of dollars in revenue to the company. \no\tDrove the use of Work Breakdown Structure (WBS) and Theory of Constraints (TOC) concepts to coordinate the validation tasks, receivables, deliverables, and milestones among six functional teams  \no\tCoached teams on constructing aggressive but realistic schedules and drove the process by analyzing and questioning their assumptions to maintain schedule tension  \no\tManaged project risks such as possible issues with customer acceptance due to incompatibility with competing product by working with Architecture and Engineering to characterize the competitor\u2019s device and understand the gap to meeting compatibility. \no\tManaged cultural and geographic barriers and risks to the project by building team relationships and coaching team members on how to work with the cultural differences (teams were in Shanghai, Cavite, and the US) \no\tDrove the resolution, disposition, and tracking of over 200 issues discovered during the validation, resulting in high quality, high confidence silicon stepping, errata, and datasheet changes. \no\tChaired daily meetings according to Effective Meeting principles and prepared daily and weekly updates for review in the Program Management meeting (PDT). Component Design Engineer - Firmware Developer Numonyx April 2008  \u2013  July 2009  (1 year 4 months) \u2022 Programmed microcontroller firmware to enable the device to read the entire memory array in response to an IO command and record failing IOs and addresses to scratch RAM. Defined circuits needed by the microcode and the required interactions between the circuits, the microcode, and the test equipment. Resulted in 10% decrease in wafer level test times. Implementation was novel as this level of self-test had not been done previously. \n\u2022 Programmed microcontroller firmware to gracefully handle complicated user interrupts to Flash Cell program and erase operations. Firmware detects if an address that was being programmed was corrupted during an interrupt of the program operation. If corruption occurred, the firmware programs special bits to maintain coherency. Involved complex interactions among erase, program, and suspend handler portions of the firmware. \n\u2022 Validated and debugged microcode by constructing varying test cases and analyzing the results using Modelsim/Logic+ simulations \n\u2022 Discovered and debugged a logic circuit issue related to above tasks by reading schematics and examining VHDL code, resulting in circuit changes Senior Post-Silicon Validation Manager Intel Corporation 2005  \u2013  2008  (3 years) + Championed use of PMI methods for Work Breakdown Structure and Theory of Constraints to plan and manage the execution of post-silicon validation. \n+ Managed team of 10 engineers in a cross-functional, matrixed organization across international sites (US, China, Philippines) to validate Flash memory designs. \n+ Managed two Flash memory products to successful, on-time completion, resulting in hundreds of millions of dollars in revenue to the company. \n+ Trained engineers to perform the Validation Leader role and created documentation to explain best methods and pitfalls. \n+ Gained international work experience by working from Shanghai, China for two years. Senior Product Development Engineer Intel 1993  \u2013  2008  (15 years) Refer to these sections for descriptions: \nSenior Post-Silicon Validation Manager at Intel Corporation \nSenior Product Development Engineer at Intel \nUnit Test Functional Team Leader at Intel Corporation \nWafer Test Working Group Leader at Intel Corporation \nPost Silicon Validation Team Leader at Intel Corporation \nSenior Product Development Engineer at Intel Corporation Unit Test Functional Team Leader Intel Corporation 2002  \u2013  2005  (3 years) + Lead team of 5 senior engineers to develop and maintain best known test methods for deployment across all of the products produced by the company. \n+ Maintained MS Sharepoint website to store specification and status of best methods and insure adoption by all of the individual product teams. \n+ Lead Test Change Control Board (TCCB) to insure peer review and approval of changes to unit test programs for all products. Established procedures and created systems to insure the required data was collected and analyzed and to insure the proper release procedures were followed. Reviewed hundreds of test changes per week and greatly reduced the occurrences of errors in test programs release to the factory. \n+ Managed team of six engineers to improve test costs for Flash memory multi-chip modules. \n+ Improved visibility, analysis, and usefulness of manufacturing data for that purpose by architecting PC-based tools which managed the data and made it easier to navigate. Wafer Test Working Group Leader Intel Corporation 2000  \u2013  2002  (2 years) + Developed wafer level test program for validation and manufacture of Flash memory device. \n+ Created and implemented plans for test development, debug, validation, yield and test time improvement, and production test program releases. \n+ Performed numerous die-to-die correlations and validations, and analyzed data to insure that test programs released to manufacturing resulted in only the intended improvements to yield or test time with no unintended or unanticipated outcomes. \n+ Delivered training to other functional teams and fab process engineers to allow for better product and test debug as well as a smooth transition from development to manufacturing. \n+ Managed three direct reports to accomplish these tasks. Post Silicon Validation Team Leader Intel Corporation 1997  \u2013  2000  (3 years) + Characterized Flash memory devices for performance to spec, margin to spec, and functional marginalities. \n+ Managed a team of engineers tasked with characterizing Flash memory devices. \n+ Created tools in Visual Basic and Excel to improve the processes for planning, executing, and tracking and reporting progress for validation tasks. Awarded Division Recognition Award. \n+ Managed post-silicon validation of the key revenue generating Flash memory product for Intel's memory group resulting in on-time delivery of the product to market and hundreds of millions of dollars in revenue. Senior Product Development Engineer Intel Corporation June 1993  \u2013  1997  (4 years) + Developed and debugged wafer-level test programs on Automated Test Equipment (ATE) to screen for defects and performance in semiconductor Flash memory devices. \n+ Pioneered test methods to reduce test times and test costs by testing more features in parallel and optimizing algorithms through a thorough understand of the tester hardware and software capabilities. \n+ Obtained a company trade secret for a novel approach to yield and test optimization. \n+ Owned wafer level test startup (NPI) into fabrication facility on 0.8u process technology. Analyzed yield data, performed electrical failure analysis experiments, and correlated wafer test to unit test data to isolate a process-layout-design interaction which decreased yield by 50%. Worked with process integration and design teams to find root cause. \n+ Performed experiments to measure the capability and feasibility of the industry's first MLC (multi-level cell) NOR Flash memory. \n+ Performed electrical failure analysis on qualification rejects to understand root cause. Developed test programs to close the gaps in testing to prevent customer exposure to potential quality and reliability problems. NAND Flash Engineer Apple Inc. August 2010  \u2013 Present (5 years 1 month) San Francisco Bay Area NAND Flash Engineer Apple Inc. August 2010  \u2013 Present (5 years 1 month) San Francisco Bay Area NAND Characterization Engineer Micron Technology February 2010  \u2013  August 2010  (7 months) NAND Characterization Engineer Micron Technology February 2010  \u2013  August 2010  (7 months) Senior Project Manager and Memory Validation Engineer Numonyx April 2008  \u2013  July 2009  (1 year 4 months) \u2022\tManaged silicon validation for 65nm Flash memory product \no\tDelivered samples of a complex device employing four different interface protocols to market one month ahead of schedule. Allowed customers to prove functionality in their systems and resulted in tens of millions of dollars in revenue to the company. \no\tDrove the use of Work Breakdown Structure (WBS) and Theory of Constraints (TOC) concepts to coordinate the validation tasks, receivables, deliverables, and milestones among six functional teams  \no\tCoached teams on constructing aggressive but realistic schedules and drove the process by analyzing and questioning their assumptions to maintain schedule tension  \no\tManaged project risks such as possible issues with customer acceptance due to incompatibility with competing product by working with Architecture and Engineering to characterize the competitor\u2019s device and understand the gap to meeting compatibility. \no\tManaged cultural and geographic barriers and risks to the project by building team relationships and coaching team members on how to work with the cultural differences (teams were in Shanghai, Cavite, and the US) \no\tDrove the resolution, disposition, and tracking of over 200 issues discovered during the validation, resulting in high quality, high confidence silicon stepping, errata, and datasheet changes. \no\tChaired daily meetings according to Effective Meeting principles and prepared daily and weekly updates for review in the Program Management meeting (PDT). Senior Project Manager and Memory Validation Engineer Numonyx April 2008  \u2013  July 2009  (1 year 4 months) \u2022\tManaged silicon validation for 65nm Flash memory product \no\tDelivered samples of a complex device employing four different interface protocols to market one month ahead of schedule. Allowed customers to prove functionality in their systems and resulted in tens of millions of dollars in revenue to the company. \no\tDrove the use of Work Breakdown Structure (WBS) and Theory of Constraints (TOC) concepts to coordinate the validation tasks, receivables, deliverables, and milestones among six functional teams  \no\tCoached teams on constructing aggressive but realistic schedules and drove the process by analyzing and questioning their assumptions to maintain schedule tension  \no\tManaged project risks such as possible issues with customer acceptance due to incompatibility with competing product by working with Architecture and Engineering to characterize the competitor\u2019s device and understand the gap to meeting compatibility. \no\tManaged cultural and geographic barriers and risks to the project by building team relationships and coaching team members on how to work with the cultural differences (teams were in Shanghai, Cavite, and the US) \no\tDrove the resolution, disposition, and tracking of over 200 issues discovered during the validation, resulting in high quality, high confidence silicon stepping, errata, and datasheet changes. \no\tChaired daily meetings according to Effective Meeting principles and prepared daily and weekly updates for review in the Program Management meeting (PDT). Component Design Engineer - Firmware Developer Numonyx April 2008  \u2013  July 2009  (1 year 4 months) \u2022 Programmed microcontroller firmware to enable the device to read the entire memory array in response to an IO command and record failing IOs and addresses to scratch RAM. Defined circuits needed by the microcode and the required interactions between the circuits, the microcode, and the test equipment. Resulted in 10% decrease in wafer level test times. Implementation was novel as this level of self-test had not been done previously. \n\u2022 Programmed microcontroller firmware to gracefully handle complicated user interrupts to Flash Cell program and erase operations. Firmware detects if an address that was being programmed was corrupted during an interrupt of the program operation. If corruption occurred, the firmware programs special bits to maintain coherency. Involved complex interactions among erase, program, and suspend handler portions of the firmware. \n\u2022 Validated and debugged microcode by constructing varying test cases and analyzing the results using Modelsim/Logic+ simulations \n\u2022 Discovered and debugged a logic circuit issue related to above tasks by reading schematics and examining VHDL code, resulting in circuit changes Component Design Engineer - Firmware Developer Numonyx April 2008  \u2013  July 2009  (1 year 4 months) \u2022 Programmed microcontroller firmware to enable the device to read the entire memory array in response to an IO command and record failing IOs and addresses to scratch RAM. Defined circuits needed by the microcode and the required interactions between the circuits, the microcode, and the test equipment. Resulted in 10% decrease in wafer level test times. Implementation was novel as this level of self-test had not been done previously. \n\u2022 Programmed microcontroller firmware to gracefully handle complicated user interrupts to Flash Cell program and erase operations. Firmware detects if an address that was being programmed was corrupted during an interrupt of the program operation. If corruption occurred, the firmware programs special bits to maintain coherency. Involved complex interactions among erase, program, and suspend handler portions of the firmware. \n\u2022 Validated and debugged microcode by constructing varying test cases and analyzing the results using Modelsim/Logic+ simulations \n\u2022 Discovered and debugged a logic circuit issue related to above tasks by reading schematics and examining VHDL code, resulting in circuit changes Senior Post-Silicon Validation Manager Intel Corporation 2005  \u2013  2008  (3 years) + Championed use of PMI methods for Work Breakdown Structure and Theory of Constraints to plan and manage the execution of post-silicon validation. \n+ Managed team of 10 engineers in a cross-functional, matrixed organization across international sites (US, China, Philippines) to validate Flash memory designs. \n+ Managed two Flash memory products to successful, on-time completion, resulting in hundreds of millions of dollars in revenue to the company. \n+ Trained engineers to perform the Validation Leader role and created documentation to explain best methods and pitfalls. \n+ Gained international work experience by working from Shanghai, China for two years. Senior Post-Silicon Validation Manager Intel Corporation 2005  \u2013  2008  (3 years) + Championed use of PMI methods for Work Breakdown Structure and Theory of Constraints to plan and manage the execution of post-silicon validation. \n+ Managed team of 10 engineers in a cross-functional, matrixed organization across international sites (US, China, Philippines) to validate Flash memory designs. \n+ Managed two Flash memory products to successful, on-time completion, resulting in hundreds of millions of dollars in revenue to the company. \n+ Trained engineers to perform the Validation Leader role and created documentation to explain best methods and pitfalls. \n+ Gained international work experience by working from Shanghai, China for two years. Senior Product Development Engineer Intel 1993  \u2013  2008  (15 years) Refer to these sections for descriptions: \nSenior Post-Silicon Validation Manager at Intel Corporation \nSenior Product Development Engineer at Intel \nUnit Test Functional Team Leader at Intel Corporation \nWafer Test Working Group Leader at Intel Corporation \nPost Silicon Validation Team Leader at Intel Corporation \nSenior Product Development Engineer at Intel Corporation Senior Product Development Engineer Intel 1993  \u2013  2008  (15 years) Refer to these sections for descriptions: \nSenior Post-Silicon Validation Manager at Intel Corporation \nSenior Product Development Engineer at Intel \nUnit Test Functional Team Leader at Intel Corporation \nWafer Test Working Group Leader at Intel Corporation \nPost Silicon Validation Team Leader at Intel Corporation \nSenior Product Development Engineer at Intel Corporation Unit Test Functional Team Leader Intel Corporation 2002  \u2013  2005  (3 years) + Lead team of 5 senior engineers to develop and maintain best known test methods for deployment across all of the products produced by the company. \n+ Maintained MS Sharepoint website to store specification and status of best methods and insure adoption by all of the individual product teams. \n+ Lead Test Change Control Board (TCCB) to insure peer review and approval of changes to unit test programs for all products. Established procedures and created systems to insure the required data was collected and analyzed and to insure the proper release procedures were followed. Reviewed hundreds of test changes per week and greatly reduced the occurrences of errors in test programs release to the factory. \n+ Managed team of six engineers to improve test costs for Flash memory multi-chip modules. \n+ Improved visibility, analysis, and usefulness of manufacturing data for that purpose by architecting PC-based tools which managed the data and made it easier to navigate. Unit Test Functional Team Leader Intel Corporation 2002  \u2013  2005  (3 years) + Lead team of 5 senior engineers to develop and maintain best known test methods for deployment across all of the products produced by the company. \n+ Maintained MS Sharepoint website to store specification and status of best methods and insure adoption by all of the individual product teams. \n+ Lead Test Change Control Board (TCCB) to insure peer review and approval of changes to unit test programs for all products. Established procedures and created systems to insure the required data was collected and analyzed and to insure the proper release procedures were followed. Reviewed hundreds of test changes per week and greatly reduced the occurrences of errors in test programs release to the factory. \n+ Managed team of six engineers to improve test costs for Flash memory multi-chip modules. \n+ Improved visibility, analysis, and usefulness of manufacturing data for that purpose by architecting PC-based tools which managed the data and made it easier to navigate. Wafer Test Working Group Leader Intel Corporation 2000  \u2013  2002  (2 years) + Developed wafer level test program for validation and manufacture of Flash memory device. \n+ Created and implemented plans for test development, debug, validation, yield and test time improvement, and production test program releases. \n+ Performed numerous die-to-die correlations and validations, and analyzed data to insure that test programs released to manufacturing resulted in only the intended improvements to yield or test time with no unintended or unanticipated outcomes. \n+ Delivered training to other functional teams and fab process engineers to allow for better product and test debug as well as a smooth transition from development to manufacturing. \n+ Managed three direct reports to accomplish these tasks. Wafer Test Working Group Leader Intel Corporation 2000  \u2013  2002  (2 years) + Developed wafer level test program for validation and manufacture of Flash memory device. \n+ Created and implemented plans for test development, debug, validation, yield and test time improvement, and production test program releases. \n+ Performed numerous die-to-die correlations and validations, and analyzed data to insure that test programs released to manufacturing resulted in only the intended improvements to yield or test time with no unintended or unanticipated outcomes. \n+ Delivered training to other functional teams and fab process engineers to allow for better product and test debug as well as a smooth transition from development to manufacturing. \n+ Managed three direct reports to accomplish these tasks. Post Silicon Validation Team Leader Intel Corporation 1997  \u2013  2000  (3 years) + Characterized Flash memory devices for performance to spec, margin to spec, and functional marginalities. \n+ Managed a team of engineers tasked with characterizing Flash memory devices. \n+ Created tools in Visual Basic and Excel to improve the processes for planning, executing, and tracking and reporting progress for validation tasks. Awarded Division Recognition Award. \n+ Managed post-silicon validation of the key revenue generating Flash memory product for Intel's memory group resulting in on-time delivery of the product to market and hundreds of millions of dollars in revenue. Post Silicon Validation Team Leader Intel Corporation 1997  \u2013  2000  (3 years) + Characterized Flash memory devices for performance to spec, margin to spec, and functional marginalities. \n+ Managed a team of engineers tasked with characterizing Flash memory devices. \n+ Created tools in Visual Basic and Excel to improve the processes for planning, executing, and tracking and reporting progress for validation tasks. Awarded Division Recognition Award. \n+ Managed post-silicon validation of the key revenue generating Flash memory product for Intel's memory group resulting in on-time delivery of the product to market and hundreds of millions of dollars in revenue. Senior Product Development Engineer Intel Corporation June 1993  \u2013  1997  (4 years) + Developed and debugged wafer-level test programs on Automated Test Equipment (ATE) to screen for defects and performance in semiconductor Flash memory devices. \n+ Pioneered test methods to reduce test times and test costs by testing more features in parallel and optimizing algorithms through a thorough understand of the tester hardware and software capabilities. \n+ Obtained a company trade secret for a novel approach to yield and test optimization. \n+ Owned wafer level test startup (NPI) into fabrication facility on 0.8u process technology. Analyzed yield data, performed electrical failure analysis experiments, and correlated wafer test to unit test data to isolate a process-layout-design interaction which decreased yield by 50%. Worked with process integration and design teams to find root cause. \n+ Performed experiments to measure the capability and feasibility of the industry's first MLC (multi-level cell) NOR Flash memory. \n+ Performed electrical failure analysis on qualification rejects to understand root cause. Developed test programs to close the gaps in testing to prevent customer exposure to potential quality and reliability problems. Senior Product Development Engineer Intel Corporation June 1993  \u2013  1997  (4 years) + Developed and debugged wafer-level test programs on Automated Test Equipment (ATE) to screen for defects and performance in semiconductor Flash memory devices. \n+ Pioneered test methods to reduce test times and test costs by testing more features in parallel and optimizing algorithms through a thorough understand of the tester hardware and software capabilities. \n+ Obtained a company trade secret for a novel approach to yield and test optimization. \n+ Owned wafer level test startup (NPI) into fabrication facility on 0.8u process technology. Analyzed yield data, performed electrical failure analysis experiments, and correlated wafer test to unit test data to isolate a process-layout-design interaction which decreased yield by 50%. Worked with process integration and design teams to find root cause. \n+ Performed experiments to measure the capability and feasibility of the industry's first MLC (multi-level cell) NOR Flash memory. \n+ Performed electrical failure analysis on qualification rejects to understand root cause. Developed test programs to close the gaps in testing to prevent customer exposure to potential quality and reliability problems. Skills Perl Semiconductors C C++ Unix Start-ups Cross-functional Team... Process Improvement Embedded Systems Product Development Debugging Analysis Failure Analysis Leadership Semiconductor Industry Project Management Testing System Architecture Hardware Architecture Project Planning Software Development Engineering IC ASIC Computer Architecture Manufacturing Flash Memory Management Process Engineering Wireless Yield Electronics Program Management Silicon Device Drivers Intel SharePoint Hardware Software Engineering Data Analysis See 25+ \u00a0 \u00a0 See less Skills  Perl Semiconductors C C++ Unix Start-ups Cross-functional Team... Process Improvement Embedded Systems Product Development Debugging Analysis Failure Analysis Leadership Semiconductor Industry Project Management Testing System Architecture Hardware Architecture Project Planning Software Development Engineering IC ASIC Computer Architecture Manufacturing Flash Memory Management Process Engineering Wireless Yield Electronics Program Management Silicon Device Drivers Intel SharePoint Hardware Software Engineering Data Analysis See 25+ \u00a0 \u00a0 See less Perl Semiconductors C C++ Unix Start-ups Cross-functional Team... Process Improvement Embedded Systems Product Development Debugging Analysis Failure Analysis Leadership Semiconductor Industry Project Management Testing System Architecture Hardware Architecture Project Planning Software Development Engineering IC ASIC Computer Architecture Manufacturing Flash Memory Management Process Engineering Wireless Yield Electronics Program Management Silicon Device Drivers Intel SharePoint Hardware Software Engineering Data Analysis See 25+ \u00a0 \u00a0 See less Perl Semiconductors C C++ Unix Start-ups Cross-functional Team... Process Improvement Embedded Systems Product Development Debugging Analysis Failure Analysis Leadership Semiconductor Industry Project Management Testing System Architecture Hardware Architecture Project Planning Software Development Engineering IC ASIC Computer Architecture Manufacturing Flash Memory Management Process Engineering Wireless Yield Electronics Program Management Silicon Device Drivers Intel SharePoint Hardware Software Engineering Data Analysis See 25+ \u00a0 \u00a0 See less Education Intel University Managing Through People 2003  \u2013 2003 This is a week long course provided to managers at Intel. Managers work in small teams of 5-10 people throughout the week to complete hands-on problem-solving and team-building exercises designed to stress interactions, planning, organization, and people management.  \n \nFor the grand-finale exercise, I was appointed the role of Conductor (the leader of the exercise) by a vote of the teachers/facilitators leading the class. This was an honor as only one person out of each group (about 10 groups present) was granted that role.  \n \nAdditionally, I was invited back by the facilitator of my group to become a facilitator during another week-long session of the class. The University of Kansas Bachelor of Science,  Computer Engineering 1988  \u2013 1993 GPA: 3.66 / 4.0 \nGraduated with Distinction Activities and Societies:\u00a0 IEEE ,  Tau Beta Pi Haysville Campus High School 1984  \u2013 1988 Intel University Managing Through People 2003  \u2013 2003 This is a week long course provided to managers at Intel. Managers work in small teams of 5-10 people throughout the week to complete hands-on problem-solving and team-building exercises designed to stress interactions, planning, organization, and people management.  \n \nFor the grand-finale exercise, I was appointed the role of Conductor (the leader of the exercise) by a vote of the teachers/facilitators leading the class. This was an honor as only one person out of each group (about 10 groups present) was granted that role.  \n \nAdditionally, I was invited back by the facilitator of my group to become a facilitator during another week-long session of the class. Intel University Managing Through People 2003  \u2013 2003 This is a week long course provided to managers at Intel. Managers work in small teams of 5-10 people throughout the week to complete hands-on problem-solving and team-building exercises designed to stress interactions, planning, organization, and people management.  \n \nFor the grand-finale exercise, I was appointed the role of Conductor (the leader of the exercise) by a vote of the teachers/facilitators leading the class. This was an honor as only one person out of each group (about 10 groups present) was granted that role.  \n \nAdditionally, I was invited back by the facilitator of my group to become a facilitator during another week-long session of the class. Intel University Managing Through People 2003  \u2013 2003 This is a week long course provided to managers at Intel. Managers work in small teams of 5-10 people throughout the week to complete hands-on problem-solving and team-building exercises designed to stress interactions, planning, organization, and people management.  \n \nFor the grand-finale exercise, I was appointed the role of Conductor (the leader of the exercise) by a vote of the teachers/facilitators leading the class. This was an honor as only one person out of each group (about 10 groups present) was granted that role.  \n \nAdditionally, I was invited back by the facilitator of my group to become a facilitator during another week-long session of the class. The University of Kansas Bachelor of Science,  Computer Engineering 1988  \u2013 1993 GPA: 3.66 / 4.0 \nGraduated with Distinction Activities and Societies:\u00a0 IEEE ,  Tau Beta Pi The University of Kansas Bachelor of Science,  Computer Engineering 1988  \u2013 1993 GPA: 3.66 / 4.0 \nGraduated with Distinction Activities and Societies:\u00a0 IEEE ,  Tau Beta Pi The University of Kansas Bachelor of Science,  Computer Engineering 1988  \u2013 1993 GPA: 3.66 / 4.0 \nGraduated with Distinction Activities and Societies:\u00a0 IEEE ,  Tau Beta Pi Haysville Campus High School 1984  \u2013 1988 Haysville Campus High School 1984  \u2013 1988 Haysville Campus High School 1984  \u2013 1988 Honors & Awards Additional Honors & Awards Flash Products Group, Intel \n2 Engineering Operational Excellence Awards \n1 Division Recognition Award \n1 Marketing Operational Excellence Award Additional Honors & Awards Flash Products Group, Intel \n2 Engineering Operational Excellence Awards \n1 Division Recognition Award \n1 Marketing Operational Excellence Award Additional Honors & Awards Flash Products Group, Intel \n2 Engineering Operational Excellence Awards \n1 Division Recognition Award \n1 Marketing Operational Excellence Award Additional Honors & Awards Flash Products Group, Intel \n2 Engineering Operational Excellence Awards \n1 Division Recognition Award \n1 Marketing Operational Excellence Award ", "Experience Senior Product Development Engineer Intel Corporation November 2014  \u2013 Present (10 months) Austin, Texas Area Senior Product Development Engineer Intel Corporation November 2014  \u2013 Present (10 months) Austin, Texas Area Senior Product Development Engineer Intel Corporation November 2014  \u2013 Present (10 months) Austin, Texas Area Languages Spanish Native or bilingual proficiency English Full professional proficiency German Limited working proficiency Spanish Native or bilingual proficiency English Full professional proficiency German Limited working proficiency Spanish Native or bilingual proficiency English Full professional proficiency German Limited working proficiency Native or bilingual proficiency Full professional proficiency Limited working proficiency Skills Electronics Programming Software Development Automation PLC Product Development Testing Skills  Electronics Programming Software Development Automation PLC Product Development Testing Electronics Programming Software Development Automation PLC Product Development Testing Electronics Programming Software Development Automation PLC Product Development Testing Education Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Liceo Camoruco 1992  \u2013 1999 Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Liceo Camoruco 1992  \u2013 1999 Liceo Camoruco 1992  \u2013 1999 Liceo Camoruco 1992  \u2013 1999 Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda ", "Experience Senior Product Development Engineer Intel Corporation January 2001  \u2013 Present (14 years 8 months) In my role as product development engineer, I was tasked with all aspects of test engineering for chipset memory controller hubs in the high volume manufacturing environment. The cycle begins with pre-silicon RTL coding and validation of testability enhancement features and transitions to test pattern generation and post processing for sort and assembly test. Along the way, we work with the fault grading team for coverage assurance, the failure analysis team for fault isolation, and the quality and reliability team for test program validation to ensure the quality and longevity of our products. Intern IBM August 1999  \u2013  December 1999  (5 months) Working as an intern for IBM in Austin, Texas was a great opportunity for me. This is where I made the transition from being a purely academic engineer to actually getting some hands on experience and learning some debug skills. I worked in a failure analysis and characterization lab where we would collect data on RS6000 server processors and measure their frequency ranges across various conditions, system configurations, and temperatures. We also worked with failing units in order to isolate the mechanism of failure in order to determine if it was a random defect, or process marginality. Senior Product Development Engineer Intel Corporation January 2001  \u2013 Present (14 years 8 months) In my role as product development engineer, I was tasked with all aspects of test engineering for chipset memory controller hubs in the high volume manufacturing environment. The cycle begins with pre-silicon RTL coding and validation of testability enhancement features and transitions to test pattern generation and post processing for sort and assembly test. Along the way, we work with the fault grading team for coverage assurance, the failure analysis team for fault isolation, and the quality and reliability team for test program validation to ensure the quality and longevity of our products. Senior Product Development Engineer Intel Corporation January 2001  \u2013 Present (14 years 8 months) In my role as product development engineer, I was tasked with all aspects of test engineering for chipset memory controller hubs in the high volume manufacturing environment. The cycle begins with pre-silicon RTL coding and validation of testability enhancement features and transitions to test pattern generation and post processing for sort and assembly test. Along the way, we work with the fault grading team for coverage assurance, the failure analysis team for fault isolation, and the quality and reliability team for test program validation to ensure the quality and longevity of our products. Intern IBM August 1999  \u2013  December 1999  (5 months) Working as an intern for IBM in Austin, Texas was a great opportunity for me. This is where I made the transition from being a purely academic engineer to actually getting some hands on experience and learning some debug skills. I worked in a failure analysis and characterization lab where we would collect data on RS6000 server processors and measure their frequency ranges across various conditions, system configurations, and temperatures. We also worked with failing units in order to isolate the mechanism of failure in order to determine if it was a random defect, or process marginality. Intern IBM August 1999  \u2013  December 1999  (5 months) Working as an intern for IBM in Austin, Texas was a great opportunity for me. This is where I made the transition from being a purely academic engineer to actually getting some hands on experience and learning some debug skills. I worked in a failure analysis and characterization lab where we would collect data on RS6000 server processors and measure their frequency ranges across various conditions, system configurations, and temperatures. We also worked with failing units in order to isolate the mechanism of failure in order to determine if it was a random defect, or process marginality. Education Southern Illinois University, Carbondale 1998  \u2013 2000 Southern Illinois University, Carbondale 1998  \u2013 2000 Southern Illinois University, Carbondale 1998  \u2013 2000 Southern Illinois University, Carbondale 1998  \u2013 2000 ", "Summary I am currently leading a ISSG team to deliver Power Model, ITD Model and Guardband for Central Processing Unit (CPU), Many Integrated Core (MIC) and Micro server product. Over the last 7 years of career experience, I mainly focus on product development and testing for manufacturing. \n \nI have been relocated for around 6 months assignment in Intel Hillsboro, Oregon for three times to support ISSG team there and lead technology transfer back to Penang. Summary I am currently leading a ISSG team to deliver Power Model, ITD Model and Guardband for Central Processing Unit (CPU), Many Integrated Core (MIC) and Micro server product. Over the last 7 years of career experience, I mainly focus on product development and testing for manufacturing. \n \nI have been relocated for around 6 months assignment in Intel Hillsboro, Oregon for three times to support ISSG team there and lead technology transfer back to Penang. I am currently leading a ISSG team to deliver Power Model, ITD Model and Guardband for Central Processing Unit (CPU), Many Integrated Core (MIC) and Micro server product. Over the last 7 years of career experience, I mainly focus on product development and testing for manufacturing. \n \nI have been relocated for around 6 months assignment in Intel Hillsboro, Oregon for three times to support ISSG team there and lead technology transfer back to Penang. I am currently leading a ISSG team to deliver Power Model, ITD Model and Guardband for Central Processing Unit (CPU), Many Integrated Core (MIC) and Micro server product. Over the last 7 years of career experience, I mainly focus on product development and testing for manufacturing. \n \nI have been relocated for around 6 months assignment in Intel Hillsboro, Oregon for three times to support ISSG team there and lead technology transfer back to Penang. Experience Senior Product Development Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Penang, Malaysia Responsibilities include: - \n- Led a ISSG (Integrated Statistical Setpoint and Guardband) team \n- Oversee overall Power Model, ITD Model and Guardband delivery \n- Provided technical guidance and advice to junior engineers Product Development Engineer Intel Corporation March 2007  \u2013  March 2013  (6 years 1 month) Penang, Malaysia Responsibilities include: - \n- Delivered total Guardband, which met DPM goal, to Class test program to guarantee the reliability and quality of the product \n- Delivered Power Model and ITD (Inverse Temperature Dependence) Model. Improved the efficiency of data collection and data processing by developing scripts in either macro or perl language \n- Participation in Power binning test methodology in Class Test Program \n- Participation in BinSplit projection \n- Auto VID offline tool development in C++ language for data analysis with different bin changes or spec changes. \n- Participation in power test debug and validation on tester \n- Performed data and impact analysis from power and binning perspective \n- Delivered BinMatrix and Tester Based Spec (TBS) config files Senior Product Development Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Penang, Malaysia Responsibilities include: - \n- Led a ISSG (Integrated Statistical Setpoint and Guardband) team \n- Oversee overall Power Model, ITD Model and Guardband delivery \n- Provided technical guidance and advice to junior engineers Senior Product Development Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Penang, Malaysia Responsibilities include: - \n- Led a ISSG (Integrated Statistical Setpoint and Guardband) team \n- Oversee overall Power Model, ITD Model and Guardband delivery \n- Provided technical guidance and advice to junior engineers Product Development Engineer Intel Corporation March 2007  \u2013  March 2013  (6 years 1 month) Penang, Malaysia Responsibilities include: - \n- Delivered total Guardband, which met DPM goal, to Class test program to guarantee the reliability and quality of the product \n- Delivered Power Model and ITD (Inverse Temperature Dependence) Model. Improved the efficiency of data collection and data processing by developing scripts in either macro or perl language \n- Participation in Power binning test methodology in Class Test Program \n- Participation in BinSplit projection \n- Auto VID offline tool development in C++ language for data analysis with different bin changes or spec changes. \n- Participation in power test debug and validation on tester \n- Performed data and impact analysis from power and binning perspective \n- Delivered BinMatrix and Tester Based Spec (TBS) config files Product Development Engineer Intel Corporation March 2007  \u2013  March 2013  (6 years 1 month) Penang, Malaysia Responsibilities include: - \n- Delivered total Guardband, which met DPM goal, to Class test program to guarantee the reliability and quality of the product \n- Delivered Power Model and ITD (Inverse Temperature Dependence) Model. Improved the efficiency of data collection and data processing by developing scripts in either macro or perl language \n- Participation in Power binning test methodology in Class Test Program \n- Participation in BinSplit projection \n- Auto VID offline tool development in C++ language for data analysis with different bin changes or spec changes. \n- Participation in power test debug and validation on tester \n- Performed data and impact analysis from power and binning perspective \n- Delivered BinMatrix and Tester Based Spec (TBS) config files Languages English Professional working proficiency Malay Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Malay Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Malay Professional working proficiency Chinese Native or bilingual proficiency Professional working proficiency Professional working proficiency Native or bilingual proficiency Skills Microsoft Office Microsoft Visual Studio... Perl Visual Basic JMP Data Analysis Product Development Testing IC Skills  Microsoft Office Microsoft Visual Studio... Perl Visual Basic JMP Data Analysis Product Development Testing IC Microsoft Office Microsoft Visual Studio... Perl Visual Basic JMP Data Analysis Product Development Testing IC Microsoft Office Microsoft Visual Studio... Perl Visual Basic JMP Data Analysis Product Development Testing IC Education Universiti Monash Malaysia BEng,  Electrical and Computer Systems 2003  \u2013 2006 Universiti Monash Malaysia BEng,  Electrical and Computer Systems 2003  \u2013 2006 Universiti Monash Malaysia BEng,  Electrical and Computer Systems 2003  \u2013 2006 Universiti Monash Malaysia BEng,  Electrical and Computer Systems 2003  \u2013 2006 ", "Summary Eleven years of experience in semiconductor industry focused on product development \nengineering, Silicon test and systems integration, debug, and ATE test development. An accomplished and skilled professional consistently recognized for achievements and performance in the field of system level test development for Intel 14nm SOC, 14 and 22nm client microprocessors, and enterprise server/microserver chipsets. Developed and delivered HVM test solutions and test programs on different Chipset products families including SOC, Microprocessor(CPU), Northbridge, Southbridge, Memory Buffers and IOH. Holds good experience in debug and characterization of failure signature at the system level and feed information back to front end development, including but not limited to design teams for fixes and ATE test coverage hole patches.  \nCompleted various Intel client, server and IO chipset product cycles - from definition of coverage, platform DFT hooks, to manufacturing deployment while maintaining good business partnerships with geographically diverse stakeholders. Summary Eleven years of experience in semiconductor industry focused on product development \nengineering, Silicon test and systems integration, debug, and ATE test development. An accomplished and skilled professional consistently recognized for achievements and performance in the field of system level test development for Intel 14nm SOC, 14 and 22nm client microprocessors, and enterprise server/microserver chipsets. Developed and delivered HVM test solutions and test programs on different Chipset products families including SOC, Microprocessor(CPU), Northbridge, Southbridge, Memory Buffers and IOH. Holds good experience in debug and characterization of failure signature at the system level and feed information back to front end development, including but not limited to design teams for fixes and ATE test coverage hole patches.  \nCompleted various Intel client, server and IO chipset product cycles - from definition of coverage, platform DFT hooks, to manufacturing deployment while maintaining good business partnerships with geographically diverse stakeholders. Eleven years of experience in semiconductor industry focused on product development \nengineering, Silicon test and systems integration, debug, and ATE test development. An accomplished and skilled professional consistently recognized for achievements and performance in the field of system level test development for Intel 14nm SOC, 14 and 22nm client microprocessors, and enterprise server/microserver chipsets. Developed and delivered HVM test solutions and test programs on different Chipset products families including SOC, Microprocessor(CPU), Northbridge, Southbridge, Memory Buffers and IOH. Holds good experience in debug and characterization of failure signature at the system level and feed information back to front end development, including but not limited to design teams for fixes and ATE test coverage hole patches.  \nCompleted various Intel client, server and IO chipset product cycles - from definition of coverage, platform DFT hooks, to manufacturing deployment while maintaining good business partnerships with geographically diverse stakeholders. Eleven years of experience in semiconductor industry focused on product development \nengineering, Silicon test and systems integration, debug, and ATE test development. An accomplished and skilled professional consistently recognized for achievements and performance in the field of system level test development for Intel 14nm SOC, 14 and 22nm client microprocessors, and enterprise server/microserver chipsets. Developed and delivered HVM test solutions and test programs on different Chipset products families including SOC, Microprocessor(CPU), Northbridge, Southbridge, Memory Buffers and IOH. Holds good experience in debug and characterization of failure signature at the system level and feed information back to front end development, including but not limited to design teams for fixes and ATE test coverage hole patches.  \nCompleted various Intel client, server and IO chipset product cycles - from definition of coverage, platform DFT hooks, to manufacturing deployment while maintaining good business partnerships with geographically diverse stakeholders. Experience Microprocessor Platform Validation Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Client and SOC Product Development and Sysdebug: Broadwell, Skylake and future client products. Senior Product Development Engineer Intel Corporation November 2013  \u2013  June 2014  (8 months) Penang, Malaysia - High Speed Serial IO product development for 14nm SOC \n- Technical individual contributor for Bench Design Validation (BDV) which charter establishing the infrastructure, and tools development to enable faster System Validation to ATE test correlation on HSIO Hard IPs. Utilizing DV Boards, Mixed Signal scopes, and BER Tools. \n- Data Eye Characterization for High Speed Serial IO on SOC (PCIE/USB3/SATA) using varying channel lengths of ISI (Inter Symbol Interference) test board. Senior Product Platform Validation Engineer (client CPU) Intel Corporation May 2011  \u2013  October 2013  (2 years 6 months) Portland, Oregon Area - Worked with a team that developed and deployed production quality test programs for Haswell Microprocessor families ranging from Mobile, Desktop, Uni-Server and Convertible products \n- Performed system debug and analysis with Silicon Validation to narrow down performance failures on the CPU\u2019s subsystem such as PCIE, cache controller, system agent, power controller unit and graphics subsystem. And on Multi-Chip Package (Haswell ULT) variants which incorporates legacy PCH Chipset: SATA, LAN and USB \n- Debug on firmware and BIOS issues to sustain and improve overall platform health \n- Test Hole debug, failure analysis for DPM improvement Senior SOC Platform Validation Engineer Intel Corporation October 2009  \u2013  April 2011  (1 year 7 months) Penang, Malaysia - Engaged with Validation and Design in defining effective coverage on SOC subsystems and product features to ensure high quality samples and revenue parts shipment while also aiming to effectively Screen ATE coverage holes up front. \n- Designed the test framework for content execution on the SOC subsystem using commercial operating systems expected to run on this product. Laid out the automated test program architecture for high volume manufacturing. \n- Silicon Power On, debug, and test characterization Senior Chipset Platform Verification Engineer Intel Corporation January 2007  \u2013  September 2009  (2 years 9 months) Cavite, Philippines - Defined test hooks for the x58/5500/5520 chipset to be highly suitable for High Volume Manufacturing and functional testing of PCIE, QPI, and DMI (product key features) \n- System test planning for optimum coverage \n- Implemented a cost effective way of testing multiple server chipset variants on a single platform using available DFT features both on-board and Chipset. \n- Test Program development and deployment \n- Failures analysis and debug on system \n- BIST correlation between Class tester and System by capturing test sequences from ATE and directly porting it to system. Test Hole Validation Engineer Intel Corporation February 2006  \u2013  December 2006  (11 months) Columbia, South Carolina Area - Debugged enterprise server and workstation chipsets 5000P/V/Z/X at system level, to identify ATE coverage holes and achieve the acceptable out going DPM quality metric \n- Resolved POST HANG, PCIE Link Training Failures and Memory Read-Write Failure Signatures, USB and SATA burst failures. \n- Coded JTAG scripts for debugging the high speed IOs such as DDR2/3, PCIE, USB2, SATA1/2 and Front Side Bus Chipset Platform Verification Engineer Intel Corporation April 2004  \u2013  January 2006  (1 year 10 months) Cavite, Philippines - Delivered multiple test programs for E7520/E7525 chipset products for High Volume Manufacturing, including deployment for Multi-Socket server test system in the factory. \n- Debugged and closed a critical voltage margining fallout on the Front Side Bus to sustain acceptable DPM indicator Microprocessor Platform Validation Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Client and SOC Product Development and Sysdebug: Broadwell, Skylake and future client products. Microprocessor Platform Validation Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Client and SOC Product Development and Sysdebug: Broadwell, Skylake and future client products. Senior Product Development Engineer Intel Corporation November 2013  \u2013  June 2014  (8 months) Penang, Malaysia - High Speed Serial IO product development for 14nm SOC \n- Technical individual contributor for Bench Design Validation (BDV) which charter establishing the infrastructure, and tools development to enable faster System Validation to ATE test correlation on HSIO Hard IPs. Utilizing DV Boards, Mixed Signal scopes, and BER Tools. \n- Data Eye Characterization for High Speed Serial IO on SOC (PCIE/USB3/SATA) using varying channel lengths of ISI (Inter Symbol Interference) test board. Senior Product Development Engineer Intel Corporation November 2013  \u2013  June 2014  (8 months) Penang, Malaysia - High Speed Serial IO product development for 14nm SOC \n- Technical individual contributor for Bench Design Validation (BDV) which charter establishing the infrastructure, and tools development to enable faster System Validation to ATE test correlation on HSIO Hard IPs. Utilizing DV Boards, Mixed Signal scopes, and BER Tools. \n- Data Eye Characterization for High Speed Serial IO on SOC (PCIE/USB3/SATA) using varying channel lengths of ISI (Inter Symbol Interference) test board. Senior Product Platform Validation Engineer (client CPU) Intel Corporation May 2011  \u2013  October 2013  (2 years 6 months) Portland, Oregon Area - Worked with a team that developed and deployed production quality test programs for Haswell Microprocessor families ranging from Mobile, Desktop, Uni-Server and Convertible products \n- Performed system debug and analysis with Silicon Validation to narrow down performance failures on the CPU\u2019s subsystem such as PCIE, cache controller, system agent, power controller unit and graphics subsystem. And on Multi-Chip Package (Haswell ULT) variants which incorporates legacy PCH Chipset: SATA, LAN and USB \n- Debug on firmware and BIOS issues to sustain and improve overall platform health \n- Test Hole debug, failure analysis for DPM improvement Senior Product Platform Validation Engineer (client CPU) Intel Corporation May 2011  \u2013  October 2013  (2 years 6 months) Portland, Oregon Area - Worked with a team that developed and deployed production quality test programs for Haswell Microprocessor families ranging from Mobile, Desktop, Uni-Server and Convertible products \n- Performed system debug and analysis with Silicon Validation to narrow down performance failures on the CPU\u2019s subsystem such as PCIE, cache controller, system agent, power controller unit and graphics subsystem. And on Multi-Chip Package (Haswell ULT) variants which incorporates legacy PCH Chipset: SATA, LAN and USB \n- Debug on firmware and BIOS issues to sustain and improve overall platform health \n- Test Hole debug, failure analysis for DPM improvement Senior SOC Platform Validation Engineer Intel Corporation October 2009  \u2013  April 2011  (1 year 7 months) Penang, Malaysia - Engaged with Validation and Design in defining effective coverage on SOC subsystems and product features to ensure high quality samples and revenue parts shipment while also aiming to effectively Screen ATE coverage holes up front. \n- Designed the test framework for content execution on the SOC subsystem using commercial operating systems expected to run on this product. Laid out the automated test program architecture for high volume manufacturing. \n- Silicon Power On, debug, and test characterization Senior SOC Platform Validation Engineer Intel Corporation October 2009  \u2013  April 2011  (1 year 7 months) Penang, Malaysia - Engaged with Validation and Design in defining effective coverage on SOC subsystems and product features to ensure high quality samples and revenue parts shipment while also aiming to effectively Screen ATE coverage holes up front. \n- Designed the test framework for content execution on the SOC subsystem using commercial operating systems expected to run on this product. Laid out the automated test program architecture for high volume manufacturing. \n- Silicon Power On, debug, and test characterization Senior Chipset Platform Verification Engineer Intel Corporation January 2007  \u2013  September 2009  (2 years 9 months) Cavite, Philippines - Defined test hooks for the x58/5500/5520 chipset to be highly suitable for High Volume Manufacturing and functional testing of PCIE, QPI, and DMI (product key features) \n- System test planning for optimum coverage \n- Implemented a cost effective way of testing multiple server chipset variants on a single platform using available DFT features both on-board and Chipset. \n- Test Program development and deployment \n- Failures analysis and debug on system \n- BIST correlation between Class tester and System by capturing test sequences from ATE and directly porting it to system. Senior Chipset Platform Verification Engineer Intel Corporation January 2007  \u2013  September 2009  (2 years 9 months) Cavite, Philippines - Defined test hooks for the x58/5500/5520 chipset to be highly suitable for High Volume Manufacturing and functional testing of PCIE, QPI, and DMI (product key features) \n- System test planning for optimum coverage \n- Implemented a cost effective way of testing multiple server chipset variants on a single platform using available DFT features both on-board and Chipset. \n- Test Program development and deployment \n- Failures analysis and debug on system \n- BIST correlation between Class tester and System by capturing test sequences from ATE and directly porting it to system. Test Hole Validation Engineer Intel Corporation February 2006  \u2013  December 2006  (11 months) Columbia, South Carolina Area - Debugged enterprise server and workstation chipsets 5000P/V/Z/X at system level, to identify ATE coverage holes and achieve the acceptable out going DPM quality metric \n- Resolved POST HANG, PCIE Link Training Failures and Memory Read-Write Failure Signatures, USB and SATA burst failures. \n- Coded JTAG scripts for debugging the high speed IOs such as DDR2/3, PCIE, USB2, SATA1/2 and Front Side Bus Test Hole Validation Engineer Intel Corporation February 2006  \u2013  December 2006  (11 months) Columbia, South Carolina Area - Debugged enterprise server and workstation chipsets 5000P/V/Z/X at system level, to identify ATE coverage holes and achieve the acceptable out going DPM quality metric \n- Resolved POST HANG, PCIE Link Training Failures and Memory Read-Write Failure Signatures, USB and SATA burst failures. \n- Coded JTAG scripts for debugging the high speed IOs such as DDR2/3, PCIE, USB2, SATA1/2 and Front Side Bus Chipset Platform Verification Engineer Intel Corporation April 2004  \u2013  January 2006  (1 year 10 months) Cavite, Philippines - Delivered multiple test programs for E7520/E7525 chipset products for High Volume Manufacturing, including deployment for Multi-Socket server test system in the factory. \n- Debugged and closed a critical voltage margining fallout on the Front Side Bus to sustain acceptable DPM indicator Chipset Platform Verification Engineer Intel Corporation April 2004  \u2013  January 2006  (1 year 10 months) Cavite, Philippines - Delivered multiple test programs for E7520/E7525 chipset products for High Volume Manufacturing, including deployment for Multi-Socket server test system in the factory. \n- Debugged and closed a critical voltage margining fallout on the Front Side Bus to sustain acceptable DPM indicator Skills Product Development System Validation Assembly Language Debugging Operating Systems HSIO Eye... Python JTAG DFT Logic BIST PC Architecture Chipset IO SOC Post Si Validation HSIO USB2.0/3.0 PCI PCIE Scripting VBScript Test Automation Scrum Firmware Debug Working Knowledge on... Test Cases for Silicon ATE Testers Microprocessors Technical Writing See 13+ \u00a0 \u00a0 See less Skills  Product Development System Validation Assembly Language Debugging Operating Systems HSIO Eye... Python JTAG DFT Logic BIST PC Architecture Chipset IO SOC Post Si Validation HSIO USB2.0/3.0 PCI PCIE Scripting VBScript Test Automation Scrum Firmware Debug Working Knowledge on... Test Cases for Silicon ATE Testers Microprocessors Technical Writing See 13+ \u00a0 \u00a0 See less Product Development System Validation Assembly Language Debugging Operating Systems HSIO Eye... Python JTAG DFT Logic BIST PC Architecture Chipset IO SOC Post Si Validation HSIO USB2.0/3.0 PCI PCIE Scripting VBScript Test Automation Scrum Firmware Debug Working Knowledge on... Test Cases for Silicon ATE Testers Microprocessors Technical Writing See 13+ \u00a0 \u00a0 See less Product Development System Validation Assembly Language Debugging Operating Systems HSIO Eye... Python JTAG DFT Logic BIST PC Architecture Chipset IO SOC Post Si Validation HSIO USB2.0/3.0 PCI PCIE Scripting VBScript Test Automation Scrum Firmware Debug Working Knowledge on... Test Cases for Silicon ATE Testers Microprocessors Technical Writing See 13+ \u00a0 \u00a0 See less Education Saint Louis University (PH) Bachelor of Science (BS) in Electronics and Communications Engineering 1998  \u2013 2003 Saint Louis University (PH) Bachelor of Science (BS) in Electronics and Communications Engineering 1998  \u2013 2003 Saint Louis University (PH) Bachelor of Science (BS) in Electronics and Communications Engineering 1998  \u2013 2003 Saint Louis University (PH) Bachelor of Science (BS) in Electronics and Communications Engineering 1998  \u2013 2003 ", "Experience Senior Product Development Engineer Intel Corporation Senior Product Development Engineer Intel Corporation Senior Product Development Engineer Intel Corporation ", "Skills ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less Skills  ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less ", "Experience Senior Product Development Engineer Intel Corporation 2010  \u2013 Present (5 years) Folsom, CA System Validation Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Systems Engineer Avionics Technologies September 2003  \u2013  February 2006  (2 years 6 months) Senior Product Development Engineer Intel Corporation 2010  \u2013 Present (5 years) Folsom, CA Senior Product Development Engineer Intel Corporation 2010  \u2013 Present (5 years) Folsom, CA System Validation Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) System Validation Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Systems Engineer Avionics Technologies September 2003  \u2013  February 2006  (2 years 6 months) Systems Engineer Avionics Technologies September 2003  \u2013  February 2006  (2 years 6 months) Skills Static Timing Analysis Hardware Architecture Mixed Signal Product Management Computer Architecture VLSI SoC Firmware Program Management R&D Microprocessors Allegro Unix EDA Debugging Simulations Semiconductors IC C Verilog DFT See 6+ \u00a0 \u00a0 See less Skills  Static Timing Analysis Hardware Architecture Mixed Signal Product Management Computer Architecture VLSI SoC Firmware Program Management R&D Microprocessors Allegro Unix EDA Debugging Simulations Semiconductors IC C Verilog DFT See 6+ \u00a0 \u00a0 See less Static Timing Analysis Hardware Architecture Mixed Signal Product Management Computer Architecture VLSI SoC Firmware Program Management R&D Microprocessors Allegro Unix EDA Debugging Simulations Semiconductors IC C Verilog DFT See 6+ \u00a0 \u00a0 See less Static Timing Analysis Hardware Architecture Mixed Signal Product Management Computer Architecture VLSI SoC Firmware Program Management R&D Microprocessors Allegro Unix EDA Debugging Simulations Semiconductors IC C Verilog DFT See 6+ \u00a0 \u00a0 See less Education SJCE, Mysore MTech,  VLSI Design and Embedded Systems Vasavi, bellary SJCE, Mysore MTech,  VLSI Design and Embedded Systems SJCE, Mysore MTech,  VLSI Design and Embedded Systems SJCE, Mysore MTech,  VLSI Design and Embedded Systems Vasavi, bellary Vasavi, bellary Vasavi, bellary ", "Skills Embedded Systems Debugging SoC Embedded Software Firmware Digital Signal... Device Drivers Semiconductors Hardware Architecture Automation vba .net c++ validation C Perl Testing ARM See 3+ \u00a0 \u00a0 See less Skills  Embedded Systems Debugging SoC Embedded Software Firmware Digital Signal... Device Drivers Semiconductors Hardware Architecture Automation vba .net c++ validation C Perl Testing ARM See 3+ \u00a0 \u00a0 See less Embedded Systems Debugging SoC Embedded Software Firmware Digital Signal... Device Drivers Semiconductors Hardware Architecture Automation vba .net c++ validation C Perl Testing ARM See 3+ \u00a0 \u00a0 See less Embedded Systems Debugging SoC Embedded Software Firmware Digital Signal... Device Drivers Semiconductors Hardware Architecture Automation vba .net c++ validation C Perl Testing ARM See 3+ \u00a0 \u00a0 See less ", "Summary +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP Summary +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP Experience Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns IO DV team leader Intel 2005  \u2013  2008  (3 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns IO DV team leader Intel 2005  \u2013  2008  (3 years) IO DV team leader Intel 2005  \u2013  2008  (3 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Languages Spanish Native or bilingual proficiency Spanish Native or bilingual proficiency Spanish Native or bilingual proficiency Native or bilingual proficiency Skills Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Skills  Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Education University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success Blue Print leadership University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success Blue Print Blue Print Blue Print leadership leadership leadership ", "Skills Programming Debugging Software Development Software Project... Semiconductors Product Management Software Design Testing SoC Object Oriented Design Processors Embedded Systems System Architecture Verilog Software Engineering Skills  Programming Debugging Software Development Software Project... Semiconductors Product Management Software Design Testing SoC Object Oriented Design Processors Embedded Systems System Architecture Verilog Software Engineering Programming Debugging Software Development Software Project... Semiconductors Product Management Software Design Testing SoC Object Oriented Design Processors Embedded Systems System Architecture Verilog Software Engineering Programming Debugging Software Development Software Project... Semiconductors Product Management Software Design Testing SoC Object Oriented Design Processors Embedded Systems System Architecture Verilog Software Engineering ", "Summary I am professionally trained in mechanical engineering and design, with a BSME from Penn State and 28 years of experience in the design of high-volume consumer products. \n \nI am a lifelong inventor with 45 issued US and international utility and design patents, the first of which (6,023,241) was issued in February 2000. I am an active member of the Inventors' Association of Arizona (IAA). I sometimes freelance as a designer, prototyping resource and engineer as acting Principal of Ideonx, LLC, where I also develop my own inventions and products. \n \nQuality is my core value. It is the primary motivator in my quest to achieve a gestalt of UX, product innovation, mechanical/thermal engineering and industrial design skills. This ongoing quest has led me to rewarding problem solving experiences, and enabled me to be a value-add contributor on every project. \n \nMy continued goal is to achieve the highest possible quality in all of my endeavors, and to excel in all aspects of product design and entrepreneurship. \n \nSome of my specialties: Concept development, inventive thinking, consumer product design, design for manufacturing, 3D design with Solidworks and Pro/E, patent illustration, CNC prototyping, industrial design, mechanical design, software interaction design, brainstorming, etc. Summary I am professionally trained in mechanical engineering and design, with a BSME from Penn State and 28 years of experience in the design of high-volume consumer products. \n \nI am a lifelong inventor with 45 issued US and international utility and design patents, the first of which (6,023,241) was issued in February 2000. I am an active member of the Inventors' Association of Arizona (IAA). I sometimes freelance as a designer, prototyping resource and engineer as acting Principal of Ideonx, LLC, where I also develop my own inventions and products. \n \nQuality is my core value. It is the primary motivator in my quest to achieve a gestalt of UX, product innovation, mechanical/thermal engineering and industrial design skills. This ongoing quest has led me to rewarding problem solving experiences, and enabled me to be a value-add contributor on every project. \n \nMy continued goal is to achieve the highest possible quality in all of my endeavors, and to excel in all aspects of product design and entrepreneurship. \n \nSome of my specialties: Concept development, inventive thinking, consumer product design, design for manufacturing, 3D design with Solidworks and Pro/E, patent illustration, CNC prototyping, industrial design, mechanical design, software interaction design, brainstorming, etc. I am professionally trained in mechanical engineering and design, with a BSME from Penn State and 28 years of experience in the design of high-volume consumer products. \n \nI am a lifelong inventor with 45 issued US and international utility and design patents, the first of which (6,023,241) was issued in February 2000. I am an active member of the Inventors' Association of Arizona (IAA). I sometimes freelance as a designer, prototyping resource and engineer as acting Principal of Ideonx, LLC, where I also develop my own inventions and products. \n \nQuality is my core value. It is the primary motivator in my quest to achieve a gestalt of UX, product innovation, mechanical/thermal engineering and industrial design skills. This ongoing quest has led me to rewarding problem solving experiences, and enabled me to be a value-add contributor on every project. \n \nMy continued goal is to achieve the highest possible quality in all of my endeavors, and to excel in all aspects of product design and entrepreneurship. \n \nSome of my specialties: Concept development, inventive thinking, consumer product design, design for manufacturing, 3D design with Solidworks and Pro/E, patent illustration, CNC prototyping, industrial design, mechanical design, software interaction design, brainstorming, etc. I am professionally trained in mechanical engineering and design, with a BSME from Penn State and 28 years of experience in the design of high-volume consumer products. \n \nI am a lifelong inventor with 45 issued US and international utility and design patents, the first of which (6,023,241) was issued in February 2000. I am an active member of the Inventors' Association of Arizona (IAA). I sometimes freelance as a designer, prototyping resource and engineer as acting Principal of Ideonx, LLC, where I also develop my own inventions and products. \n \nQuality is my core value. It is the primary motivator in my quest to achieve a gestalt of UX, product innovation, mechanical/thermal engineering and industrial design skills. This ongoing quest has led me to rewarding problem solving experiences, and enabled me to be a value-add contributor on every project. \n \nMy continued goal is to achieve the highest possible quality in all of my endeavors, and to excel in all aspects of product design and entrepreneurship. \n \nSome of my specialties: Concept development, inventive thinking, consumer product design, design for manufacturing, 3D design with Solidworks and Pro/E, patent illustration, CNC prototyping, industrial design, mechanical design, software interaction design, brainstorming, etc. Experience Freelance Senior Product Development Engineer Intel Corporation September 2014  \u2013 Present (1 year) Chandler, AZ Freelance resource providing mechanical design, interaction design and product development skills to business units across the corporation. Assignments include IOT product development (mechanical design and industrial design), software interaction design, skills training, Galileo \"maker\" demo projects and much more. Principal Ideonx, LLC January 2003  \u2013 Present (12 years 8 months) Tempe, AZ Ideonx, LLC is my design/development/consulting firm, chartered with Vision, Invention and Solution activities.  \nAs Principal of Ideonx, the majority of my efforts are focused on the design and development of my own products and ideas.  \nOccasionally, I consult with small start-up teams and independent inventors to help bring their visions to reality. Senior Mechanical Engineer, ME Team Lead - OnCue Intel Corporation May 2011  \u2013  August 2014  (3 years 4 months) Chandler, AZ ME team leadership and mentoring, including coordination of team tools, processes, documentation and data management. Full-cycle mechanical/thermal design/engineering, industrial design and related product development responsibilities for the Intel OnCue set top box and a number of other user-centered consumer-focused designs. Design of systems and components, development of tooling, production methods and documents, coordination of service partners, design reviews, FAI approvals. This role involved extensive remote coordination and onsite engagement with manufacturers in Mainland China. Interaction Designer Intel Corporation April 2008  \u2013  April 2011  (3 years 1 month) Chandler, AZ Interaction designer for Intel\u00ae Rapid Storage Technology software, V9.0-V10.0 UI redesign cycle. Responsibilities included concept development, design of interaction flows, wireframe design, definition of key functional text in the UI, UI simulation and testing. Owner of the very detailed UI specification used by software developers and visual designers to produce the final software product. Sr. Mechanical Engineer, ME Team Lead - Digital Health Products Intel Corporation January 2005  \u2013  March 2008  (3 years 3 months) Chandler, AZ Mechanical team leadership including coordination of concept/solution development, CAD tools, FDA documentation, design reviews, documentation and mechanical team schedule and work flow. Design responsibilities included system-level design ownership as well as component-level design of cosmetic plastics, cast metal and elastomeric parts for the Intel\u00ae Health Guide PHS6000. Other responsibilities included supplier coordination, tooling development, FAI review and approvals, manufacturing documentation and support, design troubleshooting, etc. More information on this product can be found at http://www.intel.com/Assets/PDF/prodbrief/health-319465002.pdf. This position required onsite support of contract manufacturers in Taiwan and Mexico. User-Centered Designer and Technologist Intel Corporation January 2003  \u2013  January 2005  (2 years 1 month) Chandler, AZ User-Centered Design (UCD) team member for a variety of product development ideation projects for home, office and digital health product spaces. Contributions included a wide array of output from sketches, brainstorms, concept illustrations, renderings, functional prototypes, mockups, engineering designs, feasibility studies, technology analyses, etc. Work included focus group involvement, concept development, opportunity analysis, sensor research, wellness research, and early engineering support and seed work for the emerging Digital Health business unit. Industrial Designer - Mobile Reference Designs Intel Corporation September 2001  \u2013  December 2002  (1 year 4 months) Chandler, AZ Industrial design responsibilities for mobile monitor reference design - pen-based \"tablets\", and mechanical/industrial design of Intel's first 3G mobile phone reference design. ID work included concept development, form factor sketching, surface modeling, photorealistic rendering, physical prototyping and interface with adjacent engineering disciplines. In each project, mechanical engineering skills were fully intertwined with industrial design activities, resulting in a user-centered, manufacturable reference design. Senior Mechanical Engineer, ME Team Lead - Home Products Intel Corporation January 1998  \u2013  August 2001  (3 years 8 months) Chandler, AZ ME team lead, mechanical design/engineering, industrial design and ODM enabling support. Products included set top box system designs, internet appliance system designs, keyboard, infrared remote controls and cordless phone product accessories. Mechanical design included thermals (active and passive), physical architecture, component design, FAI reviews, tooling development, prototyping and manufacturing support. Component design included plastics, sheet metal, cosmetic components, extrusions and elastomeric parts. Industrial design work included sketching, CAD, surfacing, renderings, animations and customer support. This role involved extensive support of ODM's in Hong Kong, Korea and Taiwan. A lot of IP was generated in this role. Senior Mechanical Engineer Rockford Corporation June 1997  \u2013  December 1997  (7 months) Tempe, Arizona Mechanical engineering and design work for car audio products including car audio amplifiers, crossovers, and other car audio accessories. Design work included thermal design and solution development, design of plastics, sheet metal and castings. Extensive use of Pro/Engineer. Product Design Engineer Orion Car Audio January 1994  \u2013  May 1997  (3 years 5 months) Tempe, Arizona Mechanical engineering and industrial design of car audio amplifiers and related accessories. Concept-through-production responsibilities for thermal design, physical system architecture and component-level design of electronic housings, fully interfacing with electrical engineers on a daily basis. Mechanical design included aluminum extrusions, aluminum castings, sheet metal and plastics. CAD tools included CADKey, Pro/Engineer and Solidworks. Product work included industrial design for the Cobalt amplifier product line, and regular design refreshes of the XTR amplifiers and other products. Design-for-manufacturability was a key responsibility, as well as maintenance of the design/documentation collateral through the product life cycle. Freelance Senior Product Development Engineer Intel Corporation September 2014  \u2013 Present (1 year) Chandler, AZ Freelance resource providing mechanical design, interaction design and product development skills to business units across the corporation. Assignments include IOT product development (mechanical design and industrial design), software interaction design, skills training, Galileo \"maker\" demo projects and much more. Freelance Senior Product Development Engineer Intel Corporation September 2014  \u2013 Present (1 year) Chandler, AZ Freelance resource providing mechanical design, interaction design and product development skills to business units across the corporation. Assignments include IOT product development (mechanical design and industrial design), software interaction design, skills training, Galileo \"maker\" demo projects and much more. Principal Ideonx, LLC January 2003  \u2013 Present (12 years 8 months) Tempe, AZ Ideonx, LLC is my design/development/consulting firm, chartered with Vision, Invention and Solution activities.  \nAs Principal of Ideonx, the majority of my efforts are focused on the design and development of my own products and ideas.  \nOccasionally, I consult with small start-up teams and independent inventors to help bring their visions to reality. Principal Ideonx, LLC January 2003  \u2013 Present (12 years 8 months) Tempe, AZ Ideonx, LLC is my design/development/consulting firm, chartered with Vision, Invention and Solution activities.  \nAs Principal of Ideonx, the majority of my efforts are focused on the design and development of my own products and ideas.  \nOccasionally, I consult with small start-up teams and independent inventors to help bring their visions to reality. Senior Mechanical Engineer, ME Team Lead - OnCue Intel Corporation May 2011  \u2013  August 2014  (3 years 4 months) Chandler, AZ ME team leadership and mentoring, including coordination of team tools, processes, documentation and data management. Full-cycle mechanical/thermal design/engineering, industrial design and related product development responsibilities for the Intel OnCue set top box and a number of other user-centered consumer-focused designs. Design of systems and components, development of tooling, production methods and documents, coordination of service partners, design reviews, FAI approvals. This role involved extensive remote coordination and onsite engagement with manufacturers in Mainland China. Senior Mechanical Engineer, ME Team Lead - OnCue Intel Corporation May 2011  \u2013  August 2014  (3 years 4 months) Chandler, AZ ME team leadership and mentoring, including coordination of team tools, processes, documentation and data management. Full-cycle mechanical/thermal design/engineering, industrial design and related product development responsibilities for the Intel OnCue set top box and a number of other user-centered consumer-focused designs. Design of systems and components, development of tooling, production methods and documents, coordination of service partners, design reviews, FAI approvals. This role involved extensive remote coordination and onsite engagement with manufacturers in Mainland China. Interaction Designer Intel Corporation April 2008  \u2013  April 2011  (3 years 1 month) Chandler, AZ Interaction designer for Intel\u00ae Rapid Storage Technology software, V9.0-V10.0 UI redesign cycle. Responsibilities included concept development, design of interaction flows, wireframe design, definition of key functional text in the UI, UI simulation and testing. Owner of the very detailed UI specification used by software developers and visual designers to produce the final software product. Interaction Designer Intel Corporation April 2008  \u2013  April 2011  (3 years 1 month) Chandler, AZ Interaction designer for Intel\u00ae Rapid Storage Technology software, V9.0-V10.0 UI redesign cycle. Responsibilities included concept development, design of interaction flows, wireframe design, definition of key functional text in the UI, UI simulation and testing. Owner of the very detailed UI specification used by software developers and visual designers to produce the final software product. Sr. Mechanical Engineer, ME Team Lead - Digital Health Products Intel Corporation January 2005  \u2013  March 2008  (3 years 3 months) Chandler, AZ Mechanical team leadership including coordination of concept/solution development, CAD tools, FDA documentation, design reviews, documentation and mechanical team schedule and work flow. Design responsibilities included system-level design ownership as well as component-level design of cosmetic plastics, cast metal and elastomeric parts for the Intel\u00ae Health Guide PHS6000. Other responsibilities included supplier coordination, tooling development, FAI review and approvals, manufacturing documentation and support, design troubleshooting, etc. More information on this product can be found at http://www.intel.com/Assets/PDF/prodbrief/health-319465002.pdf. This position required onsite support of contract manufacturers in Taiwan and Mexico. Sr. Mechanical Engineer, ME Team Lead - Digital Health Products Intel Corporation January 2005  \u2013  March 2008  (3 years 3 months) Chandler, AZ Mechanical team leadership including coordination of concept/solution development, CAD tools, FDA documentation, design reviews, documentation and mechanical team schedule and work flow. Design responsibilities included system-level design ownership as well as component-level design of cosmetic plastics, cast metal and elastomeric parts for the Intel\u00ae Health Guide PHS6000. Other responsibilities included supplier coordination, tooling development, FAI review and approvals, manufacturing documentation and support, design troubleshooting, etc. More information on this product can be found at http://www.intel.com/Assets/PDF/prodbrief/health-319465002.pdf. This position required onsite support of contract manufacturers in Taiwan and Mexico. User-Centered Designer and Technologist Intel Corporation January 2003  \u2013  January 2005  (2 years 1 month) Chandler, AZ User-Centered Design (UCD) team member for a variety of product development ideation projects for home, office and digital health product spaces. Contributions included a wide array of output from sketches, brainstorms, concept illustrations, renderings, functional prototypes, mockups, engineering designs, feasibility studies, technology analyses, etc. Work included focus group involvement, concept development, opportunity analysis, sensor research, wellness research, and early engineering support and seed work for the emerging Digital Health business unit. User-Centered Designer and Technologist Intel Corporation January 2003  \u2013  January 2005  (2 years 1 month) Chandler, AZ User-Centered Design (UCD) team member for a variety of product development ideation projects for home, office and digital health product spaces. Contributions included a wide array of output from sketches, brainstorms, concept illustrations, renderings, functional prototypes, mockups, engineering designs, feasibility studies, technology analyses, etc. Work included focus group involvement, concept development, opportunity analysis, sensor research, wellness research, and early engineering support and seed work for the emerging Digital Health business unit. Industrial Designer - Mobile Reference Designs Intel Corporation September 2001  \u2013  December 2002  (1 year 4 months) Chandler, AZ Industrial design responsibilities for mobile monitor reference design - pen-based \"tablets\", and mechanical/industrial design of Intel's first 3G mobile phone reference design. ID work included concept development, form factor sketching, surface modeling, photorealistic rendering, physical prototyping and interface with adjacent engineering disciplines. In each project, mechanical engineering skills were fully intertwined with industrial design activities, resulting in a user-centered, manufacturable reference design. Industrial Designer - Mobile Reference Designs Intel Corporation September 2001  \u2013  December 2002  (1 year 4 months) Chandler, AZ Industrial design responsibilities for mobile monitor reference design - pen-based \"tablets\", and mechanical/industrial design of Intel's first 3G mobile phone reference design. ID work included concept development, form factor sketching, surface modeling, photorealistic rendering, physical prototyping and interface with adjacent engineering disciplines. In each project, mechanical engineering skills were fully intertwined with industrial design activities, resulting in a user-centered, manufacturable reference design. Senior Mechanical Engineer, ME Team Lead - Home Products Intel Corporation January 1998  \u2013  August 2001  (3 years 8 months) Chandler, AZ ME team lead, mechanical design/engineering, industrial design and ODM enabling support. Products included set top box system designs, internet appliance system designs, keyboard, infrared remote controls and cordless phone product accessories. Mechanical design included thermals (active and passive), physical architecture, component design, FAI reviews, tooling development, prototyping and manufacturing support. Component design included plastics, sheet metal, cosmetic components, extrusions and elastomeric parts. Industrial design work included sketching, CAD, surfacing, renderings, animations and customer support. This role involved extensive support of ODM's in Hong Kong, Korea and Taiwan. A lot of IP was generated in this role. Senior Mechanical Engineer, ME Team Lead - Home Products Intel Corporation January 1998  \u2013  August 2001  (3 years 8 months) Chandler, AZ ME team lead, mechanical design/engineering, industrial design and ODM enabling support. Products included set top box system designs, internet appliance system designs, keyboard, infrared remote controls and cordless phone product accessories. Mechanical design included thermals (active and passive), physical architecture, component design, FAI reviews, tooling development, prototyping and manufacturing support. Component design included plastics, sheet metal, cosmetic components, extrusions and elastomeric parts. Industrial design work included sketching, CAD, surfacing, renderings, animations and customer support. This role involved extensive support of ODM's in Hong Kong, Korea and Taiwan. A lot of IP was generated in this role. Senior Mechanical Engineer Rockford Corporation June 1997  \u2013  December 1997  (7 months) Tempe, Arizona Mechanical engineering and design work for car audio products including car audio amplifiers, crossovers, and other car audio accessories. Design work included thermal design and solution development, design of plastics, sheet metal and castings. Extensive use of Pro/Engineer. Senior Mechanical Engineer Rockford Corporation June 1997  \u2013  December 1997  (7 months) Tempe, Arizona Mechanical engineering and design work for car audio products including car audio amplifiers, crossovers, and other car audio accessories. Design work included thermal design and solution development, design of plastics, sheet metal and castings. Extensive use of Pro/Engineer. Product Design Engineer Orion Car Audio January 1994  \u2013  May 1997  (3 years 5 months) Tempe, Arizona Mechanical engineering and industrial design of car audio amplifiers and related accessories. Concept-through-production responsibilities for thermal design, physical system architecture and component-level design of electronic housings, fully interfacing with electrical engineers on a daily basis. Mechanical design included aluminum extrusions, aluminum castings, sheet metal and plastics. CAD tools included CADKey, Pro/Engineer and Solidworks. Product work included industrial design for the Cobalt amplifier product line, and regular design refreshes of the XTR amplifiers and other products. Design-for-manufacturability was a key responsibility, as well as maintenance of the design/documentation collateral through the product life cycle. Product Design Engineer Orion Car Audio January 1994  \u2013  May 1997  (3 years 5 months) Tempe, Arizona Mechanical engineering and industrial design of car audio amplifiers and related accessories. Concept-through-production responsibilities for thermal design, physical system architecture and component-level design of electronic housings, fully interfacing with electrical engineers on a daily basis. Mechanical design included aluminum extrusions, aluminum castings, sheet metal and plastics. CAD tools included CADKey, Pro/Engineer and Solidworks. Product work included industrial design for the Cobalt amplifier product line, and regular design refreshes of the XTR amplifiers and other products. Design-for-manufacturability was a key responsibility, as well as maintenance of the design/documentation collateral through the product life cycle. Languages English Native or bilingual proficiency Spanish Limited working proficiency Chinese (Mandarin) Elementary proficiency English Native or bilingual proficiency Spanish Limited working proficiency Chinese (Mandarin) Elementary proficiency English Native or bilingual proficiency Spanish Limited working proficiency Chinese (Mandarin) Elementary proficiency Native or bilingual proficiency Limited working proficiency Elementary proficiency Skills Solidworks Flotherm Rhino mechanical engineering Thermal Analysis Industrial Design Product Design Product Development 3D animation 3D rendering CNC Inventor Patent Development Pro/Engineer Corel Draw Visual Studio Arduino Interaction Design Human Factors User Interface Design User-centered Design User Experience Technical Illustration Idea Generation Design for Manufacturing Spanish Concept Generation Concept Development Technical Documentation Flamingo Rapid Prototyping Microsoft Expression AutoCAD Brainstorm Facilitation Invention CNC Programming Prototype Mechanical Engineering Sheet Metal Consumer Electronics Plastics Concept Design Design for Assembly GD Product Innovation Experience Design Tolerance Analysis Design Thinking Design Strategy Injection Molding See 35+ \u00a0 \u00a0 See less Skills  Solidworks Flotherm Rhino mechanical engineering Thermal Analysis Industrial Design Product Design Product Development 3D animation 3D rendering CNC Inventor Patent Development Pro/Engineer Corel Draw Visual Studio Arduino Interaction Design Human Factors User Interface Design User-centered Design User Experience Technical Illustration Idea Generation Design for Manufacturing Spanish Concept Generation Concept Development Technical Documentation Flamingo Rapid Prototyping Microsoft Expression AutoCAD Brainstorm Facilitation Invention CNC Programming Prototype Mechanical Engineering Sheet Metal Consumer Electronics Plastics Concept Design Design for Assembly GD Product Innovation Experience Design Tolerance Analysis Design Thinking Design Strategy Injection Molding See 35+ \u00a0 \u00a0 See less Solidworks Flotherm Rhino mechanical engineering Thermal Analysis Industrial Design Product Design Product Development 3D animation 3D rendering CNC Inventor Patent Development Pro/Engineer Corel Draw Visual Studio Arduino Interaction Design Human Factors User Interface Design User-centered Design User Experience Technical Illustration Idea Generation Design for Manufacturing Spanish Concept Generation Concept Development Technical Documentation Flamingo Rapid Prototyping Microsoft Expression AutoCAD Brainstorm Facilitation Invention CNC Programming Prototype Mechanical Engineering Sheet Metal Consumer Electronics Plastics Concept Design Design for Assembly GD Product Innovation Experience Design Tolerance Analysis Design Thinking Design Strategy Injection Molding See 35+ \u00a0 \u00a0 See less Solidworks Flotherm Rhino mechanical engineering Thermal Analysis Industrial Design Product Design Product Development 3D animation 3D rendering CNC Inventor Patent Development Pro/Engineer Corel Draw Visual Studio Arduino Interaction Design Human Factors User Interface Design User-centered Design User Experience Technical Illustration Idea Generation Design for Manufacturing Spanish Concept Generation Concept Development Technical Documentation Flamingo Rapid Prototyping Microsoft Expression AutoCAD Brainstorm Facilitation Invention CNC Programming Prototype Mechanical Engineering Sheet Metal Consumer Electronics Plastics Concept Design Design for Assembly GD Product Innovation Experience Design Tolerance Analysis Design Thinking Design Strategy Injection Molding See 35+ \u00a0 \u00a0 See less Education Penn State University Bachelor's degree,  Mechanical Engineering 1983  \u2013 1987 Penn State University Bachelor's degree,  Mechanical Engineering 1983  \u2013 1987 Penn State University Bachelor's degree,  Mechanical Engineering 1983  \u2013 1987 Penn State University Bachelor's degree,  Mechanical Engineering 1983  \u2013 1987 ", "Summary Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Summary Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Experience Senior Product Development Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ \u2022\tProduct development engineer working in Manufacturing Development Organization (MDO). Responsibilities include: \n\u2014\tYield monitoring, analysis and reporting (Yield, binsplit, PHI) \n\u2014\tTest Program Integration SCRUM Product Owner (PO) \n\u2014\tTotal Dynamic Power (TDP) model owner \n\u2014\tDie Level Cherry-Picking (DLCP) bucket definition based on NPLEAK and Class ISB \n\u2014\tTester debug of power states (ISB, S0i3, Dhrystone, C-states) and FMAX IDVP \n\u2014\tTest Time Reduction (TTR) \n\u2014\tCold Socket Elimination (CSE) \n\u2014\tManufacturing priority planning with CVC \n\u2014\tProduct characterization for QUAL and Cancun Modeling \n\u2014\tData extraction using Crystal Ball, SQL, and CBIT \n\u2022\tLead PDE in TTR and CSO efforts, which led to millions of dollars saved in production costs. \n\u2022\tSuccessfully leading SCRUM Test Program Integration and Capabilities team of 9 people. Main responsibility is to assign out tasks to team members and prioritize work in order to keep in line with schedules provided by stakeholders and customers. Requires constant knowledge of assigned and completed work through RALLY tool. Must analyze data provided by team members in order to approve completed work. Able to escalate any impediments to SCRUM Master or rectify situation on my own. \n\u2022\tLead PDE on power modeling of TDP to ISB for determining HVM Binsplits. Currently working with key stakeholders such as FAB PDE, QRE and Platform Team in order to maximize overall bin1 output. Current efforts will increase bin1 output by an estimated 10%. \n\u2022\tCurrently the liaison between Chandler Validation product planner, NPI planner and other stakeholders. Provide assistance in prioritizing product testing, shipping internal and external samples, Design of Experiments and product qualifications and data collection efforts. \n\u2022\tA proven leader through coaching and mentoring of new employees and RCGs. Senior Product Development Engineering Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tLead product engineer managing 6 products in the Mobility Cellular Business Group (MCBG). Responsible for sustaining high-volume products in Chandler and Asia. Responsibilities include: \n\u00ad\tGenerating and delivering test programs (test time reduction, test hole closure) \n\u00ad\tOwn product high-volume manufacturing startup \n\u00ad\tLead cold socket elimination efforts \n\u00ad\tYield monitoring and improvement (PHI forecasting, power consumption and vmin analysis, binsplit assessment, test overkill investigating) \n\u2022\tPossess management experience in directing and allocating workloads on projects to 3 employees. Job requires excellent time and schedule management skills along with ability to train individuals to increase knowledge-base. Operations Product Planner Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tExperienced in issuing Engineering and Test Process Orders (EPO/TPO) to move products through test floor environment. Steps include testing, laser mark, bake, pack and shipment of units. Expert in executing product qualification (QUAL) flows, which required functional testing and outsourced stress tests. \n\u2022\tProficient in keeping track of test floor workloads whether running production, generating samples, collecting data or executing QUAL testing. Job requires being able to allocate test floor resources (equipment) to produce maximum output 7 days a week. \n\u2022\tLead contact from operations team if any issues occur during test. Responsible for making decisions when issues arise during off-shift production time. Able to guide technicians through different solutions to rectify issues. \n\u2022\tManage production material at Chandler test facility. Responsible for issuing material for test based on customer backlog quantities scheduled and product yield. Key stakeholder in shipping over 1.6Mu through the Chandler test facility in 2010. Product Line Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tResponsible for generating Engineering Build Request Forms (EBRFs) for customer samples, production, QUAL and skew units. Job requires knowing product information such as substrates (unit packaging) used, wafer die quantities and amount of units needed by internal and external customers. \n\u2022\tSupport delivery of customer specific units for evaluation purposes. Involves determining skew corner and analyzing data to provide the appropriate 'Edge' units to key customers. Failure Analysis & Customer Return PE Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tManage engineers in testing and debugging FACR units to assist in closing customer issues. Job sometimes requires defining and implementing appropriate tests to screen customer rejects. \n\u2022\tProvide test data to Quality Assurance engineer to assist with defining adequate resolution to customer issue. Involves interacting with other internal groups to address and resolve the problem. \n\u2022\tTrain operations technicians on how to test FACR units and report key findings to appropriate stakeholders. Product Development Engineer Intel Corporation June 1998  \u2013  December 2006  (8 years 7 months) Chandler, AZ \u2022\tDeveloped Product Engineering skills through Schlumberger 9000 program development, scan pattern generation and debug, test time reduction and functional test writing (ARM assembly language). Worked on key products from pre-to-post silicon development \n\u2022\tLead a team of 7 individuals (4 in Chandler, 3 in Folsom) in Verilog-to-ARM assembly language functional test conversion. Spearheaded weekly meeting to address issues and track progress. Effectively maintained tracking spreadsheet of conversion progress. Planned and directed individual test writing depending on employee bandwidth and test writing expertise. \n\u2022\tDesignated Product Development group ChangeABLE lead. Responsible for tracking and logging weekly PE task progress. Kept detailed data on tasks per week, number of tasks completed, and remaining tasks. \n\u2022\tProduct Development Design for Test (DFT) lead which involved writing test content to validate DFT blocks and running weekly meeting between Product and Design Engineers. Implemented a pattern generation matrix as a checklist for completing tasks. Provided meeting minutes to DFT meeting participants updating latest silicon developments. Senior Product Development Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ \u2022\tProduct development engineer working in Manufacturing Development Organization (MDO). Responsibilities include: \n\u2014\tYield monitoring, analysis and reporting (Yield, binsplit, PHI) \n\u2014\tTest Program Integration SCRUM Product Owner (PO) \n\u2014\tTotal Dynamic Power (TDP) model owner \n\u2014\tDie Level Cherry-Picking (DLCP) bucket definition based on NPLEAK and Class ISB \n\u2014\tTester debug of power states (ISB, S0i3, Dhrystone, C-states) and FMAX IDVP \n\u2014\tTest Time Reduction (TTR) \n\u2014\tCold Socket Elimination (CSE) \n\u2014\tManufacturing priority planning with CVC \n\u2014\tProduct characterization for QUAL and Cancun Modeling \n\u2014\tData extraction using Crystal Ball, SQL, and CBIT \n\u2022\tLead PDE in TTR and CSO efforts, which led to millions of dollars saved in production costs. \n\u2022\tSuccessfully leading SCRUM Test Program Integration and Capabilities team of 9 people. Main responsibility is to assign out tasks to team members and prioritize work in order to keep in line with schedules provided by stakeholders and customers. Requires constant knowledge of assigned and completed work through RALLY tool. Must analyze data provided by team members in order to approve completed work. Able to escalate any impediments to SCRUM Master or rectify situation on my own. \n\u2022\tLead PDE on power modeling of TDP to ISB for determining HVM Binsplits. Currently working with key stakeholders such as FAB PDE, QRE and Platform Team in order to maximize overall bin1 output. Current efforts will increase bin1 output by an estimated 10%. \n\u2022\tCurrently the liaison between Chandler Validation product planner, NPI planner and other stakeholders. Provide assistance in prioritizing product testing, shipping internal and external samples, Design of Experiments and product qualifications and data collection efforts. \n\u2022\tA proven leader through coaching and mentoring of new employees and RCGs. Senior Product Development Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ \u2022\tProduct development engineer working in Manufacturing Development Organization (MDO). Responsibilities include: \n\u2014\tYield monitoring, analysis and reporting (Yield, binsplit, PHI) \n\u2014\tTest Program Integration SCRUM Product Owner (PO) \n\u2014\tTotal Dynamic Power (TDP) model owner \n\u2014\tDie Level Cherry-Picking (DLCP) bucket definition based on NPLEAK and Class ISB \n\u2014\tTester debug of power states (ISB, S0i3, Dhrystone, C-states) and FMAX IDVP \n\u2014\tTest Time Reduction (TTR) \n\u2014\tCold Socket Elimination (CSE) \n\u2014\tManufacturing priority planning with CVC \n\u2014\tProduct characterization for QUAL and Cancun Modeling \n\u2014\tData extraction using Crystal Ball, SQL, and CBIT \n\u2022\tLead PDE in TTR and CSO efforts, which led to millions of dollars saved in production costs. \n\u2022\tSuccessfully leading SCRUM Test Program Integration and Capabilities team of 9 people. Main responsibility is to assign out tasks to team members and prioritize work in order to keep in line with schedules provided by stakeholders and customers. Requires constant knowledge of assigned and completed work through RALLY tool. Must analyze data provided by team members in order to approve completed work. Able to escalate any impediments to SCRUM Master or rectify situation on my own. \n\u2022\tLead PDE on power modeling of TDP to ISB for determining HVM Binsplits. Currently working with key stakeholders such as FAB PDE, QRE and Platform Team in order to maximize overall bin1 output. Current efforts will increase bin1 output by an estimated 10%. \n\u2022\tCurrently the liaison between Chandler Validation product planner, NPI planner and other stakeholders. Provide assistance in prioritizing product testing, shipping internal and external samples, Design of Experiments and product qualifications and data collection efforts. \n\u2022\tA proven leader through coaching and mentoring of new employees and RCGs. Senior Product Development Engineering Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tLead product engineer managing 6 products in the Mobility Cellular Business Group (MCBG). Responsible for sustaining high-volume products in Chandler and Asia. Responsibilities include: \n\u00ad\tGenerating and delivering test programs (test time reduction, test hole closure) \n\u00ad\tOwn product high-volume manufacturing startup \n\u00ad\tLead cold socket elimination efforts \n\u00ad\tYield monitoring and improvement (PHI forecasting, power consumption and vmin analysis, binsplit assessment, test overkill investigating) \n\u2022\tPossess management experience in directing and allocating workloads on projects to 3 employees. Job requires excellent time and schedule management skills along with ability to train individuals to increase knowledge-base. Senior Product Development Engineering Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tLead product engineer managing 6 products in the Mobility Cellular Business Group (MCBG). Responsible for sustaining high-volume products in Chandler and Asia. Responsibilities include: \n\u00ad\tGenerating and delivering test programs (test time reduction, test hole closure) \n\u00ad\tOwn product high-volume manufacturing startup \n\u00ad\tLead cold socket elimination efforts \n\u00ad\tYield monitoring and improvement (PHI forecasting, power consumption and vmin analysis, binsplit assessment, test overkill investigating) \n\u2022\tPossess management experience in directing and allocating workloads on projects to 3 employees. Job requires excellent time and schedule management skills along with ability to train individuals to increase knowledge-base. Operations Product Planner Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tExperienced in issuing Engineering and Test Process Orders (EPO/TPO) to move products through test floor environment. Steps include testing, laser mark, bake, pack and shipment of units. Expert in executing product qualification (QUAL) flows, which required functional testing and outsourced stress tests. \n\u2022\tProficient in keeping track of test floor workloads whether running production, generating samples, collecting data or executing QUAL testing. Job requires being able to allocate test floor resources (equipment) to produce maximum output 7 days a week. \n\u2022\tLead contact from operations team if any issues occur during test. Responsible for making decisions when issues arise during off-shift production time. Able to guide technicians through different solutions to rectify issues. \n\u2022\tManage production material at Chandler test facility. Responsible for issuing material for test based on customer backlog quantities scheduled and product yield. Key stakeholder in shipping over 1.6Mu through the Chandler test facility in 2010. Operations Product Planner Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tExperienced in issuing Engineering and Test Process Orders (EPO/TPO) to move products through test floor environment. Steps include testing, laser mark, bake, pack and shipment of units. Expert in executing product qualification (QUAL) flows, which required functional testing and outsourced stress tests. \n\u2022\tProficient in keeping track of test floor workloads whether running production, generating samples, collecting data or executing QUAL testing. Job requires being able to allocate test floor resources (equipment) to produce maximum output 7 days a week. \n\u2022\tLead contact from operations team if any issues occur during test. Responsible for making decisions when issues arise during off-shift production time. Able to guide technicians through different solutions to rectify issues. \n\u2022\tManage production material at Chandler test facility. Responsible for issuing material for test based on customer backlog quantities scheduled and product yield. Key stakeholder in shipping over 1.6Mu through the Chandler test facility in 2010. Product Line Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tResponsible for generating Engineering Build Request Forms (EBRFs) for customer samples, production, QUAL and skew units. Job requires knowing product information such as substrates (unit packaging) used, wafer die quantities and amount of units needed by internal and external customers. \n\u2022\tSupport delivery of customer specific units for evaluation purposes. Involves determining skew corner and analyzing data to provide the appropriate 'Edge' units to key customers. Product Line Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tResponsible for generating Engineering Build Request Forms (EBRFs) for customer samples, production, QUAL and skew units. Job requires knowing product information such as substrates (unit packaging) used, wafer die quantities and amount of units needed by internal and external customers. \n\u2022\tSupport delivery of customer specific units for evaluation purposes. Involves determining skew corner and analyzing data to provide the appropriate 'Edge' units to key customers. Failure Analysis & Customer Return PE Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tManage engineers in testing and debugging FACR units to assist in closing customer issues. Job sometimes requires defining and implementing appropriate tests to screen customer rejects. \n\u2022\tProvide test data to Quality Assurance engineer to assist with defining adequate resolution to customer issue. Involves interacting with other internal groups to address and resolve the problem. \n\u2022\tTrain operations technicians on how to test FACR units and report key findings to appropriate stakeholders. Failure Analysis & Customer Return PE Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tManage engineers in testing and debugging FACR units to assist in closing customer issues. Job sometimes requires defining and implementing appropriate tests to screen customer rejects. \n\u2022\tProvide test data to Quality Assurance engineer to assist with defining adequate resolution to customer issue. Involves interacting with other internal groups to address and resolve the problem. \n\u2022\tTrain operations technicians on how to test FACR units and report key findings to appropriate stakeholders. Product Development Engineer Intel Corporation June 1998  \u2013  December 2006  (8 years 7 months) Chandler, AZ \u2022\tDeveloped Product Engineering skills through Schlumberger 9000 program development, scan pattern generation and debug, test time reduction and functional test writing (ARM assembly language). Worked on key products from pre-to-post silicon development \n\u2022\tLead a team of 7 individuals (4 in Chandler, 3 in Folsom) in Verilog-to-ARM assembly language functional test conversion. Spearheaded weekly meeting to address issues and track progress. Effectively maintained tracking spreadsheet of conversion progress. Planned and directed individual test writing depending on employee bandwidth and test writing expertise. \n\u2022\tDesignated Product Development group ChangeABLE lead. Responsible for tracking and logging weekly PE task progress. Kept detailed data on tasks per week, number of tasks completed, and remaining tasks. \n\u2022\tProduct Development Design for Test (DFT) lead which involved writing test content to validate DFT blocks and running weekly meeting between Product and Design Engineers. Implemented a pattern generation matrix as a checklist for completing tasks. Provided meeting minutes to DFT meeting participants updating latest silicon developments. Product Development Engineer Intel Corporation June 1998  \u2013  December 2006  (8 years 7 months) Chandler, AZ \u2022\tDeveloped Product Engineering skills through Schlumberger 9000 program development, scan pattern generation and debug, test time reduction and functional test writing (ARM assembly language). Worked on key products from pre-to-post silicon development \n\u2022\tLead a team of 7 individuals (4 in Chandler, 3 in Folsom) in Verilog-to-ARM assembly language functional test conversion. Spearheaded weekly meeting to address issues and track progress. Effectively maintained tracking spreadsheet of conversion progress. Planned and directed individual test writing depending on employee bandwidth and test writing expertise. \n\u2022\tDesignated Product Development group ChangeABLE lead. Responsible for tracking and logging weekly PE task progress. Kept detailed data on tasks per week, number of tasks completed, and remaining tasks. \n\u2022\tProduct Development Design for Test (DFT) lead which involved writing test content to validate DFT blocks and running weekly meeting between Product and Design Engineers. Implemented a pattern generation matrix as a checklist for completing tasks. Provided meeting minutes to DFT meeting participants updating latest silicon developments. Skills Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Skills  Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Education University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers ", "Experience Senior Product Development Engineer Intel Corporation May 2004  \u2013 Present (11 years 4 months) Responsibilities include:-  \n\uf076\tDeveloping and deploying test programs for production testing of CPUs on customer configuration boards. \n\uf076\tQualifying new products by maintaining platform yield & retest rates; and ensuring product meets established quality levels by owning platform defects per million (DPM).  \n\uf076\tPerforming Pre Silicon Validation of legacy interfaces of Low Power on Intel Architecture CPUs. \n\uf076\tEnabling Gen3 PCIE test contents for server board-level testing \n\uf076\tDiagnosing and debugging board level issues encountered on platform test boards and validation boards. \n \nManaged a team of 4 unit integrity specialists, responsible to oversee high value inventory (HVI) and high value engineering (HVE) related factory activities- such as inventory auditing and safekeeping, in line with Intel Finance Audit guidelines. \n \nAGILE/LEAN methodology: Scrum Master for the component debug team.  \n \nAlso responsible for defining test specifications, developing test contents; coaching junior engineers and working with customers to resolve technical issues. Senior Product Development Engineer Intel Corporation May 2004  \u2013 Present (11 years 4 months) Responsibilities include:-  \n\uf076\tDeveloping and deploying test programs for production testing of CPUs on customer configuration boards. \n\uf076\tQualifying new products by maintaining platform yield & retest rates; and ensuring product meets established quality levels by owning platform defects per million (DPM).  \n\uf076\tPerforming Pre Silicon Validation of legacy interfaces of Low Power on Intel Architecture CPUs. \n\uf076\tEnabling Gen3 PCIE test contents for server board-level testing \n\uf076\tDiagnosing and debugging board level issues encountered on platform test boards and validation boards. \n \nManaged a team of 4 unit integrity specialists, responsible to oversee high value inventory (HVI) and high value engineering (HVE) related factory activities- such as inventory auditing and safekeeping, in line with Intel Finance Audit guidelines. \n \nAGILE/LEAN methodology: Scrum Master for the component debug team.  \n \nAlso responsible for defining test specifications, developing test contents; coaching junior engineers and working with customers to resolve technical issues. Senior Product Development Engineer Intel Corporation May 2004  \u2013 Present (11 years 4 months) Responsibilities include:-  \n\uf076\tDeveloping and deploying test programs for production testing of CPUs on customer configuration boards. \n\uf076\tQualifying new products by maintaining platform yield & retest rates; and ensuring product meets established quality levels by owning platform defects per million (DPM).  \n\uf076\tPerforming Pre Silicon Validation of legacy interfaces of Low Power on Intel Architecture CPUs. \n\uf076\tEnabling Gen3 PCIE test contents for server board-level testing \n\uf076\tDiagnosing and debugging board level issues encountered on platform test boards and validation boards. \n \nManaged a team of 4 unit integrity specialists, responsible to oversee high value inventory (HVI) and high value engineering (HVE) related factory activities- such as inventory auditing and safekeeping, in line with Intel Finance Audit guidelines. \n \nAGILE/LEAN methodology: Scrum Master for the component debug team.  \n \nAlso responsible for defining test specifications, developing test contents; coaching junior engineers and working with customers to resolve technical issues. Skills Debugging Code Test Planning Test Management Lean Tools Lean Management Processors PCIe Silicon Validation Scrum Project Management Software Perl Script Python Visual Basic 5.0/6.0 Manufacturing Lean Manufacturing Debugging Testing See 3+ \u00a0 \u00a0 See less Skills  Debugging Code Test Planning Test Management Lean Tools Lean Management Processors PCIe Silicon Validation Scrum Project Management Software Perl Script Python Visual Basic 5.0/6.0 Manufacturing Lean Manufacturing Debugging Testing See 3+ \u00a0 \u00a0 See less Debugging Code Test Planning Test Management Lean Tools Lean Management Processors PCIe Silicon Validation Scrum Project Management Software Perl Script Python Visual Basic 5.0/6.0 Manufacturing Lean Manufacturing Debugging Testing See 3+ \u00a0 \u00a0 See less Debugging Code Test Planning Test Management Lean Tools Lean Management Processors PCIe Silicon Validation Scrum Project Management Software Perl Script Python Visual Basic 5.0/6.0 Manufacturing Lean Manufacturing Debugging Testing See 3+ \u00a0 \u00a0 See less Education Liverpool John Moores University Bachelor of Engineering (BEng),  Electronics and Control Systems , 1st Class Liverpool John Moores University Bachelor of Engineering (BEng),  Electronics and Control Systems , 1st Class Liverpool John Moores University Bachelor of Engineering (BEng),  Electronics and Control Systems , 1st Class Liverpool John Moores University Bachelor of Engineering (BEng),  Electronics and Control Systems , 1st Class ", "Experience Senior Product Development Engineer Intel Corporation September 2005  \u2013 Present (10 years) Penang, Malaysia Senior Product Development Engineer Intel Corporation September 2005  \u2013 Present (10 years) Penang, Malaysia Senior Product Development Engineer Intel Corporation September 2005  \u2013 Present (10 years) Penang, Malaysia Skills DFT SoC Debugging RTL Verification Product Development Functional Testing Silicon Validation Verilog Skills  DFT SoC Debugging RTL Verification Product Development Functional Testing Silicon Validation Verilog DFT SoC Debugging RTL Verification Product Development Functional Testing Silicon Validation Verilog DFT SoC Debugging RTL Verification Product Development Functional Testing Silicon Validation Verilog Education Universiti Teknologi Malaysia Master of Engineering (M.Eng.),  Electrical - Computer & Microelectronic System , First Class Honours 2008  \u2013 2010 Universiti Teknologi Malaysia Master of Engineering (M.Eng.),  Electrical - Computer & Microelectronic System , First Class Honours 2008  \u2013 2010 Universiti Teknologi Malaysia Master of Engineering (M.Eng.),  Electrical - Computer & Microelectronic System , First Class Honours 2008  \u2013 2010 Universiti Teknologi Malaysia Master of Engineering (M.Eng.),  Electrical - Computer & Microelectronic System , First Class Honours 2008  \u2013 2010 "]}