<?xml version="1.0" encoding="UTF-8"?><device xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1.0.xsd" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.0"><name>ESP32C3</name><version>1.0</version><width>32</width><cpu><name>RISC-V RV32IMC single-core</name><revision>1</revision><endian>little</endian><mpuPresent>false</mpuPresent><fpuPresent>true</fpuPresent><nvicPrioBits>3</nvicPrioBits><vendorSystickConfig>false</vendorSystickConfig></cpu><peripherals><peripheral><name>AES</name><baseAddress>0x6003a000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>AES_XTS</name><baseAddress>0x600cc000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>APB_CTRL</name><baseAddress>0x60026000</baseAddress><addressBlock><offset>0</offset><size>0x00000500</size><usage>registers</usage></addressBlock><registers><register><name>APB_CTRL_SYSCLK_CONF</name><addressOffset>0x0</addressOffset><description>APB_CTRL_SYSCLK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_RST_TICK_CNT</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK_320M_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PRE_DIV_CNT</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_TICK_CONF</name><addressOffset>0x4</addressOffset><description>APB_CTRL_TICK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_TICK_ENABLE</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CK8M_TICK_NUM</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>APB_CTRL_XTAL_TICK_NUM</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_CLK_OUT_EN</name><addressOffset>0x8</addressOffset><description>APB_CTRL_CLK_OUT_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_CLK_XTAL_OEN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK40X_BB_OEN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK_DAC_CPU_OEN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK_ADC_INF_OEN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK_320M_OEN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK160_OEN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK80_OEN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK_BB_OEN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK44_OEN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK22_OEN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_CLK20_OEN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_WIFI_BB_CFG</name><addressOffset>0xc</addressOffset><description>APB_CTRL_WIFI_BB_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_WIFI_BB_CFG</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_WIFI_BB_CFG_2</name><addressOffset>0x10</addressOffset><description>APB_CTRL_WIFI_BB_CFG_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_WIFI_BB_CFG_2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_WIFI_CLK_EN</name><addressOffset>0x14</addressOffset><description>APB_CTRL_WIFI_CLK_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_WIFI_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_WIFI_RST_EN</name><addressOffset>0x18</addressOffset><description>APB_CTRL_WIFI_RST_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_WIFI_RST</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_HOST_INF_SEL</name><addressOffset>0x1c</addressOffset><description>APB_CTRL_HOST_INF_SEL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_PERI_IO_SWAP</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_EXT_MEM_PMS_LOCK</name><addressOffset>0x20</addressOffset><description>APB_CTRL_EXT_MEM_PMS_LOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_EXT_MEM_PMS_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE0_ATTR</name><addressOffset>0x28</addressOffset><description>APB_CTRL_FLASH_ACE0_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE0_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE1_ATTR</name><addressOffset>0x2c</addressOffset><description>APB_CTRL_FLASH_ACE1_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE1_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE2_ATTR</name><addressOffset>0x30</addressOffset><description>APB_CTRL_FLASH_ACE2_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE2_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE3_ATTR</name><addressOffset>0x34</addressOffset><description>APB_CTRL_FLASH_ACE3_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE3_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE0_ADDR</name><addressOffset>0x38</addressOffset><description>APB_CTRL_FLASH_ACE0_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE0_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE1_ADDR</name><addressOffset>0x3c</addressOffset><description>APB_CTRL_FLASH_ACE1_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE1_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE2_ADDR</name><addressOffset>0x40</addressOffset><description>APB_CTRL_FLASH_ACE2_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE2_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE3_ADDR</name><addressOffset>0x44</addressOffset><description>APB_CTRL_FLASH_ACE3_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE3_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE0_SIZE</name><addressOffset>0x48</addressOffset><description>APB_CTRL_FLASH_ACE0_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE0_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE1_SIZE</name><addressOffset>0x4c</addressOffset><description>APB_CTRL_FLASH_ACE1_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE1_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE2_SIZE</name><addressOffset>0x50</addressOffset><description>APB_CTRL_FLASH_ACE2_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE2_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FLASH_ACE3_SIZE</name><addressOffset>0x54</addressOffset><description>APB_CTRL_FLASH_ACE3_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_FLASH_ACE3_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_SPI_MEM_PMS_CTRL</name><addressOffset>0x88</addressOffset><description>APB_CTRL_SPI_MEM_PMS_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_SPI_MEM_REJECT_CDE</name><bitOffset>2</bitOffset><bitWidth>5</bitWidth><access>read-only</access></field><field><name>APB_CTRL_SPI_MEM_REJECT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_CTRL_SPI_MEM_REJECT_INT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>APB_CTRL_SPI_MEM_REJECT_ADDR</name><addressOffset>0x8c</addressOffset><description>APB_CTRL_SPI_MEM_REJECT_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_SPI_MEM_REJECT_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>APB_CTRL_SDIO_CTRL</name><addressOffset>0x90</addressOffset><description>APB_CTRL_SDIO_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_SDIO_WIN_ACCESS_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_REDCY_SIG0</name><addressOffset>0x94</addressOffset><description>APB_CTRL_REDCY_SIG0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_REDCY_ANDOR</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_CTRL_REDCY_SIG0</name><bitOffset>0</bitOffset><bitWidth>31</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_REDCY_SIG1</name><addressOffset>0x98</addressOffset><description>APB_CTRL_REDCY_SIG1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_REDCY_NANDOR</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_CTRL_REDCY_SIG1</name><bitOffset>0</bitOffset><bitWidth>31</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_FRONT_END_MEM_PD</name><addressOffset>0x9c</addressOffset><description>APB_CTRL_FRONT_END_MEM_PD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_DC_MEM_FORCE_PD</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_DC_MEM_FORCE_PU</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PBUS_MEM_FORCE_PD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PBUS_MEM_FORCE_PU</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_AGC_MEM_FORCE_PD</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_AGC_MEM_FORCE_PU</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_RETENTION_CTRL</name><addressOffset>0xa0</addressOffset><description>APB_CTRL_RETENTION_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_NOBYPASS_CPU_ISO_RST</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_RETENTION_LINK_ADDR</name><bitOffset>0</bitOffset><bitWidth>27</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_CLKGATE_FORCE_ON</name><addressOffset>0xa4</addressOffset><description>APB_CTRL_CLKGATE_FORCE_ON</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_SRAM_CLKGATE_FORCE_ON</name><bitOffset>2</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>APB_CTRL_ROM_CLKGATE_FORCE_ON</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_MEM_POWER_DOWN</name><addressOffset>0xa8</addressOffset><description>APB_CTRL_MEM_POWER_DOWN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_SRAM_POWER_DOWN</name><bitOffset>2</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>APB_CTRL_ROM_POWER_DOWN</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_MEM_POWER_UP</name><addressOffset>0xac</addressOffset><description>APB_CTRL_MEM_POWER_UP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_SRAM_POWER_UP</name><bitOffset>2</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>APB_CTRL_ROM_POWER_UP</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_RND_DATA</name><addressOffset>0xb0</addressOffset><description>APB_CTRL_RND_DATA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_RND_DATA</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>APB_CTRL_PERI_BACKUP_CONFIG</name><addressOffset>0xb4</addressOffset><description>APB_CTRL_PERI_BACKUP_CONFIG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_PERI_BACKUP_ENA</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PERI_BACKUP_TO_MEM</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PERI_BACKUP_START</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_CTRL_PERI_BACKUP_SIZE</name><bitOffset>19</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PERI_BACKUP_TOUT_THRES</name><bitOffset>9</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PERI_BACKUP_BURST_LIMIT</name><bitOffset>4</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PERI_BACKUP_FLOW_ERR</name><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field></fields></register><register><name>APB_CTRL_PERI_BACKUP_APB_ADDR</name><addressOffset>0xb8</addressOffset><description>APB_CTRL_PERI_BACKUP_APB_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_BACKUP_APB_START_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_PERI_BACKUP_MEM_ADDR</name><addressOffset>0xbc</addressOffset><description>APB_CTRL_PERI_BACKUP_MEM_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_BACKUP_MEM_START_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_PERI_BACKUP_INT_RAW</name><addressOffset>0xc0</addressOffset><description>APB_CTRL_PERI_BACKUP_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_PERI_BACKUP_ERR_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_CTRL_PERI_BACKUP_DONE_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>APB_CTRL_PERI_BACKUP_INT_ST</name><addressOffset>0xc4</addressOffset><description>APB_CTRL_PERI_BACKUP_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_PERI_BACKUP_ERR_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_CTRL_PERI_BACKUP_DONE_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>APB_CTRL_PERI_BACKUP_INT_ENA</name><addressOffset>0xc8</addressOffset><description>APB_CTRL_PERI_BACKUP_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_PERI_BACKUP_ERR_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_CTRL_PERI_BACKUP_DONE_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_CTRL_PERI_BACKUP_INT_CLR</name><addressOffset>0xd0</addressOffset><description>APB_CTRL_PERI_BACKUP_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_PERI_BACKUP_ERR_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_CTRL_PERI_BACKUP_DONE_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>APB_CTRL_DATE</name><addressOffset>0x3fc</addressOffset><description>APB_CTRL_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_CTRL_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>APB_SARADC</name><baseAddress>0x60040000</baseAddress><addressBlock><offset>0</offset><size>0x00000340</size><usage>registers</usage></addressBlock><registers><register><name>APB_SARADC_CTRL</name><addressOffset>0x0</addressOffset><description>APB_SARADC_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_WAIT_ARB_CYCLE</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>APB_SARADC_XPD_SAR_FORCE</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>APB_SARADC_SAR_PATT_P_CLEAR</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_SAR_PATT_LEN</name><bitOffset>15</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>APB_SARADC_SAR_CLK_DIV</name><bitOffset>7</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>APB_SARADC_SAR_CLK_GATED</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_START</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_START_FORCE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_CTRL2</name><addressOffset>0x4</addressOffset><description>APB_SARADC_CTRL2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_TIMER_EN</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_TIMER_TARGET</name><bitOffset>12</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field><field><name>APB_SARADC_SAR2_INV</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_SAR1_INV</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_MAX_MEAS_NUM</name><bitOffset>1</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>APB_SARADC_MEAS_NUM_LIMIT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_FILTER_CTRL1</name><addressOffset>0x8</addressOffset><description>APB_SARADC_FILTER_CTRL1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_FILTER_FACTOR0</name><bitOffset>29</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>APB_SARADC_FILTER_FACTOR1</name><bitOffset>26</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_FSM_WAIT</name><addressOffset>0xc</addressOffset><description>APB_SARADC_FSM_WAIT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_STANDBY_WAIT</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>APB_SARADC_RSTB_WAIT</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>APB_SARADC_XPD_WAIT</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_SAR1_STATUS</name><addressOffset>0x10</addressOffset><description>APB_SARADC_SAR1_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_SAR1_STATUS</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>APB_SARADC_SAR2_STATUS</name><addressOffset>0x14</addressOffset><description>APB_SARADC_SAR2_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_SAR2_STATUS</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>APB_SARADC_SAR_PATT_TAB1</name><addressOffset>0x18</addressOffset><description>APB_SARADC_SAR_PATT_TAB1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_SAR_PATT_TAB1</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_SAR_PATT_TAB2</name><addressOffset>0x1c</addressOffset><description>APB_SARADC_SAR_PATT_TAB2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_SAR_PATT_TAB2</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_ONETIME_SAMPLE</name><addressOffset>0x20</addressOffset><description>APB_SARADC_ONETIME_SAMPLE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC1_ONETIME_SAMPLE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC2_ONETIME_SAMPLE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ONETIME_START</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ONETIME_CHANNEL</name><bitOffset>25</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ONETIME_ATTEN</name><bitOffset>23</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_APB_ADC_ARB_CTRL</name><addressOffset>0x24</addressOffset><description>APB_SARADC_APB_ADC_ARB_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_ADC_ARB_FIX_PRIORITY</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC_ARB_WIFI_PRIORITY</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC_ARB_RTC_PRIORITY</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC_ARB_APB_PRIORITY</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC_ARB_GRANT_FORCE</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC_ARB_WIFI_FORCE</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC_ARB_RTC_FORCE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC_ARB_APB_FORCE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_FILTER_CTRL0</name><addressOffset>0x28</addressOffset><description>APB_SARADC_FILTER_CTRL0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_FILTER_RESET</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_FILTER_CHANNEL0</name><bitOffset>22</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>APB_SARADC_FILTER_CHANNEL1</name><bitOffset>18</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_1_DATA_STATUS</name><addressOffset>0x2c</addressOffset><description>APB_SARADC_1_DATA_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_ADC1_DATA</name><bitOffset>0</bitOffset><bitWidth>17</bitWidth><access>read-only</access></field></fields></register><register><name>APB_SARADC_2_DATA_STATUS</name><addressOffset>0x30</addressOffset><description>APB_SARADC_2_DATA_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_ADC2_DATA</name><bitOffset>0</bitOffset><bitWidth>17</bitWidth><access>read-only</access></field></fields></register><register><name>APB_SARADC_THRES0_CTRL</name><addressOffset>0x34</addressOffset><description>APB_SARADC_THRES0_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_THRES0_LOW</name><bitOffset>18</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES0_HIGH</name><bitOffset>5</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES0_CHANNEL</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_THRES1_CTRL</name><addressOffset>0x38</addressOffset><description>APB_SARADC_THRES1_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_THRES1_LOW</name><bitOffset>18</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES1_HIGH</name><bitOffset>5</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES1_CHANNEL</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_THRES_CTRL</name><addressOffset>0x3c</addressOffset><description>APB_SARADC_THRES_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_THRES0_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES1_EN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_INT_ENA</name><addressOffset>0x40</addressOffset><description>APB_SARADC_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_ADC1_DONE_INT_ENA</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_ADC2_DONE_INT_ENA</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES0_HIGH_INT_ENA</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES1_HIGH_INT_ENA</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES0_LOW_INT_ENA</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_THRES1_LOW_INT_ENA</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_INT_RAW</name><addressOffset>0x44</addressOffset><description>APB_SARADC_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_ADC1_DONE_INT_RAW</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_ADC2_DONE_INT_RAW</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES0_HIGH_INT_RAW</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES1_HIGH_INT_RAW</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES0_LOW_INT_RAW</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES1_LOW_INT_RAW</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>APB_SARADC_INT_ST</name><addressOffset>0x48</addressOffset><description>APB_SARADC_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_ADC1_DONE_INT_ST</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_ADC2_DONE_INT_ST</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES0_HIGH_INT_ST</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES1_HIGH_INT_ST</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES0_LOW_INT_ST</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>APB_SARADC_THRES1_LOW_INT_ST</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>APB_SARADC_INT_CLR</name><addressOffset>0x4c</addressOffset><description>APB_SARADC_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_ADC1_DONE_INT_CLR</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_SARADC_ADC2_DONE_INT_CLR</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_SARADC_THRES0_HIGH_INT_CLR</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_SARADC_THRES1_HIGH_INT_CLR</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_SARADC_THRES0_LOW_INT_CLR</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>APB_SARADC_THRES1_LOW_INT_CLR</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>APB_SARADC_DMA_CONF</name><addressOffset>0x50</addressOffset><description>APB_SARADC_DMA_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_APB_ADC_TRANS</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_APB_ADC_RESET_FSM</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_APB_ADC_EOF_NUM</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_APB_ADC_CLKM_CONF</name><addressOffset>0x54</addressOffset><description>APB_SARADC_APB_ADC_CLKM_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_CLK_SEL</name><bitOffset>21</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>APB_SARADC_CLK_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_CLKM_DIV_A</name><bitOffset>14</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>APB_SARADC_CLKM_DIV_B</name><bitOffset>8</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>APB_SARADC_CLKM_DIV_NUM</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_APB_TSENS_CTRL</name><addressOffset>0x58</addressOffset><description>APB_SARADC_APB_TSENS_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_TSENS_PU</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_TSENS_CLK_DIV</name><bitOffset>14</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>APB_SARADC_TSENS_IN_INV</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_TSENS_OUT</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field></fields></register><register><name>APB_SARADC_APB_TSENS_CTRL2</name><addressOffset>0x5c</addressOffset><description>APB_SARADC_APB_TSENS_CTRL2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_TSENS_CLK_SEL</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_TSENS_CLK_INV</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>APB_SARADC_TSENS_XPD_FORCE</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>APB_SARADC_TSENS_XPD_WAIT</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_CALI</name><addressOffset>0x60</addressOffset><description>APB_SARADC_CALI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_CALI_CFG</name><bitOffset>0</bitOffset><bitWidth>17</bitWidth><access>read-write</access></field></fields></register><register><name>APB_SARADC_APB_CTRL_DATE</name><addressOffset>0x3fc</addressOffset><description>APB_SARADC_APB_CTRL_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>APB_SARADC_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>ASSIST_DEBUG</name><baseAddress>0x600ce000</baseAddress><addressBlock><offset>0</offset><size>0x00000500</size><usage>registers</usage></addressBlock><registers><register><name>ASSIST_DEBUG_CORE_0_INTR_ENA</name><addressOffset>0x0</addressOffset><description>ASSIST_DEBUG_CORE_0_INTR_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_INTR_RAW</name><addressOffset>0x4</addressOffset><description>ASSIST_DEBUG_CORE_0_INTR_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_INTR_RLS</name><addressOffset>0x8</addressOffset><description>ASSIST_DEBUG_CORE_0_INTR_RLS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_INTR_CLR</name><addressOffset>0xc</addressOffset><description>ASSIST_DEBUG_CORE_0_INTR_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN</name><addressOffset>0x10</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX</name><addressOffset>0x14</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN</name><addressOffset>0x18</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX</name><addressOffset>0x1c</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN</name><addressOffset>0x20</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX</name><addressOffset>0x24</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN</name><addressOffset>0x28</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX</name><addressOffset>0x2c</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_PC</name><addressOffset>0x30</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_PC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_PC</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_AREA_SP</name><addressOffset>0x34</addressOffset><description>ASSIST_DEBUG_CORE_0_AREA_SP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_AREA_SP</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_SP_MIN</name><addressOffset>0x38</addressOffset><description>ASSIST_DEBUG_CORE_0_SP_MIN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_SP_MIN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_SP_MAX</name><addressOffset>0x3c</addressOffset><description>ASSIST_DEBUG_CORE_0_SP_MAX</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_SP_MAX</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_SP_PC</name><addressOffset>0x40</addressOffset><description>ASSIST_DEBUG_CORE_0_SP_PC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_SP_PC</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_RCD_EN</name><addressOffset>0x44</addressOffset><description>ASSIST_DEBUG_CORE_0_RCD_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_CORE_0_RCD_RECORDEN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC</name><addressOffset>0x48</addressOffset><description>ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP</name><addressOffset>0x4c</addressOffset><description>ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_0</name><addressOffset>0x50</addressOffset><description>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1</name><addressOffset>0x54</addressOffset><description>ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0</name><addressOffset>0x58</addressOffset><description>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0</name><bitOffset>25</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1</name><addressOffset>0x5c</addressOffset><description>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_2</name><addressOffset>0x60</addressOffset><description>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1</name><bitOffset>25</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3</name><addressOffset>0x64</addressOffset><description>ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0</name><addressOffset>0x68</addressOffset><description>ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1</name><addressOffset>0x6c</addressOffset><description>ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_SETTING</name><addressOffset>0x70</addressOffset><description>ASSIST_DEBUG_LOG_SETTING</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_MEM_LOOP_ENABLE</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_LOG_MODE</name><bitOffset>3</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_LOG_ENA</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_DATA_0</name><addressOffset>0x74</addressOffset><description>ASSIST_DEBUG_LOG_DATA_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_DATA_0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_DATA_MASK</name><addressOffset>0x78</addressOffset><description>ASSIST_DEBUG_LOG_DATA_MASK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_DATA_SIZE</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_MIN</name><addressOffset>0x7c</addressOffset><description>ASSIST_DEBUG_LOG_MIN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_MIN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_MAX</name><addressOffset>0x80</addressOffset><description>ASSIST_DEBUG_LOG_MAX</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_MAX</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_MEM_START</name><addressOffset>0x84</addressOffset><description>ASSIST_DEBUG_LOG_MEM_START</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_MEM_START</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_MEM_END</name><addressOffset>0x88</addressOffset><description>ASSIST_DEBUG_LOG_MEM_END</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_MEM_END</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_MEM_WRITING_ADDR</name><addressOffset>0x8c</addressOffset><description>ASSIST_DEBUG_LOG_MEM_WRITING_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_LOG_MEM_WRITING_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_LOG_MEM_FULL_FLAG</name><addressOffset>0x90</addressOffset><description>ASSIST_DEBUG_LOG_MEM_FULL_FLAG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CLR_LOG_MEM_FULL_FLAG</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ASSIST_DEBUG_LOG_MEM_FULL_FLAG</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION</name><addressOffset>0x94</addressOffset><description>ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_C0RE_0_DEBUG_MODE</name><addressOffset>0x98</addressOffset><description>ASSIST_DEBUG_C0RE_0_DEBUG_MODE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>ASSIST_DEBUG_CORE_0_DEBUG_MODE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>ASSIST_DEBUG_DATE</name><addressOffset>0x1fc</addressOffset><description>ASSIST_DEBUG_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>ASSIST_DEBUG_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>BB</name><baseAddress>0x6001d000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>DEDICATED_GPIO</name><baseAddress>0x600cf000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>DIGITAL_SIGNATURE</name><baseAddress>0x6003d000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>DMA_COPY</name><baseAddress>0x600c3000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>EFUSE</name><baseAddress>0x60008800</baseAddress><addressBlock><offset>0</offset><size>0x00000e60</size><usage>registers</usage></addressBlock><registers><register><name>EFUSE_PGM_DATA0</name><addressOffset>0x0</addressOffset><description>EFUSE_PGM_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_WR_DIS</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_DATA1</name><addressOffset>0x4</addressOffset><description>EFUSE_PGM_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_POWER_GLITCH_DSENSE</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EFUSE_POWERGLITCH_EN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_BTLC_GPIO_ENABLE</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EFUSE_VDD_SPI_AS_GPIO</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_USB_EXCHG_PINS</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_USB_DREFL</name><bitOffset>23</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EFUSE_USB_DREFH</name><bitOffset>21</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_PAD_JTAG</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_SOFT_DIS_JTAG</name><bitOffset>16</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>EFUSE_JTAG_SEL_ENABLE</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_TWAI</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_RPT4_RESERVED6_ERR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_FORCE_DOWNLOAD</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_USB_DEVICE</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_DOWNLOAD_ICACHE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_USB_JTAG</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_ICACHE</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_RTC_RAM_BOOT</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_RD_DIS</name><bitOffset>0</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_DATA2</name><addressOffset>0x8</addressOffset><description>EFUSE_PGM_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY_PURPOSE_1</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EFUSE_KEY_PURPOSE_0</name><bitOffset>24</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE2</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE1</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE0</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_SPI_BOOT_CRYPT_CNT</name><bitOffset>18</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>EFUSE_WAT_DELAY_SEL</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EFUSE_RPT4_RESERVED2</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_PGM_DATA3</name><addressOffset>0xc</addressOffset><description>EFUSE_PGM_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_FLASH_TPUW</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EFUSE_RPT4_RESERVED0</name><bitOffset>22</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_SECURE_BOOT_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_RPT4_RESERVED3</name><bitOffset>16</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_5</name><bitOffset>12</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EFUSE_KEY_PURPOSE_4</name><bitOffset>8</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EFUSE_KEY_PURPOSE_3</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EFUSE_KEY_PURPOSE_2</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_DATA4</name><addressOffset>0x10</addressOffset><description>EFUSE_PGM_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_RPT4_RESERVED1</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_VERSION</name><bitOffset>14</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>EFUSE_FORCE_SEND_RESUME</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_FLASH_ECC_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_FLASH_PAGE_SIZE</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EFUSE_FLASH_TYPE</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_PIN_POWER_SELECTION</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_UART_PRINT_CONTROL</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EFUSE_ENABLE_SECURITY_DOWNLOAD</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_USB_DOWNLOAD_MODE</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_FLASH_ECC_MODE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_UART_PRINT_CHANNEL</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_LEGACY_SPI_BOOT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DIS_DOWNLOAD_MODE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_DATA5</name><addressOffset>0x14</addressOffset><description>EFUSE_PGM_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_RPT4_RESERVED4</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_PGM_DATA6</name><addressOffset>0x18</addressOffset><description>EFUSE_PGM_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_DATA_6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_DATA7</name><addressOffset>0x1c</addressOffset><description>EFUSE_PGM_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_DATA_7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_CHECK_VALUE0</name><addressOffset>0x20</addressOffset><description>EFUSE_PGM_CHECK_VALUE0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_RS_DATA_0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_CHECK_VALUE1</name><addressOffset>0x24</addressOffset><description>EFUSE_PGM_CHECK_VALUE1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_RS_DATA_1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_PGM_CHECK_VALUE2</name><addressOffset>0x28</addressOffset><description>EFUSE_PGM_CHECK_VALUE2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_RS_DATA_2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_RD_WR_DIS</name><addressOffset>0x2c</addressOffset><description>EFUSE_RD_WR_DIS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_WR_DIS</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_DATA0</name><addressOffset>0x30</addressOffset><description>EFUSE_RD_REPEAT_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_POWER_GLITCH_DSENSE</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_POWERGLITCH_EN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_BTLC_GPIO_ENABLE</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_VDD_SPI_AS_GPIO</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_USB_EXCHG_PINS</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_USB_DREFL</name><bitOffset>23</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_USB_DREFH</name><bitOffset>21</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_PAD_JTAG</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SOFT_DIS_JTAG</name><bitOffset>16</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_JTAG_SEL_ENABLE</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_TWAI</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED6</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_FORCE_DOWNLOAD</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_USB_DEVICE</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_DOWNLOAD_ICACHE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_USB_JTAG</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_ICACHE</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_RTC_RAM_BOOT</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_RD_DIS</name><bitOffset>0</bitOffset><bitWidth>7</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_DATA1</name><addressOffset>0x34</addressOffset><description>EFUSE_RD_REPEAT_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY_PURPOSE_1</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_0</name><bitOffset>24</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE2</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE1</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE0</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SPI_BOOT_CRYPT_CNT</name><bitOffset>18</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_WDT_DELAY_SEL</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED2</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_DATA2</name><addressOffset>0x38</addressOffset><description>EFUSE_RD_REPEAT_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_FLASH_TPUW</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED0</name><bitOffset>22</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED3</name><bitOffset>16</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_5</name><bitOffset>12</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_4</name><bitOffset>8</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_3</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_2</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_DATA3</name><addressOffset>0x3c</addressOffset><description>EFUSE_RD_REPEAT_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_RPT4_RESERVED1</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_VERSION</name><bitOffset>14</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field><field><name>EFUSE_FORCE_SEND_RESUME</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_ECC_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_PAGE_SIZE</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_TYPE</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_PIN_POWER_SELECTION</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_UART_PRINT_CONTROL</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_ENABLE_SECURITY_DOWNLOAD</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_USB_DOWNLOAD_MODE</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_ECC_MODE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_UART_PRINT_CHANNEL</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_LEGACY_SPI_BOOT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_DOWNLOAD_MODE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_DATA4</name><addressOffset>0x40</addressOffset><description>EFUSE_RD_REPEAT_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_RPT4_RESERVED4</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_MAC_SPI_SYS_0</name><addressOffset>0x44</addressOffset><description>EFUSE_RD_MAC_SPI_SYS_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_MAC_0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_MAC_SPI_SYS_1</name><addressOffset>0x48</addressOffset><description>EFUSE_RD_MAC_SPI_SYS_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SPI_PAD_CONF_0</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field><field><name>EFUSE_MAC_1</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_MAC_SPI_SYS_2</name><addressOffset>0x4c</addressOffset><description>EFUSE_RD_MAC_SPI_SYS_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SPI_PAD_CONF_1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_MAC_SPI_SYS_3</name><addressOffset>0x50</addressOffset><description>EFUSE_RD_MAC_SPI_SYS_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART0_0</name><bitOffset>24</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field><field><name>EFUSE_PKG_VERSION</name><bitOffset>21</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_WAFER_VERSION</name><bitOffset>18</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_SPI_PAD_CONF_2</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_MAC_SPI_SYS_4</name><addressOffset>0x54</addressOffset><description>EFUSE_RD_MAC_SPI_SYS_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART0_1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_MAC_SPI_SYS_5</name><addressOffset>0x58</addressOffset><description>EFUSE_RD_MAC_SPI_SYS_5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART0_2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA0</name><addressOffset>0x5c</addressOffset><description>EFUSE_RD_SYS_PART1_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA1</name><addressOffset>0x60</addressOffset><description>EFUSE_RD_SYS_PART1_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA2</name><addressOffset>0x64</addressOffset><description>EFUSE_RD_SYS_PART1_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA3</name><addressOffset>0x68</addressOffset><description>EFUSE_RD_SYS_PART1_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA4</name><addressOffset>0x6c</addressOffset><description>EFUSE_RD_SYS_PART1_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA5</name><addressOffset>0x70</addressOffset><description>EFUSE_RD_SYS_PART1_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA6</name><addressOffset>0x74</addressOffset><description>EFUSE_RD_SYS_PART1_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART1_DATA7</name><addressOffset>0x78</addressOffset><description>EFUSE_RD_SYS_PART1_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART1_7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA0</name><addressOffset>0x7c</addressOffset><description>EFUSE_RD_USR_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA1</name><addressOffset>0x80</addressOffset><description>EFUSE_RD_USR_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA2</name><addressOffset>0x84</addressOffset><description>EFUSE_RD_USR_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA3</name><addressOffset>0x88</addressOffset><description>EFUSE_RD_USR_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA4</name><addressOffset>0x8c</addressOffset><description>EFUSE_RD_USR_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA5</name><addressOffset>0x90</addressOffset><description>EFUSE_RD_USR_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA6</name><addressOffset>0x94</addressOffset><description>EFUSE_RD_USR_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_USR_DATA7</name><addressOffset>0x98</addressOffset><description>EFUSE_RD_USR_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_USR_DATA7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA0</name><addressOffset>0x9c</addressOffset><description>EFUSE_RD_KEY0_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA1</name><addressOffset>0xa0</addressOffset><description>EFUSE_RD_KEY0_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA2</name><addressOffset>0xa4</addressOffset><description>EFUSE_RD_KEY0_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA3</name><addressOffset>0xa8</addressOffset><description>EFUSE_RD_KEY0_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA4</name><addressOffset>0xac</addressOffset><description>EFUSE_RD_KEY0_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA5</name><addressOffset>0xb0</addressOffset><description>EFUSE_RD_KEY0_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA6</name><addressOffset>0xb4</addressOffset><description>EFUSE_RD_KEY0_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY0_DATA7</name><addressOffset>0xb8</addressOffset><description>EFUSE_RD_KEY0_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY0_DATA7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA0</name><addressOffset>0xbc</addressOffset><description>EFUSE_RD_KEY1_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA1</name><addressOffset>0xc0</addressOffset><description>EFUSE_RD_KEY1_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA2</name><addressOffset>0xc4</addressOffset><description>EFUSE_RD_KEY1_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA3</name><addressOffset>0xc8</addressOffset><description>EFUSE_RD_KEY1_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA4</name><addressOffset>0xcc</addressOffset><description>EFUSE_RD_KEY1_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA5</name><addressOffset>0xd0</addressOffset><description>EFUSE_RD_KEY1_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA6</name><addressOffset>0xd4</addressOffset><description>EFUSE_RD_KEY1_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY1_DATA7</name><addressOffset>0xd8</addressOffset><description>EFUSE_RD_KEY1_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY1_DATA7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA0</name><addressOffset>0xdc</addressOffset><description>EFUSE_RD_KEY2_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA1</name><addressOffset>0xe0</addressOffset><description>EFUSE_RD_KEY2_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA2</name><addressOffset>0xe4</addressOffset><description>EFUSE_RD_KEY2_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA3</name><addressOffset>0xe8</addressOffset><description>EFUSE_RD_KEY2_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA4</name><addressOffset>0xec</addressOffset><description>EFUSE_RD_KEY2_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA5</name><addressOffset>0xf0</addressOffset><description>EFUSE_RD_KEY2_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA6</name><addressOffset>0xf4</addressOffset><description>EFUSE_RD_KEY2_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY2_DATA7</name><addressOffset>0xf8</addressOffset><description>EFUSE_RD_KEY2_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY2_DATA7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA0</name><addressOffset>0xfc</addressOffset><description>EFUSE_RD_KEY3_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA1</name><addressOffset>0x100</addressOffset><description>EFUSE_RD_KEY3_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA2</name><addressOffset>0x104</addressOffset><description>EFUSE_RD_KEY3_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA3</name><addressOffset>0x108</addressOffset><description>EFUSE_RD_KEY3_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA4</name><addressOffset>0x10c</addressOffset><description>EFUSE_RD_KEY3_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA5</name><addressOffset>0x110</addressOffset><description>EFUSE_RD_KEY3_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA6</name><addressOffset>0x114</addressOffset><description>EFUSE_RD_KEY3_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY3_DATA7</name><addressOffset>0x118</addressOffset><description>EFUSE_RD_KEY3_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY3_DATA7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA0</name><addressOffset>0x11c</addressOffset><description>EFUSE_RD_KEY4_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA1</name><addressOffset>0x120</addressOffset><description>EFUSE_RD_KEY4_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA2</name><addressOffset>0x124</addressOffset><description>EFUSE_RD_KEY4_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA3</name><addressOffset>0x128</addressOffset><description>EFUSE_RD_KEY4_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA4</name><addressOffset>0x12c</addressOffset><description>EFUSE_RD_KEY4_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA5</name><addressOffset>0x130</addressOffset><description>EFUSE_RD_KEY4_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA6</name><addressOffset>0x134</addressOffset><description>EFUSE_RD_KEY4_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY4_DATA7</name><addressOffset>0x138</addressOffset><description>EFUSE_RD_KEY4_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_DATA7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA0</name><addressOffset>0x13c</addressOffset><description>EFUSE_RD_KEY5_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA1</name><addressOffset>0x140</addressOffset><description>EFUSE_RD_KEY5_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA2</name><addressOffset>0x144</addressOffset><description>EFUSE_RD_KEY5_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA3</name><addressOffset>0x148</addressOffset><description>EFUSE_RD_KEY5_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA4</name><addressOffset>0x14c</addressOffset><description>EFUSE_RD_KEY5_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA5</name><addressOffset>0x150</addressOffset><description>EFUSE_RD_KEY5_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA6</name><addressOffset>0x154</addressOffset><description>EFUSE_RD_KEY5_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_KEY5_DATA7</name><addressOffset>0x158</addressOffset><description>EFUSE_RD_KEY5_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY5_DATA7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA0</name><addressOffset>0x15c</addressOffset><description>EFUSE_RD_SYS_PART2_DATA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA1</name><addressOffset>0x160</addressOffset><description>EFUSE_RD_SYS_PART2_DATA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA2</name><addressOffset>0x164</addressOffset><description>EFUSE_RD_SYS_PART2_DATA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA3</name><addressOffset>0x168</addressOffset><description>EFUSE_RD_SYS_PART2_DATA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA4</name><addressOffset>0x16c</addressOffset><description>EFUSE_RD_SYS_PART2_DATA4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA5</name><addressOffset>0x170</addressOffset><description>EFUSE_RD_SYS_PART2_DATA5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA6</name><addressOffset>0x174</addressOffset><description>EFUSE_RD_SYS_PART2_DATA6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_SYS_PART2_DATA7</name><addressOffset>0x178</addressOffset><description>EFUSE_RD_SYS_PART2_DATA7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_DATA_PART2_7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_ERR0</name><addressOffset>0x17c</addressOffset><description>EFUSE_RD_REPEAT_ERR0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_POWER_GLITCH_DSENSE_ERR</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_POWERGLITCH_EN_ERR</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_BTLC_GPIO_ENABLE_ERR</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_VDD_SPI_AS_GPIO_ERR</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_USB_EXCHG_PINS_ERR</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_USB_DREFL_ERR</name><bitOffset>23</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_USB_DREFH_ERR</name><bitOffset>21</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_PAD_JTAG_ERR</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SOFT_DIS_JTAG_ERR</name><bitOffset>16</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_JTAG_SEL_ENABLE_ERR</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_TWAI_ERR</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED6_ERR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_FORCE_DOWNLOAD_ERR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_USB_DEVICE_ERR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_DOWNLOAD_ICACHE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_USB_JTAG_ERR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_ICACHE_ERR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_RTC_RAM_BOOT_ERR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_RD_DIS_ERR</name><bitOffset>0</bitOffset><bitWidth>7</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_ERR1</name><addressOffset>0x180</addressOffset><description>EFUSE_RD_REPEAT_ERR1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY_PURPOSE_1_ERR</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_0_ERR</name><bitOffset>24</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SPI_BOOT_CRYPT_CNT_ERR</name><bitOffset>18</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_WDT_DELAY_SEL_ERR</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED2_ERR</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_ERR2</name><addressOffset>0x184</addressOffset><description>EFUSE_RD_REPEAT_ERR2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_FLASH_TPUW_ERR</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED0_ERR</name><bitOffset>22</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_BOOT_EN_ERR</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_RPT4_RESERVED3_ERR</name><bitOffset>16</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_5_ERR</name><bitOffset>12</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_4_ERR</name><bitOffset>8</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_3_ERR</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY_PURPOSE_2_ERR</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_ERR3</name><addressOffset>0x188</addressOffset><description>EFUSE_RD_REPEAT_ERR3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_RPT4_RESERVED1_ERR</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_SECURE_VERSION_ERR</name><bitOffset>14</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field><field><name>EFUSE_FORCE_SEND_RESUME_ERR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_ECC_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_PAGE_SIZE</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_TYPE_ERR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_PIN_POWER_SELECTION_ERR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_UART_PRINT_CONTROL_ERR</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_USB_DOWNLOAD_MODE_ERR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_FLASH_ECC_MODE_ERR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_UART_PRINT_CHANNEL_ERR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_LEGACY_SPI_BOOT_ERR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_DIS_DOWNLOAD_MODE_ERR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_REPEAT_ERR4</name><addressOffset>0x190</addressOffset><description>EFUSE_RD_REPEAT_ERR4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_RPT4_RESERVED4_ERR</name><bitOffset>0</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_RS_ERR0</name><addressOffset>0x1c0</addressOffset><description>EFUSE_RD_RS_ERR0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_KEY4_FAIL</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY4_ERR_NUM</name><bitOffset>28</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY3_FAIL</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY3_ERR_NUM</name><bitOffset>24</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY2_FAIL</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY2_ERR_NUM</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY1_FAIL</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY1_ERR_NUM</name><bitOffset>16</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY0_FAIL</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY0_ERR_NUM</name><bitOffset>12</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_USR_DATA_FAIL</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_USR_DATA_ERR_NUM</name><bitOffset>8</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_SYS_PART1_FAIL</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SYS_PART1_NUM</name><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_MAC_SPI_8M_FAIL</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_MAC_SPI_8M_ERR_NUM</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_RD_RS_ERR1</name><addressOffset>0x1c4</addressOffset><description>EFUSE_RD_RS_ERR1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_SYS_PART2_FAIL</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_SYS_PART2_ERR_NUM</name><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY5_FAIL</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_KEY5_ERR_NUM</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_CLK</name><addressOffset>0x1c8</addressOffset><description>EFUSE_CLK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_CLK_EN</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_MEM_FORCE_PU</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_MEM_CLK_FORCE_ON</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_MEM_FORCE_PD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_CONF</name><addressOffset>0x1cc</addressOffset><description>EFUSE_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_OP_CODE</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_STATUS</name><addressOffset>0x1d0</addressOffset><description>EFUSE_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_REPEAT_ERR_CNT</name><bitOffset>10</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field><field><name>EFUSE_OTP_VDDQ_IS_SW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_OTP_PGENB_SW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_OTP_CSB_SW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_OTP_STROBE_SW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_OTP_VDDQ_C_SYNC2</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_OTP_LOAD_SW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_STATE</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_CMD</name><addressOffset>0x1d4</addressOffset><description>EFUSE_CMD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_BLK_NUM</name><bitOffset>2</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EFUSE_PGM_CMD</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_READ_CMD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_INT_RAW</name><addressOffset>0x1d8</addressOffset><description>EFUSE_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_DONE_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_READ_DONE_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_INT_ST</name><addressOffset>0x1dc</addressOffset><description>EFUSE_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_DONE_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EFUSE_READ_DONE_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EFUSE_INT_ENA</name><addressOffset>0x1e0</addressOffset><description>EFUSE_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_DONE_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_READ_DONE_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_INT_CLR</name><addressOffset>0x1e4</addressOffset><description>EFUSE_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PGM_DONE_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EFUSE_READ_DONE_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>EFUSE_DAC_CONF</name><addressOffset>0x1e8</addressOffset><description>EFUSE_DAC_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_OE_CLR</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DAC_NUM</name><bitOffset>9</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>EFUSE_DAC_CLK_PAD_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EFUSE_DAC_CLK_DIV</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_RD_TIM_CONF</name><addressOffset>0x1ec</addressOffset><description>EFUSE_RD_TIM_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_READ_INIT_NUM</name><bitOffset>24</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_WR_TIM_CONF1</name><addressOffset>0x1f0</addressOffset><description>EFUSE_WR_TIM_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PWR_ON_NUM</name><bitOffset>8</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_WR_TIM_CONF2</name><addressOffset>0x1f4</addressOffset><description>EFUSE_WR_TIM_CONF2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_PWR_OFF_NUM</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>EFUSE_DATE</name><addressOffset>0x1fc</addressOffset><description>EFUSE_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EFUSE_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>EXTMEM</name><baseAddress>0x600c4000</baseAddress><addressBlock><offset>0</offset><size>0x00000840</size><usage>registers</usage></addressBlock><registers><register><name>EXTMEM_ICACHE_CTRL</name><addressOffset>0x0</addressOffset><description>EXTMEM_ICACHE_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_ENABLE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_CTRL1</name><addressOffset>0x4</addressOffset><description>EXTMEM_ICACHE_CTRL1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_SHUT_DBUS</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_SHUT_IBUS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_TAG_POWER_CTRL</name><addressOffset>0x8</addressOffset><description>EXTMEM_ICACHE_TAG_POWER_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_TAG_MEM_FORCE_PU</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_TAG_MEM_FORCE_PD</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_TAG_MEM_FORCE_ON</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_PRELOCK_CTRL</name><addressOffset>0xc</addressOffset><description>EXTMEM_ICACHE_PRELOCK_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOCK_SCT1_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_PRELOCK_SCT0_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_PRELOCK_SCT0_ADDR</name><addressOffset>0x10</addressOffset><description>EXTMEM_ICACHE_PRELOCK_SCT0_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOCK_SCT0_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_PRELOCK_SCT1_ADDR</name><addressOffset>0x14</addressOffset><description>EXTMEM_ICACHE_PRELOCK_SCT1_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOCK_SCT1_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_PRELOCK_SCT_SIZE</name><addressOffset>0x18</addressOffset><description>EXTMEM_ICACHE_PRELOCK_SCT_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOCK_SCT0_SIZE</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_PRELOCK_SCT1_SIZE</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_LOCK_CTRL</name><addressOffset>0x1c</addressOffset><description>EXTMEM_ICACHE_LOCK_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_LOCK_DONE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_ICACHE_UNLOCK_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_LOCK_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_LOCK_ADDR</name><addressOffset>0x20</addressOffset><description>EXTMEM_ICACHE_LOCK_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_LOCK_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_LOCK_SIZE</name><addressOffset>0x24</addressOffset><description>EXTMEM_ICACHE_LOCK_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_LOCK_SIZE</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_SYNC_CTRL</name><addressOffset>0x28</addressOffset><description>EXTMEM_ICACHE_SYNC_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_SYNC_DONE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_ICACHE_INVALIDATE_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_SYNC_ADDR</name><addressOffset>0x2c</addressOffset><description>EXTMEM_ICACHE_SYNC_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_SYNC_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_SYNC_SIZE</name><addressOffset>0x30</addressOffset><description>EXTMEM_ICACHE_SYNC_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_SYNC_SIZE</name><bitOffset>0</bitOffset><bitWidth>23</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_PRELOAD_CTRL</name><addressOffset>0x34</addressOffset><description>EXTMEM_ICACHE_PRELOAD_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOAD_ORDER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_PRELOAD_DONE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_ICACHE_PRELOAD_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_PRELOAD_ADDR</name><addressOffset>0x38</addressOffset><description>EXTMEM_ICACHE_PRELOAD_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOAD_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_PRELOAD_SIZE</name><addressOffset>0x3c</addressOffset><description>EXTMEM_ICACHE_PRELOAD_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOAD_SIZE</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_AUTOLOAD_CTRL</name><addressOffset>0x40</addressOffset><description>EXTMEM_ICACHE_AUTOLOAD_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_AUTOLOAD_RQST</name><bitOffset>5</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_AUTOLOAD_ORDER</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_AUTOLOAD_DONE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_ICACHE_AUTOLOAD_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_AUTOLOAD_SCT1_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_AUTOLOAD_SCT0_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR</name><addressOffset>0x44</addressOffset><description>EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE</name><addressOffset>0x48</addressOffset><description>EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE</name><bitOffset>0</bitOffset><bitWidth>27</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR</name><addressOffset>0x4c</addressOffset><description>EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE</name><addressOffset>0x50</addressOffset><description>EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE</name><bitOffset>0</bitOffset><bitWidth>27</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_IBUS_TO_FLASH_START_VADDR</name><addressOffset>0x54</addressOffset><description>EXTMEM_IBUS_TO_FLASH_START_VADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_TO_FLASH_START_VADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_IBUS_TO_FLASH_END_VADDR</name><addressOffset>0x58</addressOffset><description>EXTMEM_IBUS_TO_FLASH_END_VADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_TO_FLASH_END_VADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DBUS_TO_FLASH_START_VADDR</name><addressOffset>0x5c</addressOffset><description>EXTMEM_DBUS_TO_FLASH_START_VADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_TO_FLASH_START_VADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DBUS_TO_FLASH_END_VADDR</name><addressOffset>0x60</addressOffset><description>EXTMEM_DBUS_TO_FLASH_END_VADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_TO_FLASH_END_VADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_ACS_CNT_CLR</name><addressOffset>0x64</addressOffset><description>EXTMEM_CACHE_ACS_CNT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_ACS_CNT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_IBUS_ACS_CNT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>EXTMEM_IBUS_ACS_MISS_CNT</name><addressOffset>0x68</addressOffset><description>EXTMEM_IBUS_ACS_MISS_CNT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_ACS_MISS_CNT</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_IBUS_ACS_CNT</name><addressOffset>0x6c</addressOffset><description>EXTMEM_IBUS_ACS_CNT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_ACS_CNT</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_DBUS_ACS_FLASH_MISS_CNT</name><addressOffset>0x70</addressOffset><description>EXTMEM_DBUS_ACS_FLASH_MISS_CNT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_ACS_FLASH_MISS_CNT</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_DBUS_ACS_CNT</name><addressOffset>0x74</addressOffset><description>EXTMEM_DBUS_ACS_CNT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_ACS_CNT</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CACHE_ILG_INT_ENA</name><addressOffset>0x78</addressOffset><description>EXTMEM_CACHE_ILG_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_CNT_OVF_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_IBUS_CNT_OVF_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_MMU_ENTRY_FAULT_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_SYNC_OP_FAULT_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_ILG_INT_CLR</name><addressOffset>0x7c</addressOffset><description>EXTMEM_CACHE_ILG_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_CNT_OVF_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_IBUS_CNT_OVF_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_MMU_ENTRY_FAULT_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_ICACHE_SYNC_OP_FAULT_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>EXTMEM_CACHE_ILG_INT_ST</name><addressOffset>0x80</addressOffset><description>EXTMEM_CACHE_ILG_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_ACS_FLASH_MISS_CNT_OVF_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_DBUS_ACS_CNT_OVF_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_IBUS_ACS_MISS_CNT_OVF_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_IBUS_ACS_CNT_OVF_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_MMU_ENTRY_FAULT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_ICACHE_PRELOAD_OP_FAULT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_ICACHE_SYNC_OP_FAULT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CORE0_ACS_CACHE_INT_ENA</name><addressOffset>0x84</addressOffset><description>EXTMEM_CORE0_ACS_CACHE_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CORE0_DBUS_WR_IC_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CORE0_DBUS_REJECT_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CORE0_IBUS_REJECT_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CORE0_IBUS_WR_IC_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CORE0_ACS_CACHE_INT_CLR</name><addressOffset>0x88</addressOffset><description>EXTMEM_CORE0_ACS_CACHE_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CORE0_DBUS_WR_IC_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_CORE0_DBUS_REJECT_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_CORE0_IBUS_REJECT_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_CORE0_IBUS_WR_IC_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>EXTMEM_CORE0_ACS_CACHE_INT_ST</name><addressOffset>0x8c</addressOffset><description>EXTMEM_CORE0_ACS_CACHE_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CORE0_DBUS_WR_ICACHE_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_CORE0_DBUS_REJECT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_CORE0_DBUS_ACS_MSK_ICACHE_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_CORE0_IBUS_REJECT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_CORE0_IBUS_WR_ICACHE_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_CORE0_IBUS_ACS_MSK_ICACHE_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CORE0_DBUS_REJECT_ST</name><addressOffset>0x90</addressOffset><description>EXTMEM_CORE0_DBUS_REJECT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CORE0_DBUS_WORLD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_CORE0_DBUS_ATTR</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CORE0_DBUS_REJECT_VADDR</name><addressOffset>0x94</addressOffset><description>EXTMEM_CORE0_DBUS_REJECT_VADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CORE0_DBUS_VADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CORE0_IBUS_REJECT_ST</name><addressOffset>0x98</addressOffset><description>EXTMEM_CORE0_IBUS_REJECT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CORE0_IBUS_WORLD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_CORE0_IBUS_ATTR</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CORE0_IBUS_REJECT_VADDR</name><addressOffset>0x9c</addressOffset><description>EXTMEM_CORE0_IBUS_REJECT_VADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CORE0_IBUS_VADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CACHE_MMU_FAULT_CONTENT</name><addressOffset>0xa0</addressOffset><description>EXTMEM_CACHE_MMU_FAULT_CONTENT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CACHE_MMU_FAULT_CODE</name><bitOffset>10</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>EXTMEM_CACHE_MMU_FAULT_CONTENT</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CACHE_MMU_FAULT_VADDR</name><addressOffset>0xa4</addressOffset><description>EXTMEM_CACHE_MMU_FAULT_VADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CACHE_MMU_FAULT_VADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CACHE_WRAP_AROUND_CTRL</name><addressOffset>0xa8</addressOffset><description>EXTMEM_CACHE_WRAP_AROUND_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CACHE_FLASH_WRAP_AROUND</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_MMU_POWER_CTRL</name><addressOffset>0xac</addressOffset><description>EXTMEM_CACHE_MMU_POWER_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CACHE_MMU_MEM_FORCE_PU</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CACHE_MMU_MEM_FORCE_PD</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CACHE_MMU_MEM_FORCE_ON</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_STATE</name><addressOffset>0xb0</addressOffset><description>EXTMEM_CACHE_STATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_STATE</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</name><addressOffset>0xb4</addressOffset><description>EXTMEM_CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_RECORD_DISABLE_G0CB_DECRYPT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_RECORD_DISABLE_DB_ENCRYPT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</name><addressOffset>0xb8</addressOffset><description>EXTMEM_CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CLK_FORCE_ON_CRYPT</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CLK_FORCE_ON_AUTO_CRYPT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CLK_FORCE_ON_MANUAL_CRYPT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_PRELOAD_INT_CTRL</name><addressOffset>0xbc</addressOffset><description>EXTMEM_CACHE_PRELOAD_INT_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_PRELOAD_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_ICACHE_PRELOAD_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_PRELOAD_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CACHE_SYNC_INT_CTRL</name><addressOffset>0xc0</addressOffset><description>EXTMEM_CACHE_SYNC_INT_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_SYNC_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>EXTMEM_ICACHE_SYNC_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_SYNC_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>EXTMEM_CACHE_MMU_OWNER</name><addressOffset>0xc4</addressOffset><description>EXTMEM_CACHE_MMU_OWNER</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CACHE_MMU_OWNER</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_CONF_MISC</name><addressOffset>0xc8</addressOffset><description>EXTMEM_CACHE_CONF_MISC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CACHE_TRACE_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_FREEZE</name><addressOffset>0xcc</addressOffset><description>EXTMEM_ICACHE_FREEZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_FREEZE_DONE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>EXTMEM_ICACHE_FREEZE_MODE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EXTMEM_ICACHE_FREEZE_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_ICACHE_ATOMIC_OPERATE_ENA</name><addressOffset>0xd0</addressOffset><description>EXTMEM_ICACHE_ATOMIC_OPERATE_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_ICACHE_ATOMIC_OPERATE_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CACHE_REQUEST</name><addressOffset>0xd4</addressOffset><description>EXTMEM_CACHE_REQUEST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CACHE_REQUEST_BYPASS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_IBUS_PMS_TBL_LOCK</name><addressOffset>0xd8</addressOffset><description>EXTMEM_IBUS_PMS_TBL_LOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_PMS_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_IBUS_PMS_TBL_BOUNDARY0</name><addressOffset>0xdc</addressOffset><description>EXTMEM_IBUS_PMS_TBL_BOUNDARY0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_PMS_BOUNDARY0</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_IBUS_PMS_TBL_BOUNDARY1</name><addressOffset>0xe0</addressOffset><description>EXTMEM_IBUS_PMS_TBL_BOUNDARY1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_PMS_BOUNDARY1</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_IBUS_PMS_TBL_BOUNDARY2</name><addressOffset>0xe4</addressOffset><description>EXTMEM_IBUS_PMS_TBL_BOUNDARY2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_PMS_BOUNDARY2</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_IBUS_PMS_TBL_ATTR</name><addressOffset>0xe8</addressOffset><description>EXTMEM_IBUS_PMS_TBL_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_IBUS_PMS_SCT2_ATTR</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>EXTMEM_IBUS_PMS_SCT1_ATTR</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DBUS_PMS_TBL_LOCK</name><addressOffset>0xec</addressOffset><description>EXTMEM_DBUS_PMS_TBL_LOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_PMS_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DBUS_PMS_TBL_BOUNDARY0</name><addressOffset>0xf0</addressOffset><description>EXTMEM_DBUS_PMS_TBL_BOUNDARY0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_PMS_BOUNDARY0</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DBUS_PMS_TBL_BOUNDARY1</name><addressOffset>0xf4</addressOffset><description>EXTMEM_DBUS_PMS_TBL_BOUNDARY1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_PMS_BOUNDARY1</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DBUS_PMS_TBL_BOUNDARY2</name><addressOffset>0xf8</addressOffset><description>EXTMEM_DBUS_PMS_TBL_BOUNDARY2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_PMS_BOUNDARY2</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DBUS_PMS_TBL_ATTR</name><addressOffset>0xfc</addressOffset><description>EXTMEM_DBUS_PMS_TBL_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DBUS_PMS_SCT2_ATTR</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>EXTMEM_DBUS_PMS_SCT1_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_CLOCK_GATE</name><addressOffset>0x100</addressOffset><description>EXTMEM_CLOCK_GATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>EXTMEM_DATE</name><addressOffset>0x3fc</addressOffset><description>EXTMEM_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>EXTMEM_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>FE</name><baseAddress>0x60006000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>FE2</name><baseAddress>0x60005000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>GDMA</name><baseAddress>0x6003f000</baseAddress><addressBlock><offset>0</offset><size>0x00000ba0</size><usage>registers</usage></addressBlock><registers><register><name>DMA_INT_RAW_CH0</name><addressOffset>0x0</addressOffset><description>DMA_INT_RAW_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH0_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_OVF_CH0_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_UDF_CH0_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_OVF_CH0_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_TOTAL_EOF_CH0_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_EMPTY_CH0_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DSCR_ERR_CH0_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_ERR_CH0_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_CH0_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DONE_CH0_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_ERR_EOF_CH0_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_SUC_EOF_CH0_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DONE_CH0_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INT_ST_CH0</name><addressOffset>0x4</addressOffset><description>DMA_INT_ST_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH0_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_OVF_CH0_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_UDF_CH0_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_OVF_CH0_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_TOTAL_EOF_CH0_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_EMPTY_CH0_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DSCR_ERR_CH0_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_ERR_CH0_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_EOF_CH0_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DONE_CH0_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_ERR_EOF_CH0_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_SUC_EOF_CH0_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DONE_CH0_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_INT_ENA_CH0</name><addressOffset>0x8</addressOffset><description>DMA_INT_ENA_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH0_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_OVF_CH0_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_UDF_CH0_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_OVF_CH0_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_TOTAL_EOF_CH0_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_EMPTY_CH0_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DSCR_ERR_CH0_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_ERR_CH0_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_CH0_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DONE_CH0_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_ERR_EOF_CH0_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_SUC_EOF_CH0_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DONE_CH0_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INT_CLR_CH0</name><addressOffset>0xc</addressOffset><description>DMA_INT_CLR_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH0_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUTFIFO_OVF_CH0_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_INFIFO_UDF_CH0_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_INFIFO_OVF_CH0_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_TOTAL_EOF_CH0_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DSCR_EMPTY_CH0_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_DSCR_ERR_CH0_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DSCR_ERR_CH0_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_EOF_CH0_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_DONE_CH0_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_ERR_EOF_CH0_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_SUC_EOF_CH0_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DONE_CH0_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>DMA_INT_RAW_CH1</name><addressOffset>0x10</addressOffset><description>DMA_INT_RAW_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH1_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_OVF_CH1_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_UDF_CH1_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_OVF_CH1_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_TOTAL_EOF_CH1_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_EMPTY_CH1_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DSCR_ERR_CH1_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_ERR_CH1_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_CH1_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DONE_CH1_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_ERR_EOF_CH1_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_SUC_EOF_CH1_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DONE_CH1_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INT_ST_CH1</name><addressOffset>0x14</addressOffset><description>DMA_INT_ST_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH1_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_OVF_CH1_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_UDF_CH1_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_OVF_CH1_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_TOTAL_EOF_CH1_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_EMPTY_CH1_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DSCR_ERR_CH1_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_ERR_CH1_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_EOF_CH1_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DONE_CH1_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_ERR_EOF_CH1_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_SUC_EOF_CH1_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DONE_CH1_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_INT_ENA_CH1</name><addressOffset>0x18</addressOffset><description>DMA_INT_ENA_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH1_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_OVF_CH1_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_UDF_CH1_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_OVF_CH1_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_TOTAL_EOF_CH1_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_EMPTY_CH1_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DSCR_ERR_CH1_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_ERR_CH1_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_CH1_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DONE_CH1_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_ERR_EOF_CH1_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_SUC_EOF_CH1_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DONE_CH1_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INT_CLR_CH1</name><addressOffset>0x1c</addressOffset><description>DMA_INT_CLR_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH1_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUTFIFO_OVF_CH1_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_INFIFO_UDF_CH1_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_INFIFO_OVF_CH1_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_TOTAL_EOF_CH1_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DSCR_EMPTY_CH1_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_DSCR_ERR_CH1_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DSCR_ERR_CH1_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_EOF_CH1_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_DONE_CH1_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_ERR_EOF_CH1_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_SUC_EOF_CH1_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DONE_CH1_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>DMA_INT_RAW_CH2</name><addressOffset>0x20</addressOffset><description>DMA_INT_RAW_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH2_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_OVF_CH2_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_UDF_CH2_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_OVF_CH2_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_TOTAL_EOF_CH2_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_EMPTY_CH2_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DSCR_ERR_CH2_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_ERR_CH2_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_CH2_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DONE_CH2_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_ERR_EOF_CH2_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_SUC_EOF_CH2_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DONE_CH2_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INT_ST_CH2</name><addressOffset>0x24</addressOffset><description>DMA_INT_ST_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH2_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_OVF_CH2_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_UDF_CH2_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_OVF_CH2_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_TOTAL_EOF_CH2_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_EMPTY_CH2_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DSCR_ERR_CH2_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_ERR_CH2_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_EOF_CH2_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DONE_CH2_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_ERR_EOF_CH2_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_SUC_EOF_CH2_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_DONE_CH2_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_INT_ENA_CH2</name><addressOffset>0x28</addressOffset><description>DMA_INT_ENA_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH2_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_OVF_CH2_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_UDF_CH2_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_OVF_CH2_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_TOTAL_EOF_CH2_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_EMPTY_CH2_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DSCR_ERR_CH2_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DSCR_ERR_CH2_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_CH2_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_DONE_CH2_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_ERR_EOF_CH2_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_SUC_EOF_CH2_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DONE_CH2_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INT_CLR_CH2</name><addressOffset>0x2c</addressOffset><description>DMA_INT_CLR_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_UDF_CH2_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUTFIFO_OVF_CH2_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_INFIFO_UDF_CH2_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_INFIFO_OVF_CH2_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_TOTAL_EOF_CH2_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DSCR_EMPTY_CH2_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_DSCR_ERR_CH2_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DSCR_ERR_CH2_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_EOF_CH2_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_OUT_DONE_CH2_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_ERR_EOF_CH2_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_SUC_EOF_CH2_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>DMA_IN_DONE_CH2_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>DMA_AHB_TEST</name><addressOffset>0x40</addressOffset><description>DMA_AHB_TEST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_AHB_TESTADDR</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>DMA_AHB_TESTMODE</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_MISC_CONF</name><addressOffset>0x44</addressOffset><description>DMA_MISC_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_CLK_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_ARB_PRI_DIS</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_AHBM_RST_INTER</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_DATE</name><addressOffset>0x48</addressOffset><description>DMA_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_CONF0_CH0</name><addressOffset>0x70</addressOffset><description>DMA_IN_CONF0_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_MEM_TRANS_EN_CH0</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DATA_BURST_EN_CH0</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INDSCR_BURST_EN_CH0</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_LOOP_TEST_CH0</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_RST_CH0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_CONF1_CH0</name><addressOffset>0x74</addressOffset><description>DMA_IN_CONF1_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_CHECK_OWNER_CH0</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INFIFO_STATUS_CH0</name><addressOffset>0x78</addressOffset><description>DMA_INFIFO_STATUS_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_BUF_HUNGRY_CH0</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_4B_CH0</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_3B_CH0</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_2B_CH0</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_1B_CH0</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_CNT_CH0</name><bitOffset>2</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_EMPTY_CH0</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_FULL_CH0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_POP_CH0</name><addressOffset>0x7c</addressOffset><description>DMA_IN_POP_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INFIFO_POP_CH0</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_RDATA_CH0</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_LINK_CH0</name><addressOffset>0x80</addressOffset><description>DMA_IN_LINK_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_PARK_CH0</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INLINK_RESTART_CH0</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_START_CH0</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_STOP_CH0</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_AUTO_RET_CH0</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_STATE_CH0</name><addressOffset>0x84</addressOffset><description>DMA_IN_STATE_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_STATE_CH0</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_STATE_CH0</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>DMA_INLINK_DSCR_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_SUC_EOF_DES_ADDR_CH0</name><addressOffset>0x88</addressOffset><description>DMA_IN_SUC_EOF_DES_ADDR_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_SUC_EOF_DES_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_ERR_EOF_DES_ADDR_CH0</name><addressOffset>0x8c</addressOffset><description>DMA_IN_ERR_EOF_DES_ADDR_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_ERR_EOF_DES_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_CH0</name><addressOffset>0x90</addressOffset><description>DMA_IN_DSCR_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_BF0_CH0</name><addressOffset>0x94</addressOffset><description>DMA_IN_DSCR_BF0_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_BF0_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_BF1_CH0</name><addressOffset>0x98</addressOffset><description>DMA_IN_DSCR_BF1_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_BF1_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_PRI_CH0</name><addressOffset>0x9c</addressOffset><description>DMA_IN_PRI_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_RX_PRI_CH0</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_PERI_SEL_CH0</name><addressOffset>0xa0</addressOffset><description>DMA_IN_PERI_SEL_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_PERI_IN_SEL_CH0</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_CONF0_CH0</name><addressOffset>0xd0</addressOffset><description>DMA_OUT_CONF0_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_DATA_BURST_EN_CH0</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTDSCR_BURST_EN_CH0</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_MODE_CH0</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_AUTO_WRBACK_CH0</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_LOOP_TEST_CH0</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_RST_CH0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_CONF1_CH0</name><addressOffset>0xd4</addressOffset><description>DMA_OUT_CONF1_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_CHECK_OWNER_CH0</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUTFIFO_STATUS_CH0</name><addressOffset>0xd8</addressOffset><description>DMA_OUTFIFO_STATUS_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_REMAIN_UNDER_4B_CH0</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_3B_CH0</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_2B_CH0</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_1B_CH0</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_CNT_CH0</name><bitOffset>2</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_EMPTY_CH0</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_FULL_CH0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_PUSH_CH0</name><addressOffset>0xdc</addressOffset><description>DMA_OUT_PUSH_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_PUSH_CH0</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_WDATA_CH0</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_LINK_CH0</name><addressOffset>0xe0</addressOffset><description>DMA_OUT_LINK_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_PARK_CH0</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTLINK_RESTART_CH0</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_START_CH0</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_STOP_CH0</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_STATE_CH0</name><addressOffset>0xe4</addressOffset><description>DMA_OUT_STATE_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_STATE_CH0</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DSCR_STATE_CH0</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>DMA_OUTLINK_DSCR_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_EOF_DES_ADDR_CH0</name><addressOffset>0xe8</addressOffset><description>DMA_OUT_EOF_DES_ADDR_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_EOF_DES_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_EOF_BFR_DES_ADDR_CH0</name><addressOffset>0xec</addressOffset><description>DMA_OUT_EOF_BFR_DES_ADDR_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_EOF_BFR_DES_ADDR_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_CH0</name><addressOffset>0xf0</addressOffset><description>DMA_OUT_DSCR_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_BF0_CH0</name><addressOffset>0xf4</addressOffset><description>DMA_OUT_DSCR_BF0_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_BF0_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_BF1_CH0</name><addressOffset>0xf8</addressOffset><description>DMA_OUT_DSCR_BF1_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_BF1_CH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_PRI_CH0</name><addressOffset>0xfc</addressOffset><description>DMA_OUT_PRI_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_TX_PRI_CH0</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_PERI_SEL_CH0</name><addressOffset>0x100</addressOffset><description>DMA_OUT_PERI_SEL_CH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_PERI_OUT_SEL_CH0</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_CONF0_CH1</name><addressOffset>0x130</addressOffset><description>DMA_IN_CONF0_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_MEM_TRANS_EN_CH1</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DATA_BURST_EN_CH1</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INDSCR_BURST_EN_CH1</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_LOOP_TEST_CH1</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_RST_CH1</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_CONF1_CH1</name><addressOffset>0x134</addressOffset><description>DMA_IN_CONF1_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_CHECK_OWNER_CH1</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INFIFO_STATUS_CH1</name><addressOffset>0x138</addressOffset><description>DMA_INFIFO_STATUS_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_BUF_HUNGRY_CH1</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_4B_CH1</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_3B_CH1</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_2B_CH1</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_1B_CH1</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_CNT_CH1</name><bitOffset>2</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_EMPTY_CH1</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_FULL_CH1</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_POP_CH1</name><addressOffset>0x13c</addressOffset><description>DMA_IN_POP_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INFIFO_POP_CH1</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_RDATA_CH1</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_LINK_CH1</name><addressOffset>0x140</addressOffset><description>DMA_IN_LINK_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_PARK_CH1</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INLINK_RESTART_CH1</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_START_CH1</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_STOP_CH1</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_AUTO_RET_CH1</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_STATE_CH1</name><addressOffset>0x144</addressOffset><description>DMA_IN_STATE_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_STATE_CH1</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_STATE_CH1</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>DMA_INLINK_DSCR_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_SUC_EOF_DES_ADDR_CH1</name><addressOffset>0x148</addressOffset><description>DMA_IN_SUC_EOF_DES_ADDR_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_SUC_EOF_DES_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_ERR_EOF_DES_ADDR_CH1</name><addressOffset>0x14c</addressOffset><description>DMA_IN_ERR_EOF_DES_ADDR_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_ERR_EOF_DES_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_CH1</name><addressOffset>0x150</addressOffset><description>DMA_IN_DSCR_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_BF0_CH1</name><addressOffset>0x154</addressOffset><description>DMA_IN_DSCR_BF0_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_BF0_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_BF1_CH1</name><addressOffset>0x158</addressOffset><description>DMA_IN_DSCR_BF1_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_BF1_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_PRI_CH1</name><addressOffset>0x15c</addressOffset><description>DMA_IN_PRI_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_RX_PRI_CH1</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_PERI_SEL_CH1</name><addressOffset>0x160</addressOffset><description>DMA_IN_PERI_SEL_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_PERI_IN_SEL_CH1</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_CONF0_CH1</name><addressOffset>0x190</addressOffset><description>DMA_OUT_CONF0_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_DATA_BURST_EN_CH1</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTDSCR_BURST_EN_CH1</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_MODE_CH1</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_AUTO_WRBACK_CH1</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_LOOP_TEST_CH1</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_RST_CH1</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_CONF1_CH1</name><addressOffset>0x194</addressOffset><description>DMA_OUT_CONF1_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_CHECK_OWNER_CH1</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUTFIFO_STATUS_CH1</name><addressOffset>0x198</addressOffset><description>DMA_OUTFIFO_STATUS_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_REMAIN_UNDER_4B_CH1</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_3B_CH1</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_2B_CH1</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_1B_CH1</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_CNT_CH1</name><bitOffset>2</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_EMPTY_CH1</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_FULL_CH1</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_PUSH_CH1</name><addressOffset>0x19c</addressOffset><description>DMA_OUT_PUSH_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_PUSH_CH1</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_WDATA_CH1</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_LINK_CH1</name><addressOffset>0x1a0</addressOffset><description>DMA_OUT_LINK_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_PARK_CH1</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTLINK_RESTART_CH1</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_START_CH1</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_STOP_CH1</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_STATE_CH1</name><addressOffset>0x1a4</addressOffset><description>DMA_OUT_STATE_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_STATE_CH1</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DSCR_STATE_CH1</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>DMA_OUTLINK_DSCR_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_EOF_DES_ADDR_CH1</name><addressOffset>0x1a8</addressOffset><description>DMA_OUT_EOF_DES_ADDR_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_EOF_DES_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_EOF_BFR_DES_ADDR_CH1</name><addressOffset>0x1ac</addressOffset><description>DMA_OUT_EOF_BFR_DES_ADDR_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_EOF_BFR_DES_ADDR_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_CH1</name><addressOffset>0x1b0</addressOffset><description>DMA_OUT_DSCR_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_BF0_CH1</name><addressOffset>0x1b4</addressOffset><description>DMA_OUT_DSCR_BF0_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_BF0_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_BF1_CH1</name><addressOffset>0x1b8</addressOffset><description>DMA_OUT_DSCR_BF1_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_BF1_CH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_PRI_CH1</name><addressOffset>0x1bc</addressOffset><description>DMA_OUT_PRI_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_TX_PRI_CH1</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_PERI_SEL_CH1</name><addressOffset>0x1c0</addressOffset><description>DMA_OUT_PERI_SEL_CH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_PERI_OUT_SEL_CH1</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_CONF0_CH2</name><addressOffset>0x1f0</addressOffset><description>DMA_IN_CONF0_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_MEM_TRANS_EN_CH2</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_DATA_BURST_EN_CH2</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INDSCR_BURST_EN_CH2</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_LOOP_TEST_CH2</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_IN_RST_CH2</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_CONF1_CH2</name><addressOffset>0x1f4</addressOffset><description>DMA_IN_CONF1_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_CHECK_OWNER_CH2</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_INFIFO_STATUS_CH2</name><addressOffset>0x1f8</addressOffset><description>DMA_INFIFO_STATUS_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_BUF_HUNGRY_CH2</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_4B_CH2</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_3B_CH2</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_2B_CH2</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_IN_REMAIN_UNDER_1B_CH2</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_CNT_CH2</name><bitOffset>2</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_EMPTY_CH2</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INFIFO_FULL_CH2</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_POP_CH2</name><addressOffset>0x1fc</addressOffset><description>DMA_IN_POP_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INFIFO_POP_CH2</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INFIFO_RDATA_CH2</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_LINK_CH2</name><addressOffset>0x200</addressOffset><description>DMA_IN_LINK_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_PARK_CH2</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_INLINK_RESTART_CH2</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_START_CH2</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_STOP_CH2</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_AUTO_RET_CH2</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_INLINK_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_STATE_CH2</name><addressOffset>0x204</addressOffset><description>DMA_IN_STATE_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_STATE_CH2</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>DMA_IN_DSCR_STATE_CH2</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>DMA_INLINK_DSCR_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_SUC_EOF_DES_ADDR_CH2</name><addressOffset>0x208</addressOffset><description>DMA_IN_SUC_EOF_DES_ADDR_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_SUC_EOF_DES_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_ERR_EOF_DES_ADDR_CH2</name><addressOffset>0x20c</addressOffset><description>DMA_IN_ERR_EOF_DES_ADDR_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_IN_ERR_EOF_DES_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_CH2</name><addressOffset>0x210</addressOffset><description>DMA_IN_DSCR_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_BF0_CH2</name><addressOffset>0x214</addressOffset><description>DMA_IN_DSCR_BF0_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_BF0_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_DSCR_BF1_CH2</name><addressOffset>0x218</addressOffset><description>DMA_IN_DSCR_BF1_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_INLINK_DSCR_BF1_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_IN_PRI_CH2</name><addressOffset>0x21c</addressOffset><description>DMA_IN_PRI_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_RX_PRI_CH2</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_IN_PERI_SEL_CH2</name><addressOffset>0x220</addressOffset><description>DMA_IN_PERI_SEL_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_PERI_IN_SEL_CH2</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_CONF0_CH2</name><addressOffset>0x250</addressOffset><description>DMA_OUT_CONF0_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_DATA_BURST_EN_CH2</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTDSCR_BURST_EN_CH2</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_EOF_MODE_CH2</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_AUTO_WRBACK_CH2</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_LOOP_TEST_CH2</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUT_RST_CH2</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_CONF1_CH2</name><addressOffset>0x254</addressOffset><description>DMA_OUT_CONF1_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_CHECK_OWNER_CH2</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUTFIFO_STATUS_CH2</name><addressOffset>0x258</addressOffset><description>DMA_OUTFIFO_STATUS_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_REMAIN_UNDER_4B_CH2</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_3B_CH2</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_2B_CH2</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUT_REMAIN_UNDER_1B_CH2</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_CNT_CH2</name><bitOffset>2</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_EMPTY_CH2</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTFIFO_FULL_CH2</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_PUSH_CH2</name><addressOffset>0x25c</addressOffset><description>DMA_OUT_PUSH_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTFIFO_PUSH_CH2</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTFIFO_WDATA_CH2</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_LINK_CH2</name><addressOffset>0x260</addressOffset><description>DMA_OUT_LINK_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_PARK_CH2</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>DMA_OUTLINK_RESTART_CH2</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_START_CH2</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_STOP_CH2</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMA_OUTLINK_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_STATE_CH2</name><addressOffset>0x264</addressOffset><description>DMA_OUT_STATE_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_STATE_CH2</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>DMA_OUT_DSCR_STATE_CH2</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>DMA_OUTLINK_DSCR_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_EOF_DES_ADDR_CH2</name><addressOffset>0x268</addressOffset><description>DMA_OUT_EOF_DES_ADDR_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_EOF_DES_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_EOF_BFR_DES_ADDR_CH2</name><addressOffset>0x26c</addressOffset><description>DMA_OUT_EOF_BFR_DES_ADDR_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUT_EOF_BFR_DES_ADDR_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_CH2</name><addressOffset>0x270</addressOffset><description>DMA_OUT_DSCR_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_BF0_CH2</name><addressOffset>0x274</addressOffset><description>DMA_OUT_DSCR_BF0_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_BF0_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_DSCR_BF1_CH2</name><addressOffset>0x278</addressOffset><description>DMA_OUT_DSCR_BF1_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_OUTLINK_DSCR_BF1_CH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>DMA_OUT_PRI_CH2</name><addressOffset>0x27c</addressOffset><description>DMA_OUT_PRI_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_TX_PRI_CH2</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>DMA_OUT_PERI_SEL_CH2</name><addressOffset>0x280</addressOffset><description>DMA_OUT_PERI_SEL_CH2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>DMA_PERI_OUT_SEL_CH2</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>GPIO</name><baseAddress>0x60004000</baseAddress><addressBlock><offset>0</offset><size>0x000018e0</size><usage>registers</usage></addressBlock><registers><register><name>GPIO_BT_SELECT</name><addressOffset>0x0</addressOffset><description>GPIO_BT_SELECT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_BT_SEL</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_OUT</name><addressOffset>0x4</addressOffset><description>GPIO_OUT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_OUT_DATA</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_OUT_W1TS</name><addressOffset>0x8</addressOffset><description>GPIO_OUT_W1TS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_OUT_W1TS</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>write-only</access></field></fields></register><register><name>GPIO_OUT_W1TC</name><addressOffset>0xc</addressOffset><description>GPIO_OUT_W1TC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_OUT_W1TC</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>write-only</access></field></fields></register><register><name>GPIO_SDIO_SELECT</name><addressOffset>0x1c</addressOffset><description>GPIO_SDIO_SELECT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SDIO_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_ENABLE</name><addressOffset>0x20</addressOffset><description>GPIO_ENABLE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_ENABLE_DATA</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_ENABLE_W1TS</name><addressOffset>0x24</addressOffset><description>GPIO_ENABLE_W1TS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_ENABLE_W1TS</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>write-only</access></field></fields></register><register><name>GPIO_ENABLE_W1TC</name><addressOffset>0x28</addressOffset><description>GPIO_ENABLE_W1TC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_ENABLE_W1TC</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>write-only</access></field></fields></register><register><name>GPIO_STRAP</name><addressOffset>0x38</addressOffset><description>GPIO_STRAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_STRAPPING</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>GPIO_IN</name><addressOffset>0x3c</addressOffset><description>GPIO_IN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_IN_DATA</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-only</access></field></fields></register><register><name>GPIO_STATUS</name><addressOffset>0x44</addressOffset><description>GPIO_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_STATUS_INT</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_STATUS_W1TS</name><addressOffset>0x48</addressOffset><description>GPIO_STATUS_W1TS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_STATUS_W1TS</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>write-only</access></field></fields></register><register><name>GPIO_STATUS_W1TC</name><addressOffset>0x4c</addressOffset><description>GPIO_STATUS_W1TC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_STATUS_W1TC</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>write-only</access></field></fields></register><register><name>GPIO_PCPU_INT</name><addressOffset>0x5c</addressOffset><description>GPIO_PCPU_INT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PROCPU_INT</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-only</access></field></fields></register><register><name>GPIO_PCPU_NMI_INT</name><addressOffset>0x60</addressOffset><description>GPIO_PCPU_NMI_INT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PROCPU_NMI_INT</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-only</access></field></fields></register><register><name>GPIO_CPUSDIO_INT</name><addressOffset>0x64</addressOffset><description>GPIO_CPUSDIO_INT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SDIO_INT</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-only</access></field></fields></register><register><name>GPIO_PIN0</name><addressOffset>0x74</addressOffset><description>GPIO_PIN0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN0_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN0_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN0_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN0_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN0_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN0_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN0_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN1</name><addressOffset>0x78</addressOffset><description>GPIO_PIN1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN1_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN1_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN1_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN1_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN1_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN1_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN1_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN2</name><addressOffset>0x7c</addressOffset><description>GPIO_PIN2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN2_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN2_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN2_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN2_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN2_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN2_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN2_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN3</name><addressOffset>0x80</addressOffset><description>GPIO_PIN3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN3_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN3_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN3_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN3_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN3_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN3_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN3_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN4</name><addressOffset>0x84</addressOffset><description>GPIO_PIN4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN4_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN4_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN4_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN4_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN4_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN4_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN4_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN5</name><addressOffset>0x88</addressOffset><description>GPIO_PIN5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN5_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN5_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN5_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN5_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN5_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN5_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN5_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN6</name><addressOffset>0x8c</addressOffset><description>GPIO_PIN6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN6_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN6_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN6_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN6_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN6_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN6_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN6_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN7</name><addressOffset>0x90</addressOffset><description>GPIO_PIN7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN7_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN7_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN7_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN7_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN7_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN7_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN7_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN8</name><addressOffset>0x94</addressOffset><description>GPIO_PIN8</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN8_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN8_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN8_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN8_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN8_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN8_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN8_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN9</name><addressOffset>0x98</addressOffset><description>GPIO_PIN9</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN9_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN9_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN9_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN9_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN9_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN9_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN9_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN10</name><addressOffset>0x9c</addressOffset><description>GPIO_PIN10</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN10_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN10_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN10_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN10_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN10_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN10_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN10_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN11</name><addressOffset>0xa0</addressOffset><description>GPIO_PIN11</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN11_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN11_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN11_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN11_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN11_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN11_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN11_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN12</name><addressOffset>0xa4</addressOffset><description>GPIO_PIN12</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN12_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN12_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN12_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN12_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN12_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN12_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN12_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN13</name><addressOffset>0xa8</addressOffset><description>GPIO_PIN13</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN13_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN13_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN13_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN13_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN13_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN13_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN13_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN14</name><addressOffset>0xac</addressOffset><description>GPIO_PIN14</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN14_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN14_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN14_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN14_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN14_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN14_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN14_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN15</name><addressOffset>0xb0</addressOffset><description>GPIO_PIN15</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN15_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN15_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN15_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN15_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN15_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN15_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN15_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN16</name><addressOffset>0xb4</addressOffset><description>GPIO_PIN16</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN16_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN16_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN16_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN16_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN16_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN16_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN16_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN17</name><addressOffset>0xb8</addressOffset><description>GPIO_PIN17</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN17_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN17_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN17_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN17_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN17_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN17_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN17_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN18</name><addressOffset>0xbc</addressOffset><description>GPIO_PIN18</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN18_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN18_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN18_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN18_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN18_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN18_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN18_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN19</name><addressOffset>0xc0</addressOffset><description>GPIO_PIN19</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN19_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN19_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN19_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN19_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN19_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN19_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN19_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN20</name><addressOffset>0xc4</addressOffset><description>GPIO_PIN20</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN20_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN20_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN20_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN20_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN20_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN20_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN20_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN21</name><addressOffset>0xc8</addressOffset><description>GPIO_PIN21</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN21_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN21_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN21_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN21_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN21_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN21_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN21_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN22</name><addressOffset>0xcc</addressOffset><description>GPIO_PIN22</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN22_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN22_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN22_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN22_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN22_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN22_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN22_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN23</name><addressOffset>0xd0</addressOffset><description>GPIO_PIN23</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN23_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN23_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN23_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN23_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN23_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN23_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN23_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN24</name><addressOffset>0xd4</addressOffset><description>GPIO_PIN24</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN24_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN24_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN24_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN24_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN24_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN24_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN24_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_PIN25</name><addressOffset>0xd8</addressOffset><description>GPIO_PIN25</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_PIN25_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>GPIO_PIN25_CONFIG</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN25_WAKEUP_ENABLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN25_INT_TYPE</name><bitOffset>7</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>GPIO_PIN25_SYNC1_BYPASS</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>GPIO_PIN25_PAD_DRIVER</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_PIN25_SYNC2_BYPASS</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_STATUS_NEXT</name><addressOffset>0x14c</addressOffset><description>GPIO_STATUS_NEXT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_STATUS_INTERRUPT_NEXT</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-only</access></field></fields></register><register><name>GPIO_FUNC0_IN_SEL_CFG</name><addressOffset>0x154</addressOffset><description>GPIO_FUNC0_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG0_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC0_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC0_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC1_IN_SEL_CFG</name><addressOffset>0x158</addressOffset><description>GPIO_FUNC1_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG1_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC1_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC1_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC2_IN_SEL_CFG</name><addressOffset>0x15c</addressOffset><description>GPIO_FUNC2_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG2_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC2_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC2_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC3_IN_SEL_CFG</name><addressOffset>0x160</addressOffset><description>GPIO_FUNC3_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG3_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC3_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC3_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC4_IN_SEL_CFG</name><addressOffset>0x164</addressOffset><description>GPIO_FUNC4_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG4_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC4_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC4_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC5_IN_SEL_CFG</name><addressOffset>0x168</addressOffset><description>GPIO_FUNC5_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG5_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC5_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC5_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC6_IN_SEL_CFG</name><addressOffset>0x16c</addressOffset><description>GPIO_FUNC6_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG6_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC6_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC6_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC7_IN_SEL_CFG</name><addressOffset>0x170</addressOffset><description>GPIO_FUNC7_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG7_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC7_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC7_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC8_IN_SEL_CFG</name><addressOffset>0x174</addressOffset><description>GPIO_FUNC8_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG8_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC8_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC8_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC9_IN_SEL_CFG</name><addressOffset>0x178</addressOffset><description>GPIO_FUNC9_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG9_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC9_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC9_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC10_IN_SEL_CFG</name><addressOffset>0x17c</addressOffset><description>GPIO_FUNC10_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG10_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC10_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC10_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC11_IN_SEL_CFG</name><addressOffset>0x180</addressOffset><description>GPIO_FUNC11_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG11_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC11_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC11_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC12_IN_SEL_CFG</name><addressOffset>0x184</addressOffset><description>GPIO_FUNC12_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG12_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC12_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC12_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC13_IN_SEL_CFG</name><addressOffset>0x188</addressOffset><description>GPIO_FUNC13_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG13_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC13_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC13_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC14_IN_SEL_CFG</name><addressOffset>0x18c</addressOffset><description>GPIO_FUNC14_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG14_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC14_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC14_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC15_IN_SEL_CFG</name><addressOffset>0x190</addressOffset><description>GPIO_FUNC15_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG15_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC15_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC15_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC16_IN_SEL_CFG</name><addressOffset>0x194</addressOffset><description>GPIO_FUNC16_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG16_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC16_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC16_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC17_IN_SEL_CFG</name><addressOffset>0x198</addressOffset><description>GPIO_FUNC17_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG17_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC17_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC17_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC18_IN_SEL_CFG</name><addressOffset>0x19c</addressOffset><description>GPIO_FUNC18_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG18_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC18_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC18_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC19_IN_SEL_CFG</name><addressOffset>0x1a0</addressOffset><description>GPIO_FUNC19_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG19_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC19_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC19_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC20_IN_SEL_CFG</name><addressOffset>0x1a4</addressOffset><description>GPIO_FUNC20_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG20_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC20_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC20_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC21_IN_SEL_CFG</name><addressOffset>0x1a8</addressOffset><description>GPIO_FUNC21_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG21_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC21_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC21_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC22_IN_SEL_CFG</name><addressOffset>0x1ac</addressOffset><description>GPIO_FUNC22_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG22_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC22_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC22_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC23_IN_SEL_CFG</name><addressOffset>0x1b0</addressOffset><description>GPIO_FUNC23_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG23_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC23_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC23_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC24_IN_SEL_CFG</name><addressOffset>0x1b4</addressOffset><description>GPIO_FUNC24_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG24_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC24_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC24_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC25_IN_SEL_CFG</name><addressOffset>0x1b8</addressOffset><description>GPIO_FUNC25_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG25_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC25_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC25_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC26_IN_SEL_CFG</name><addressOffset>0x1bc</addressOffset><description>GPIO_FUNC26_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG26_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC26_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC26_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC27_IN_SEL_CFG</name><addressOffset>0x1c0</addressOffset><description>GPIO_FUNC27_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG27_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC27_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC27_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC28_IN_SEL_CFG</name><addressOffset>0x1c4</addressOffset><description>GPIO_FUNC28_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG28_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC28_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC28_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC29_IN_SEL_CFG</name><addressOffset>0x1c8</addressOffset><description>GPIO_FUNC29_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG29_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC29_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC29_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC30_IN_SEL_CFG</name><addressOffset>0x1cc</addressOffset><description>GPIO_FUNC30_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG30_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC30_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC30_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC31_IN_SEL_CFG</name><addressOffset>0x1d0</addressOffset><description>GPIO_FUNC31_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG31_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC31_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC31_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC32_IN_SEL_CFG</name><addressOffset>0x1d4</addressOffset><description>GPIO_FUNC32_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG32_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC32_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC32_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC33_IN_SEL_CFG</name><addressOffset>0x1d8</addressOffset><description>GPIO_FUNC33_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG33_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC33_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC33_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC34_IN_SEL_CFG</name><addressOffset>0x1dc</addressOffset><description>GPIO_FUNC34_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG34_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC34_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC34_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC35_IN_SEL_CFG</name><addressOffset>0x1e0</addressOffset><description>GPIO_FUNC35_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG35_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC35_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC35_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC36_IN_SEL_CFG</name><addressOffset>0x1e4</addressOffset><description>GPIO_FUNC36_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG36_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC36_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC36_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC37_IN_SEL_CFG</name><addressOffset>0x1e8</addressOffset><description>GPIO_FUNC37_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG37_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC37_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC37_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC38_IN_SEL_CFG</name><addressOffset>0x1ec</addressOffset><description>GPIO_FUNC38_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG38_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC38_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC38_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC39_IN_SEL_CFG</name><addressOffset>0x1f0</addressOffset><description>GPIO_FUNC39_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG39_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC39_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC39_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC40_IN_SEL_CFG</name><addressOffset>0x1f4</addressOffset><description>GPIO_FUNC40_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG40_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC40_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC40_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC41_IN_SEL_CFG</name><addressOffset>0x1f8</addressOffset><description>GPIO_FUNC41_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG41_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC41_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC41_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC42_IN_SEL_CFG</name><addressOffset>0x1fc</addressOffset><description>GPIO_FUNC42_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG42_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC42_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC42_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC43_IN_SEL_CFG</name><addressOffset>0x200</addressOffset><description>GPIO_FUNC43_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG43_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC43_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC43_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC44_IN_SEL_CFG</name><addressOffset>0x204</addressOffset><description>GPIO_FUNC44_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG44_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC44_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC44_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC45_IN_SEL_CFG</name><addressOffset>0x208</addressOffset><description>GPIO_FUNC45_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG45_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC45_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC45_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC46_IN_SEL_CFG</name><addressOffset>0x20c</addressOffset><description>GPIO_FUNC46_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG46_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC46_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC46_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC47_IN_SEL_CFG</name><addressOffset>0x210</addressOffset><description>GPIO_FUNC47_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG47_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC47_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC47_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC48_IN_SEL_CFG</name><addressOffset>0x214</addressOffset><description>GPIO_FUNC48_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG48_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC48_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC48_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC49_IN_SEL_CFG</name><addressOffset>0x218</addressOffset><description>GPIO_FUNC49_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG49_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC49_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC49_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC50_IN_SEL_CFG</name><addressOffset>0x21c</addressOffset><description>GPIO_FUNC50_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG50_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC50_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC50_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC51_IN_SEL_CFG</name><addressOffset>0x220</addressOffset><description>GPIO_FUNC51_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG51_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC51_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC51_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC52_IN_SEL_CFG</name><addressOffset>0x224</addressOffset><description>GPIO_FUNC52_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG52_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC52_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC52_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC53_IN_SEL_CFG</name><addressOffset>0x228</addressOffset><description>GPIO_FUNC53_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG53_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC53_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC53_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC54_IN_SEL_CFG</name><addressOffset>0x22c</addressOffset><description>GPIO_FUNC54_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG54_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC54_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC54_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC55_IN_SEL_CFG</name><addressOffset>0x230</addressOffset><description>GPIO_FUNC55_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG55_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC55_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC55_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC56_IN_SEL_CFG</name><addressOffset>0x234</addressOffset><description>GPIO_FUNC56_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG56_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC56_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC56_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC57_IN_SEL_CFG</name><addressOffset>0x238</addressOffset><description>GPIO_FUNC57_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG57_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC57_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC57_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC58_IN_SEL_CFG</name><addressOffset>0x23c</addressOffset><description>GPIO_FUNC58_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG58_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC58_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC58_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC59_IN_SEL_CFG</name><addressOffset>0x240</addressOffset><description>GPIO_FUNC59_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG59_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC59_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC59_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC60_IN_SEL_CFG</name><addressOffset>0x244</addressOffset><description>GPIO_FUNC60_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG60_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC60_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC60_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC61_IN_SEL_CFG</name><addressOffset>0x248</addressOffset><description>GPIO_FUNC61_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG61_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC61_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC61_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC62_IN_SEL_CFG</name><addressOffset>0x24c</addressOffset><description>GPIO_FUNC62_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG62_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC62_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC62_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC63_IN_SEL_CFG</name><addressOffset>0x250</addressOffset><description>GPIO_FUNC63_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG63_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC63_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC63_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC64_IN_SEL_CFG</name><addressOffset>0x254</addressOffset><description>GPIO_FUNC64_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG64_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC64_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC64_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC65_IN_SEL_CFG</name><addressOffset>0x258</addressOffset><description>GPIO_FUNC65_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG65_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC65_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC65_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC66_IN_SEL_CFG</name><addressOffset>0x25c</addressOffset><description>GPIO_FUNC66_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG66_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC66_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC66_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC67_IN_SEL_CFG</name><addressOffset>0x260</addressOffset><description>GPIO_FUNC67_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG67_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC67_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC67_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC68_IN_SEL_CFG</name><addressOffset>0x264</addressOffset><description>GPIO_FUNC68_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG68_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC68_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC68_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC69_IN_SEL_CFG</name><addressOffset>0x268</addressOffset><description>GPIO_FUNC69_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG69_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC69_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC69_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC70_IN_SEL_CFG</name><addressOffset>0x26c</addressOffset><description>GPIO_FUNC70_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG70_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC70_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC70_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC71_IN_SEL_CFG</name><addressOffset>0x270</addressOffset><description>GPIO_FUNC71_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG71_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC71_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC71_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC72_IN_SEL_CFG</name><addressOffset>0x274</addressOffset><description>GPIO_FUNC72_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG72_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC72_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC72_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC73_IN_SEL_CFG</name><addressOffset>0x278</addressOffset><description>GPIO_FUNC73_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG73_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC73_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC73_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC74_IN_SEL_CFG</name><addressOffset>0x27c</addressOffset><description>GPIO_FUNC74_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG74_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC74_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC74_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC75_IN_SEL_CFG</name><addressOffset>0x280</addressOffset><description>GPIO_FUNC75_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG75_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC75_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC75_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC76_IN_SEL_CFG</name><addressOffset>0x284</addressOffset><description>GPIO_FUNC76_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG76_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC76_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC76_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC77_IN_SEL_CFG</name><addressOffset>0x288</addressOffset><description>GPIO_FUNC77_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG77_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC77_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC77_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC78_IN_SEL_CFG</name><addressOffset>0x28c</addressOffset><description>GPIO_FUNC78_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG78_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC78_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC78_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC79_IN_SEL_CFG</name><addressOffset>0x290</addressOffset><description>GPIO_FUNC79_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG79_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC79_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC79_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC80_IN_SEL_CFG</name><addressOffset>0x294</addressOffset><description>GPIO_FUNC80_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG80_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC80_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC80_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC81_IN_SEL_CFG</name><addressOffset>0x298</addressOffset><description>GPIO_FUNC81_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG81_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC81_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC81_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC82_IN_SEL_CFG</name><addressOffset>0x29c</addressOffset><description>GPIO_FUNC82_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG82_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC82_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC82_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC83_IN_SEL_CFG</name><addressOffset>0x2a0</addressOffset><description>GPIO_FUNC83_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG83_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC83_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC83_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC84_IN_SEL_CFG</name><addressOffset>0x2a4</addressOffset><description>GPIO_FUNC84_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG84_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC84_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC84_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC85_IN_SEL_CFG</name><addressOffset>0x2a8</addressOffset><description>GPIO_FUNC85_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG85_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC85_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC85_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC86_IN_SEL_CFG</name><addressOffset>0x2ac</addressOffset><description>GPIO_FUNC86_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG86_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC86_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC86_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC87_IN_SEL_CFG</name><addressOffset>0x2b0</addressOffset><description>GPIO_FUNC87_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG87_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC87_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC87_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC88_IN_SEL_CFG</name><addressOffset>0x2b4</addressOffset><description>GPIO_FUNC88_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG88_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC88_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC88_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC89_IN_SEL_CFG</name><addressOffset>0x2b8</addressOffset><description>GPIO_FUNC89_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG89_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC89_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC89_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC90_IN_SEL_CFG</name><addressOffset>0x2bc</addressOffset><description>GPIO_FUNC90_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG90_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC90_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC90_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC91_IN_SEL_CFG</name><addressOffset>0x2c0</addressOffset><description>GPIO_FUNC91_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG91_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC91_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC91_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC92_IN_SEL_CFG</name><addressOffset>0x2c4</addressOffset><description>GPIO_FUNC92_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG92_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC92_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC92_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC93_IN_SEL_CFG</name><addressOffset>0x2c8</addressOffset><description>GPIO_FUNC93_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG93_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC93_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC93_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC94_IN_SEL_CFG</name><addressOffset>0x2cc</addressOffset><description>GPIO_FUNC94_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG94_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC94_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC94_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC95_IN_SEL_CFG</name><addressOffset>0x2d0</addressOffset><description>GPIO_FUNC95_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG95_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC95_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC95_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC96_IN_SEL_CFG</name><addressOffset>0x2d4</addressOffset><description>GPIO_FUNC96_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG96_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC96_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC96_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC97_IN_SEL_CFG</name><addressOffset>0x2d8</addressOffset><description>GPIO_FUNC97_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG97_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC97_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC97_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC98_IN_SEL_CFG</name><addressOffset>0x2dc</addressOffset><description>GPIO_FUNC98_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG98_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC98_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC98_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC99_IN_SEL_CFG</name><addressOffset>0x2e0</addressOffset><description>GPIO_FUNC99_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG99_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC99_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC99_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC100_IN_SEL_CFG</name><addressOffset>0x2e4</addressOffset><description>GPIO_FUNC100_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG100_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC100_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC100_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC101_IN_SEL_CFG</name><addressOffset>0x2e8</addressOffset><description>GPIO_FUNC101_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG101_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC101_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC101_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC102_IN_SEL_CFG</name><addressOffset>0x2ec</addressOffset><description>GPIO_FUNC102_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG102_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC102_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC102_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC103_IN_SEL_CFG</name><addressOffset>0x2f0</addressOffset><description>GPIO_FUNC103_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG103_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC103_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC103_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC104_IN_SEL_CFG</name><addressOffset>0x2f4</addressOffset><description>GPIO_FUNC104_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG104_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC104_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC104_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC105_IN_SEL_CFG</name><addressOffset>0x2f8</addressOffset><description>GPIO_FUNC105_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG105_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC105_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC105_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC106_IN_SEL_CFG</name><addressOffset>0x2fc</addressOffset><description>GPIO_FUNC106_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG106_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC106_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC106_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC107_IN_SEL_CFG</name><addressOffset>0x300</addressOffset><description>GPIO_FUNC107_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG107_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC107_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC107_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC108_IN_SEL_CFG</name><addressOffset>0x304</addressOffset><description>GPIO_FUNC108_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG108_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC108_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC108_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC109_IN_SEL_CFG</name><addressOffset>0x308</addressOffset><description>GPIO_FUNC109_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG109_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC109_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC109_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC110_IN_SEL_CFG</name><addressOffset>0x30c</addressOffset><description>GPIO_FUNC110_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG110_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC110_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC110_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC111_IN_SEL_CFG</name><addressOffset>0x310</addressOffset><description>GPIO_FUNC111_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG111_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC111_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC111_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC112_IN_SEL_CFG</name><addressOffset>0x314</addressOffset><description>GPIO_FUNC112_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG112_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC112_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC112_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC113_IN_SEL_CFG</name><addressOffset>0x318</addressOffset><description>GPIO_FUNC113_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG113_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC113_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC113_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC114_IN_SEL_CFG</name><addressOffset>0x31c</addressOffset><description>GPIO_FUNC114_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG114_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC114_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC114_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC115_IN_SEL_CFG</name><addressOffset>0x320</addressOffset><description>GPIO_FUNC115_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG115_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC115_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC115_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC116_IN_SEL_CFG</name><addressOffset>0x324</addressOffset><description>GPIO_FUNC116_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG116_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC116_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC116_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC117_IN_SEL_CFG</name><addressOffset>0x328</addressOffset><description>GPIO_FUNC117_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG117_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC117_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC117_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC118_IN_SEL_CFG</name><addressOffset>0x32c</addressOffset><description>GPIO_FUNC118_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG118_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC118_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC118_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC119_IN_SEL_CFG</name><addressOffset>0x330</addressOffset><description>GPIO_FUNC119_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG119_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC119_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC119_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC120_IN_SEL_CFG</name><addressOffset>0x334</addressOffset><description>GPIO_FUNC120_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG120_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC120_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC120_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC121_IN_SEL_CFG</name><addressOffset>0x338</addressOffset><description>GPIO_FUNC121_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG121_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC121_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC121_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC122_IN_SEL_CFG</name><addressOffset>0x33c</addressOffset><description>GPIO_FUNC122_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG122_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC122_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC122_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC123_IN_SEL_CFG</name><addressOffset>0x340</addressOffset><description>GPIO_FUNC123_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG123_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC123_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC123_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC124_IN_SEL_CFG</name><addressOffset>0x344</addressOffset><description>GPIO_FUNC124_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG124_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC124_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC124_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC125_IN_SEL_CFG</name><addressOffset>0x348</addressOffset><description>GPIO_FUNC125_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG125_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC125_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC125_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC126_IN_SEL_CFG</name><addressOffset>0x34c</addressOffset><description>GPIO_FUNC126_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG126_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC126_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC126_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC127_IN_SEL_CFG</name><addressOffset>0x350</addressOffset><description>GPIO_FUNC127_IN_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SIG127_IN_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC127_IN_INV_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC127_IN_SEL</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC0_OUT_SEL_CFG</name><addressOffset>0x554</addressOffset><description>GPIO_FUNC0_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC0_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC0_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC0_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC0_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC1_OUT_SEL_CFG</name><addressOffset>0x558</addressOffset><description>GPIO_FUNC1_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC1_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC1_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC1_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC1_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC2_OUT_SEL_CFG</name><addressOffset>0x55c</addressOffset><description>GPIO_FUNC2_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC2_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC2_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC2_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC2_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC3_OUT_SEL_CFG</name><addressOffset>0x560</addressOffset><description>GPIO_FUNC3_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC3_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC3_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC3_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC3_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC4_OUT_SEL_CFG</name><addressOffset>0x564</addressOffset><description>GPIO_FUNC4_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC4_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC4_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC4_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC4_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC5_OUT_SEL_CFG</name><addressOffset>0x568</addressOffset><description>GPIO_FUNC5_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC5_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC5_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC5_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC5_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC6_OUT_SEL_CFG</name><addressOffset>0x56c</addressOffset><description>GPIO_FUNC6_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC6_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC6_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC6_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC6_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC7_OUT_SEL_CFG</name><addressOffset>0x570</addressOffset><description>GPIO_FUNC7_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC7_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC7_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC7_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC7_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC8_OUT_SEL_CFG</name><addressOffset>0x574</addressOffset><description>GPIO_FUNC8_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC8_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC8_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC8_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC8_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC9_OUT_SEL_CFG</name><addressOffset>0x578</addressOffset><description>GPIO_FUNC9_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC9_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC9_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC9_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC9_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC10_OUT_SEL_CFG</name><addressOffset>0x57c</addressOffset><description>GPIO_FUNC10_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC10_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC10_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC10_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC10_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC11_OUT_SEL_CFG</name><addressOffset>0x580</addressOffset><description>GPIO_FUNC11_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC11_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC11_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC11_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC11_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC12_OUT_SEL_CFG</name><addressOffset>0x584</addressOffset><description>GPIO_FUNC12_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC12_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC12_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC12_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC12_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC13_OUT_SEL_CFG</name><addressOffset>0x588</addressOffset><description>GPIO_FUNC13_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC13_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC13_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC13_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC13_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC14_OUT_SEL_CFG</name><addressOffset>0x58c</addressOffset><description>GPIO_FUNC14_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC14_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC14_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC14_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC14_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC15_OUT_SEL_CFG</name><addressOffset>0x590</addressOffset><description>GPIO_FUNC15_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC15_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC15_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC15_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC15_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC16_OUT_SEL_CFG</name><addressOffset>0x594</addressOffset><description>GPIO_FUNC16_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC16_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC16_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC16_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC16_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC17_OUT_SEL_CFG</name><addressOffset>0x598</addressOffset><description>GPIO_FUNC17_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC17_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC17_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC17_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC17_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC18_OUT_SEL_CFG</name><addressOffset>0x59c</addressOffset><description>GPIO_FUNC18_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC18_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC18_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC18_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC18_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC19_OUT_SEL_CFG</name><addressOffset>0x5a0</addressOffset><description>GPIO_FUNC19_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC19_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC19_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC19_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC19_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC20_OUT_SEL_CFG</name><addressOffset>0x5a4</addressOffset><description>GPIO_FUNC20_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC20_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC20_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC20_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC20_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC21_OUT_SEL_CFG</name><addressOffset>0x5a8</addressOffset><description>GPIO_FUNC21_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC21_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC21_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC21_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC21_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC22_OUT_SEL_CFG</name><addressOffset>0x5ac</addressOffset><description>GPIO_FUNC22_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC22_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC22_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC22_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC22_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC23_OUT_SEL_CFG</name><addressOffset>0x5b0</addressOffset><description>GPIO_FUNC23_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC23_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC23_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC23_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC23_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC24_OUT_SEL_CFG</name><addressOffset>0x5b4</addressOffset><description>GPIO_FUNC24_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC24_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC24_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC24_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC24_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_FUNC25_OUT_SEL_CFG</name><addressOffset>0x5b8</addressOffset><description>GPIO_FUNC25_OUT_SEL_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_FUNC25_OEN_INV_SEL</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC25_OEN_SEL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC25_OUT_INV_SEL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNC25_OUT_SEL</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_CLOCK_GATE</name><addressOffset>0x62c</addressOffset><description>GPIO_CLOCK_GATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_DATE</name><addressOffset>0x6fc</addressOffset><description>GPIO_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>GPIO_SD</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x000000e0</size><usage>registers</usage></addressBlock><registers><register><name>GPIO_SIGMADELTA0</name><addressOffset>0x0</addressOffset><description>GPIO_SIGMADELTA0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SD0_PRESCALE</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>GPIO_SD0_IN</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_SIGMADELTA1</name><addressOffset>0x4</addressOffset><description>GPIO_SIGMADELTA1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SD1_PRESCALE</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>GPIO_SD1_IN</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_SIGMADELTA2</name><addressOffset>0x8</addressOffset><description>GPIO_SIGMADELTA2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SD2_PRESCALE</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>GPIO_SD2_IN</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_SIGMADELTA3</name><addressOffset>0xc</addressOffset><description>GPIO_SIGMADELTA3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SD3_PRESCALE</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>GPIO_SD3_IN</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_SIGMADELTA_CG</name><addressOffset>0x20</addressOffset><description>GPIO_SIGMADELTA_CG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SD_CLK_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_SIGMADELTA_MISC</name><addressOffset>0x24</addressOffset><description>GPIO_SIGMADELTA_MISC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SPI_SWAP</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GPIO_FUNCTION_CLK_EN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>GPIO_SIGMADELTA_VERSION</name><addressOffset>0x28</addressOffset><description>GPIO_SIGMADELTA_VERSION</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>GPIO_SD_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>HMAC</name><baseAddress>0x6003e000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>I2C</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x00000440</size><usage>registers</usage></addressBlock><registers><register><name>I2C_SCL_LOW_PERIOD</name><addressOffset>0x0</addressOffset><description>I2C_SCL_LOW_PERIOD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_LOW_PERIOD</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_CTR</name><addressOffset>0x4</addressOffset><description>I2C_CTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_ADDR_BROADCASTING_EN</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_ADDR_10BIT_RW_CHECK_EN</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SLV_TX_AUTO_START_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_CONF_UPGATE</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_FSM_RST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_ARBITRATION_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_CLK_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RX_LSB_FIRST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TX_LSB_FIRST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TRANS_START</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_MS_MODE</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RX_FULL_ACK_LEVEL</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SAMPLE_SCL_LEVEL</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_FORCE_OUT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SDA_FORCE_OUT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SR</name><addressOffset>0x8</addressOffset><description>I2C_SR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_STATE_LAST</name><bitOffset>28</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>I2C_SCL_MAIN_STATE_LAST</name><bitOffset>24</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>I2C_TXFIFO_CNT</name><bitOffset>18</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>I2C_STRETCH_CAUSE</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>I2C_RXFIFO_CNT</name><bitOffset>8</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>I2C_SLAVE_ADDRESSED</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_BUS_BUSY</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_ARB_LOST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_SLAVE_RW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_RESP_REC</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>I2C_TO</name><addressOffset>0xc</addressOffset><description>I2C_TO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_TIME_OUT_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TIME_OUT_REG</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SLAVE_ADDR</name><addressOffset>0x10</addressOffset><description>I2C_SLAVE_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_ADDR_10BIT_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SLAVE_ADDR</name><bitOffset>0</bitOffset><bitWidth>15</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_FIFO_ST</name><addressOffset>0x14</addressOffset><description>I2C_FIFO_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SLAVE_RW_POINT</name><bitOffset>22</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field><field><name>I2C_TXFIFO_WADDR</name><bitOffset>15</bitOffset><bitWidth>5</bitWidth><access>read-only</access></field><field><name>I2C_TXFIFO_RADDR</name><bitOffset>10</bitOffset><bitWidth>5</bitWidth><access>read-only</access></field><field><name>I2C_RXFIFO_WADDR</name><bitOffset>5</bitOffset><bitWidth>5</bitWidth><access>read-only</access></field><field><name>I2C_RXFIFO_RADDR</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-only</access></field></fields></register><register><name>I2C_FIFO_CONF</name><addressOffset>0x18</addressOffset><description>I2C_FIFO_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_FIFO_PRT_EN</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TX_FIFO_RST</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RX_FIFO_RST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_FIFO_ADDR_CFG_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_NONFIFO_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TXFIFO_WM_THRHD</name><bitOffset>5</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>I2C_RXFIFO_WM_THRHD</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_DATA</name><addressOffset>0x1c</addressOffset><description>I2C_DATA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_FIFO_RDATA</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field></fields></register><register><name>I2C_INT_RAW</name><addressOffset>0x20</addressOffset><description>I2C_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_GENERAL_CALL_INT_RAW</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SLAVE_STRETCH_INT_RAW</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_DET_START_INT_RAW</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_MAIN_ST_TO_INT_RAW</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_ST_TO_INT_RAW</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RXFIFO_UDF_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TXFIFO_OVF_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_NACK_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TRANS_START_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TIME_OUT_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TRANS_COMPLETE_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_MST_TXFIFO_UDF_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_ARBITRATION_LOST_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_BYTE_TRANS_DONE_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_END_DETECT_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RXFIFO_OVF_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TXFIFO_WM_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RXFIFO_WM_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_INT_CLR</name><addressOffset>0x24</addressOffset><description>I2C_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_GENERAL_CALL_INT_CLR</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_SLAVE_STRETCH_INT_CLR</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_DET_START_INT_CLR</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_SCL_MAIN_ST_TO_INT_CLR</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_SCL_ST_TO_INT_CLR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_RXFIFO_UDF_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_TXFIFO_OVF_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_NACK_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_TRANS_START_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_TIME_OUT_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_TRANS_COMPLETE_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_MST_TXFIFO_UDF_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_ARBITRATION_LOST_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_BYTE_TRANS_DONE_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_END_DETECT_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_RXFIFO_OVF_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_TXFIFO_WM_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_RXFIFO_WM_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>I2C_INT_ENA</name><addressOffset>0x28</addressOffset><description>I2C_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_GENERAL_CALL_INT_ENA</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SLAVE_STRETCH_INT_ENA</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_DET_START_INT_ENA</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_MAIN_ST_TO_INT_ENA</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_ST_TO_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RXFIFO_UDF_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TXFIFO_OVF_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_NACK_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TRANS_START_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TIME_OUT_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TRANS_COMPLETE_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_MST_TXFIFO_UDF_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_ARBITRATION_LOST_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_BYTE_TRANS_DONE_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_END_DETECT_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RXFIFO_OVF_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_TXFIFO_WM_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_RXFIFO_WM_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_INT_STATUS</name><addressOffset>0x2c</addressOffset><description>I2C_INT_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_GENERAL_CALL_INT_ST</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_SLAVE_STRETCH_INT_ST</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_DET_START_INT_ST</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_SCL_MAIN_ST_TO_INT_ST</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_SCL_ST_TO_INT_ST</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_RXFIFO_UDF_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_TXFIFO_OVF_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_NACK_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_TRANS_START_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_TIME_OUT_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_TRANS_COMPLETE_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_MST_TXFIFO_UDF_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_ARBITRATION_LOST_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_BYTE_TRANS_DONE_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_END_DETECT_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_RXFIFO_OVF_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_TXFIFO_WM_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2C_RXFIFO_WM_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>I2C_SDA_HOLD</name><addressOffset>0x30</addressOffset><description>I2C_SDA_HOLD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SDA_HOLD_TIME</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SDA_SAMPLE</name><addressOffset>0x34</addressOffset><description>I2C_SDA_SAMPLE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SDA_SAMPLE_TIME</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_HIGH_PERIOD</name><addressOffset>0x38</addressOffset><description>I2C_SCL_HIGH_PERIOD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_WAIT_HIGH_PERIOD</name><bitOffset>9</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field><field><name>I2C_SCL_HIGH_PERIOD</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_START_HOLD</name><addressOffset>0x40</addressOffset><description>I2C_SCL_START_HOLD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_START_HOLD_TIME</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_RSTART_SETUP</name><addressOffset>0x44</addressOffset><description>I2C_SCL_RSTART_SETUP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_RSTART_SETUP_TIME</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_STOP_HOLD</name><addressOffset>0x48</addressOffset><description>I2C_SCL_STOP_HOLD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_STOP_HOLD_TIME</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_STOP_SETUP</name><addressOffset>0x4c</addressOffset><description>I2C_SCL_STOP_SETUP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_STOP_SETUP_TIME</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_FILTER_CFG</name><addressOffset>0x50</addressOffset><description>I2C_FILTER_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SDA_FILTER_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_FILTER_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SDA_FILTER_THRES</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>I2C_SCL_FILTER_THRES</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_CLK_CONF</name><addressOffset>0x54</addressOffset><description>I2C_CLK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCLK_ACTIVE</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCLK_SEL</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCLK_DIV_B</name><bitOffset>14</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>I2C_SCLK_DIV_A</name><bitOffset>8</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>I2C_SCLK_DIV_NUM</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD0</name><addressOffset>0x58</addressOffset><description>I2C_COMD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND0_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND0</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD1</name><addressOffset>0x5c</addressOffset><description>I2C_COMD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND1_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND1</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD2</name><addressOffset>0x60</addressOffset><description>I2C_COMD2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND2_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND2</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD3</name><addressOffset>0x64</addressOffset><description>I2C_COMD3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND3_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND3</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD4</name><addressOffset>0x68</addressOffset><description>I2C_COMD4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND4_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND4</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD5</name><addressOffset>0x6c</addressOffset><description>I2C_COMD5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND5_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND5</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD6</name><addressOffset>0x70</addressOffset><description>I2C_COMD6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND6_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND6</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_COMD7</name><addressOffset>0x74</addressOffset><description>I2C_COMD7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_COMMAND7_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_COMMAND7</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_ST_TIME_OUT</name><addressOffset>0x78</addressOffset><description>I2C_SCL_ST_TIME_OUT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_ST_TO_REG</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_MAIN_ST_TIME_OUT</name><addressOffset>0x7c</addressOffset><description>I2C_SCL_MAIN_ST_TIME_OUT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SCL_MAIN_ST_TO_REG</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_SP_CONF</name><addressOffset>0x80</addressOffset><description>I2C_SCL_SP_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SDA_PD_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_PD_EN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SCL_RST_SLV_NUM</name><bitOffset>1</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>I2C_SCL_RST_SLV_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_SCL_STRETCH_CONF</name><addressOffset>0x84</addressOffset><description>I2C_SCL_STRETCH_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_SLAVE_BYTE_ACK_LVL</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SLAVE_BYTE_ACK_CTL_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_SLAVE_SCL_STRETCH_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2C_SLAVE_SCL_STRETCH_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C_STRETCH_PROTECT_NUM</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>I2C_DATE</name><addressOffset>0xf8</addressOffset><description>I2C_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2C_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>I2C_EXT</name><baseAddress>0x60013000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>I2S</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x000002e0</size><usage>registers</usage></addressBlock><registers><register><name>I2S_INT_RAW</name><addressOffset>0xc</addressOffset><description>I2S_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_HUNG_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2S_RX_HUNG_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2S_TX_DONE_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2S_RX_DONE_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>I2S_INT_ST</name><addressOffset>0x10</addressOffset><description>I2S_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_HUNG_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2S_RX_HUNG_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2S_TX_DONE_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>I2S_RX_DONE_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>I2S_INT_ENA</name><addressOffset>0x14</addressOffset><description>I2S_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_HUNG_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_HUNG_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_DONE_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_DONE_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_INT_CLR</name><addressOffset>0x18</addressOffset><description>I2S_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_HUNG_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2S_RX_HUNG_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2S_TX_DONE_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2S_RX_DONE_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>I2S_RX_CONF</name><addressOffset>0x20</addressOffset><description>I2S_RX_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_RX_PDM_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_EN</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_BIT_ORDER</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_WS_IDLE_POL</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_24_FILL_EN</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_LEFT_ALIGN</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_STOP_MODE</name><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_RX_PCM_BYPASS</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_PCM_CONF</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_RX_MONO_FST_VLD</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_UPDATE</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_BIG_ENDIAN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_MONO</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_SLAVE_MOD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_START</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_FIFO_RESET</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2S_RX_RESET</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>I2S_TX_CONF</name><addressOffset>0x24</addressOffset><description>I2S_TX_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_SIG_LOOPBACK</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_CHAN_MOD</name><bitOffset>24</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_EN</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_BIT_ORDER</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_WS_IDLE_POL</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_24_FILL_EN</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_LEFT_ALIGN</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_STOP_EN</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_PCM_BYPASS</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_PCM_CONF</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_MONO_FST_VLD</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_UPDATE</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_BIG_ENDIAN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_CHAN_EQUAL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_MONO</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_SLAVE_MOD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_START</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_FIFO_RESET</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>I2S_TX_RESET</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>I2S_RX_CONF1</name><addressOffset>0x28</addressOffset><description>I2S_RX_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_RX_MSB_SHIFT</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN_BITS</name><bitOffset>24</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>I2S_RX_HALF_SAMPLE_BITS</name><bitOffset>18</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>I2S_RX_BITS_MOD</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>I2S_RX_BCK_DIV_NUM</name><bitOffset>7</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_WS_WIDTH</name><bitOffset>0</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_TX_CONF1</name><addressOffset>0x2c</addressOffset><description>I2S_TX_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_MSB_SHIFT</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN_BITS</name><bitOffset>24</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>I2S_TX_HALF_SAMPLE_BITS</name><bitOffset>18</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>I2S_TX_BITS_MOD</name><bitOffset>13</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>I2S_TX_BCK_DIV_NUM</name><bitOffset>7</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_WS_WIDTH</name><bitOffset>0</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_RX_CLKM_CONF</name><addressOffset>0x30</addressOffset><description>I2S_RX_CLKM_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_MCLK_SEL</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_CLK_SEL</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_RX_CLK_ACTIVE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_CLKM_DIV_NUM</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_TX_CLKM_CONF</name><addressOffset>0x34</addressOffset><description>I2S_TX_CLKM_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_CLK_EN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_CLK_SEL</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_CLK_ACTIVE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_CLKM_DIV_NUM</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_RX_CLKM_DIV_CONF</name><addressOffset>0x38</addressOffset><description>I2S_RX_CLKM_DIV_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_RX_CLKM_DIV_YN1</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_CLKM_DIV_X</name><bitOffset>18</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>I2S_RX_CLKM_DIV_Y</name><bitOffset>9</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>I2S_RX_CLKM_DIV_Z</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_TX_CLKM_DIV_CONF</name><addressOffset>0x3c</addressOffset><description>I2S_TX_CLKM_DIV_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_CLKM_DIV_YN1</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_CLKM_DIV_X</name><bitOffset>18</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>I2S_TX_CLKM_DIV_Y</name><bitOffset>9</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>I2S_TX_CLKM_DIV_Z</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_TX_PCM2PDM_CONF</name><addressOffset>0x40</addressOffset><description>I2S_TX_PCM2PDM_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_PCM2PDM_CONV_EN</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_DAC_MODE_EN</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_DAC_2OUT_EN</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_SIGMADELTA_DITHER</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_SIGMADELTA_DITHER2</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_SIGMADELTA_IN_SHIFT</name><bitOffset>19</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_SINC_IN_SHIFT</name><bitOffset>17</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_LP_IN_SHIFT</name><bitOffset>15</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_HP_IN_SHIFT</name><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_PRESCALE</name><bitOffset>5</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_SINC_OSR2</name><bitOffset>1</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_HP_BYPASS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_TX_PCM2PDM_CONF1</name><addressOffset>0x44</addressOffset><description>I2S_TX_PCM2PDM_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_IIR_HP_MULT12_0</name><bitOffset>23</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>I2S_TX_IIR_HP_MULT12_5</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_FS</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>I2S_TX_PDM_FP</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_RX_TDM_CTRL</name><addressOffset>0x50</addressOffset><description>I2S_RX_TDM_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_RX_TDM_TOT_CHAN_NUM</name><bitOffset>16</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN15_EN</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN14_EN</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN13_EN</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN12_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN11_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN10_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN9_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_CHAN8_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN7_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN6_EN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN5_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN4_EN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN3_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN2_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN1_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_RX_TDM_PDM_CHAN0_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_TX_TDM_CTRL</name><addressOffset>0x54</addressOffset><description>I2S_TX_TDM_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_TDM_SKIP_MSK_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_TOT_CHAN_NUM</name><bitOffset>16</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN15_EN</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN14_EN</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN13_EN</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN12_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN11_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN10_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN9_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN8_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN7_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN6_EN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN5_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN4_EN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN3_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN2_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN1_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_TX_TDM_CHAN0_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_RX_TIMING</name><addressOffset>0x58</addressOffset><description>I2S_RX_TIMING</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_RX_BCK_IN_DM</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_RX_WS_IN_DM</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_RX_BCK_OUT_DM</name><bitOffset>20</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_RX_WS_OUT_DM</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_RX_SD_IN_DM</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_TX_TIMING</name><addressOffset>0x5c</addressOffset><description>I2S_TX_TIMING</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_BCK_IN_DM</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_WS_IN_DM</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_BCK_OUT_DM</name><bitOffset>20</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_WS_OUT_DM</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_SD1_OUT_DM</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>I2S_TX_SD_OUT_DM</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_LC_HUNG_CONF</name><addressOffset>0x60</addressOffset><description>I2S_LC_HUNG_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_LC_FIFO_TIMEOUT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2S_LC_FIFO_TIMEOUT_SHIFT</name><bitOffset>8</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>I2S_LC_FIFO_TIMEOUT</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_RXEOF_NUM</name><addressOffset>0x64</addressOffset><description>I2S_RXEOF_NUM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_RX_EOF_NUM</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_CONF_SIGLE_DATA</name><addressOffset>0x68</addressOffset><description>I2S_CONF_SIGLE_DATA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_SINGLE_DATA</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>I2S_STATE</name><addressOffset>0x6c</addressOffset><description>I2S_STATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_TX_IDLE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>I2S_DATE</name><addressOffset>0x80</addressOffset><description>I2S_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>I2S_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>I2S0</name><baseAddress>0x6002d000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>INTERRUPT</name><baseAddress>0x600c2000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>INTERRUPT_CORE0</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x00000ce0</size><usage>registers</usage></addressBlock><registers><register><name>INTERRUPT_CORE0_MAC_INTR_MAP</name><addressOffset>0x0</addressOffset><description>INTERRUPT_CORE0_MAC_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_MAC_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_MAC_NMI_MAP</name><addressOffset>0x4</addressOffset><description>INTERRUPT_CORE0_MAC_NMI_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_MAC_NMI_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_PWR_INTR_MAP</name><addressOffset>0x8</addressOffset><description>INTERRUPT_CORE0_PWR_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_PWR_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_BB_INT_MAP</name><addressOffset>0xc</addressOffset><description>INTERRUPT_CORE0_BB_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_BB_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_BT_MAC_INT_MAP</name><addressOffset>0x10</addressOffset><description>INTERRUPT_CORE0_BT_MAC_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_BT_MAC_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_BT_BB_INT_MAP</name><addressOffset>0x14</addressOffset><description>INTERRUPT_CORE0_BT_BB_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_BT_BB_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_BT_BB_NMI_MAP</name><addressOffset>0x18</addressOffset><description>INTERRUPT_CORE0_BT_BB_NMI_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_BT_BB_NMI_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_RWBT_IRQ_MAP</name><addressOffset>0x1c</addressOffset><description>INTERRUPT_CORE0_RWBT_IRQ_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_RWBT_IRQ_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_RWBLE_IRQ_MAP</name><addressOffset>0x20</addressOffset><description>INTERRUPT_CORE0_RWBLE_IRQ_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_RWBLE_IRQ_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_RWBT_NMI_MAP</name><addressOffset>0x24</addressOffset><description>INTERRUPT_CORE0_RWBT_NMI_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_RWBT_NMI_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_RWBLE_NMI_MAP</name><addressOffset>0x28</addressOffset><description>INTERRUPT_CORE0_RWBLE_NMI_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_RWBLE_NMI_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_I2C_MST_INT_MAP</name><addressOffset>0x2c</addressOffset><description>INTERRUPT_CORE0_I2C_MST_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_I2C_MST_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SLC0_INTR_MAP</name><addressOffset>0x30</addressOffset><description>INTERRUPT_CORE0_SLC0_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SLC0_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SLC1_INTR_MAP</name><addressOffset>0x34</addressOffset><description>INTERRUPT_CORE0_SLC1_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SLC1_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_APB_CTRL_INTR_MAP</name><addressOffset>0x38</addressOffset><description>INTERRUPT_CORE0_APB_CTRL_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_APB_CTRL_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_UHCI0_INTR_MAP</name><addressOffset>0x3c</addressOffset><description>INTERRUPT_CORE0_UHCI0_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_UHCI0_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP</name><addressOffset>0x40</addressOffset><description>INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP</name><addressOffset>0x44</addressOffset><description>INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SPI_INTR_1_MAP</name><addressOffset>0x48</addressOffset><description>INTERRUPT_CORE0_SPI_INTR_1_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SPI_INTR_1_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SPI_INTR_2_MAP</name><addressOffset>0x4c</addressOffset><description>INTERRUPT_CORE0_SPI_INTR_2_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SPI_INTR_2_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_I2S1_INT_MAP</name><addressOffset>0x50</addressOffset><description>INTERRUPT_CORE0_I2S1_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_I2S1_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_UART_INTR_MAP</name><addressOffset>0x54</addressOffset><description>INTERRUPT_CORE0_UART_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_UART_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_UART1_INTR_MAP</name><addressOffset>0x58</addressOffset><description>INTERRUPT_CORE0_UART1_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_UART1_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_LEDC_INT_MAP</name><addressOffset>0x5c</addressOffset><description>INTERRUPT_CORE0_LEDC_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_LEDC_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_EFUSE_INT_MAP</name><addressOffset>0x60</addressOffset><description>INTERRUPT_CORE0_EFUSE_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_EFUSE_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CAN_INT_MAP</name><addressOffset>0x64</addressOffset><description>INTERRUPT_CORE0_CAN_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CAN_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_USB_INTR_MAP</name><addressOffset>0x68</addressOffset><description>INTERRUPT_CORE0_USB_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_USB_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_RTC_CORE_INTR_MAP</name><addressOffset>0x6c</addressOffset><description>INTERRUPT_CORE0_RTC_CORE_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_RTC_CORE_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_RMT_INTR_MAP</name><addressOffset>0x70</addressOffset><description>INTERRUPT_CORE0_RMT_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_RMT_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_I2C_EXT0_INTR_MAP</name><addressOffset>0x74</addressOffset><description>INTERRUPT_CORE0_I2C_EXT0_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_I2C_EXT0_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_TIMER_INT1_MAP</name><addressOffset>0x78</addressOffset><description>INTERRUPT_CORE0_TIMER_INT1_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_TIMER_INT1_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_TIMER_INT2_MAP</name><addressOffset>0x7c</addressOffset><description>INTERRUPT_CORE0_TIMER_INT2_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_TIMER_INT2_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_TG_T0_INT_MAP</name><addressOffset>0x80</addressOffset><description>INTERRUPT_CORE0_TG_T0_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_TG_T0_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_TG_WDT_INT_MAP</name><addressOffset>0x84</addressOffset><description>INTERRUPT_CORE0_TG_WDT_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_TG_WDT_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_TG1_T0_INT_MAP</name><addressOffset>0x88</addressOffset><description>INTERRUPT_CORE0_TG1_T0_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_TG1_T0_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_TG1_WDT_INT_MAP</name><addressOffset>0x8c</addressOffset><description>INTERRUPT_CORE0_TG1_WDT_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_TG1_WDT_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CACHE_IA_INT_MAP</name><addressOffset>0x90</addressOffset><description>INTERRUPT_CORE0_CACHE_IA_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CACHE_IA_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP</name><addressOffset>0x94</addressOffset><description>INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP</name><addressOffset>0x98</addressOffset><description>INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP</name><addressOffset>0x9c</addressOffset><description>INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP</name><addressOffset>0xa0</addressOffset><description>INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP</name><addressOffset>0xa4</addressOffset><description>INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP</name><addressOffset>0xa8</addressOffset><description>INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_APB_ADC_INT_MAP</name><addressOffset>0xac</addressOffset><description>INTERRUPT_CORE0_APB_ADC_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_APB_ADC_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_DMA_CH0_INT_MAP</name><addressOffset>0xb0</addressOffset><description>INTERRUPT_CORE0_DMA_CH0_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_DMA_CH0_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_DMA_CH1_INT_MAP</name><addressOffset>0xb4</addressOffset><description>INTERRUPT_CORE0_DMA_CH1_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_DMA_CH1_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_DMA_CH2_INT_MAP</name><addressOffset>0xb8</addressOffset><description>INTERRUPT_CORE0_DMA_CH2_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_DMA_CH2_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_RSA_INT_MAP</name><addressOffset>0xbc</addressOffset><description>INTERRUPT_CORE0_RSA_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_RSA_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_AES_INT_MAP</name><addressOffset>0xc0</addressOffset><description>INTERRUPT_CORE0_AES_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_AES_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_SHA_INT_MAP</name><addressOffset>0xc4</addressOffset><description>INTERRUPT_CORE0_SHA_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_SHA_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP</name><addressOffset>0xc8</addressOffset><description>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP</name><addressOffset>0xcc</addressOffset><description>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP</name><addressOffset>0xd0</addressOffset><description>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP</name><addressOffset>0xd4</addressOffset><description>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP</name><addressOffset>0xd8</addressOffset><description>INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP</name><addressOffset>0xdc</addressOffset><description>INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</name><addressOffset>0xe0</addressOffset><description>INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</name><addressOffset>0xe4</addressOffset><description>INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP</name><addressOffset>0xe8</addressOffset><description>INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</name><addressOffset>0xec</addressOffset><description>INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP</name><addressOffset>0xf0</addressOffset><description>INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP</name><addressOffset>0xf4</addressOffset><description>INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_INTR_STATUS_0</name><addressOffset>0xf8</addressOffset><description>INTERRUPT_CORE0_INTR_STATUS_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_INTR_STATUS_0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>INTERRUPT_CORE0_INTR_STATUS_1</name><addressOffset>0xfc</addressOffset><description>INTERRUPT_CORE0_INTR_STATUS_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_INTR_STATUS_1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>INTERRUPT_CORE0_CLOCK_GATE</name><addressOffset>0x100</addressOffset><description>INTERRUPT_CORE0_CLOCK_GATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_ENABLE</name><addressOffset>0x104</addressOffset><description>INTERRUPT_CORE0_CPU_INT_ENABLE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INT_ENABLE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_TYPE</name><addressOffset>0x108</addressOffset><description>INTERRUPT_CORE0_CPU_INT_TYPE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INT_TYPE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_CLEAR</name><addressOffset>0x10c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_CLEAR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INT_CLEAR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_EIP_STATUS</name><addressOffset>0x110</addressOffset><description>INTERRUPT_CORE0_CPU_INT_EIP_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INT_EIP_STATUS</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_0</name><addressOffset>0x114</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_0_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_1</name><addressOffset>0x118</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_1_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_2</name><addressOffset>0x11c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_2_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_3</name><addressOffset>0x120</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_3_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_4</name><addressOffset>0x124</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_4_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_5</name><addressOffset>0x128</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_5_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_6</name><addressOffset>0x12c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_6_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_7</name><addressOffset>0x130</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_7_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_8</name><addressOffset>0x134</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_8</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_8_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_9</name><addressOffset>0x138</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_9</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_9_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_10</name><addressOffset>0x13c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_10</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_10_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_11</name><addressOffset>0x140</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_11</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_11_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_12</name><addressOffset>0x144</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_12</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_12_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_13</name><addressOffset>0x148</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_13</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_13_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_14</name><addressOffset>0x14c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_14</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_14_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_15</name><addressOffset>0x150</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_15</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_15_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_16</name><addressOffset>0x154</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_16</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_16_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_17</name><addressOffset>0x158</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_17</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_17_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_18</name><addressOffset>0x15c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_18</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_18_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_19</name><addressOffset>0x160</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_19</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_19_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_20</name><addressOffset>0x164</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_20</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_20_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_21</name><addressOffset>0x168</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_21</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_21_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_22</name><addressOffset>0x16c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_22</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_22_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_23</name><addressOffset>0x170</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_23</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_23_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_24</name><addressOffset>0x174</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_24</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_24_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_25</name><addressOffset>0x178</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_25</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_25_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_26</name><addressOffset>0x17c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_26</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_26_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_27</name><addressOffset>0x180</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_27</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_27_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_28</name><addressOffset>0x184</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_28</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_28_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_29</name><addressOffset>0x188</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_29</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_29_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_30</name><addressOffset>0x18c</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_30</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_30_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_PRI_31</name><addressOffset>0x190</addressOffset><description>INTERRUPT_CORE0_CPU_INT_PRI_31</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_PRI_31_MAP</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_CPU_INT_THRESH</name><addressOffset>0x194</addressOffset><description>INTERRUPT_CORE0_CPU_INT_THRESH</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_CPU_INT_THRESH</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>INTERRUPT_CORE0_INTERRUPT_DATE</name><addressOffset>0x7fc</addressOffset><description>INTERRUPT_CORE0_INTERRUPT_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>INTERRUPT_CORE0_INTERRUPT_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>IO_MUX</name><baseAddress>0x60009000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>LEDC</name><baseAddress>0x60019000</baseAddress><addressBlock><offset>0</offset><size>0x00000580</size><usage>registers</usage></addressBlock><registers><register><name>LEDC_LSCH0_CONF0</name><addressOffset>0x0</addressOffset><description>LEDC_LSCH0_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_RESET_LSCH0</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_EN_LSCH0</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_NUM_LSCH0</name><bitOffset>5</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_PARA_UP_LSCH0</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_IDLE_LV_LSCH0</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_SIG_OUT_EN_LSCH0</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_TIMER_SEL_LSCH0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH0_HPOINT</name><addressOffset>0x4</addressOffset><description>LEDC_LSCH0_HPOINT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_HPOINT_LSCH0</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH0_DUTY</name><addressOffset>0x8</addressOffset><description>LEDC_LSCH0_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH0</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH0_CONF1</name><addressOffset>0xc</addressOffset><description>LEDC_LSCH0_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_START_LSCH0</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_INC_LSCH0</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_NUM_LSCH0</name><bitOffset>20</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CYCLE_LSCH0</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_SCALE_LSCH0</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH0_DUTY_R</name><addressOffset>0x10</addressOffset><description>LEDC_LSCH0_DUTY_R</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH0</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSCH1_CONF0</name><addressOffset>0x14</addressOffset><description>LEDC_LSCH1_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_RESET_LSCH1</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_EN_LSCH1</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_NUM_LSCH1</name><bitOffset>5</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_PARA_UP_LSCH1</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_IDLE_LV_LSCH1</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_SIG_OUT_EN_LSCH1</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_TIMER_SEL_LSCH1</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH1_HPOINT</name><addressOffset>0x18</addressOffset><description>LEDC_LSCH1_HPOINT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_HPOINT_LSCH1</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH1_DUTY</name><addressOffset>0x1c</addressOffset><description>LEDC_LSCH1_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH1</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH1_CONF1</name><addressOffset>0x20</addressOffset><description>LEDC_LSCH1_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_START_LSCH1</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_INC_LSCH1</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_NUM_LSCH1</name><bitOffset>20</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CYCLE_LSCH1</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_SCALE_LSCH1</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH1_DUTY_R</name><addressOffset>0x24</addressOffset><description>LEDC_LSCH1_DUTY_R</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH1</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSCH2_CONF0</name><addressOffset>0x28</addressOffset><description>LEDC_LSCH2_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_RESET_LSCH2</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_EN_LSCH2</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_NUM_LSCH2</name><bitOffset>5</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_PARA_UP_LSCH2</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_IDLE_LV_LSCH2</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_SIG_OUT_EN_LSCH2</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_TIMER_SEL_LSCH2</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH2_HPOINT</name><addressOffset>0x2c</addressOffset><description>LEDC_LSCH2_HPOINT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_HPOINT_LSCH2</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH2_DUTY</name><addressOffset>0x30</addressOffset><description>LEDC_LSCH2_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH2</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH2_CONF1</name><addressOffset>0x34</addressOffset><description>LEDC_LSCH2_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_START_LSCH2</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_INC_LSCH2</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_NUM_LSCH2</name><bitOffset>20</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CYCLE_LSCH2</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_SCALE_LSCH2</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH2_DUTY_R</name><addressOffset>0x38</addressOffset><description>LEDC_LSCH2_DUTY_R</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH2</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSCH3_CONF0</name><addressOffset>0x3c</addressOffset><description>LEDC_LSCH3_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_RESET_LSCH3</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_EN_LSCH3</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_NUM_LSCH3</name><bitOffset>5</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_PARA_UP_LSCH3</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_IDLE_LV_LSCH3</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_SIG_OUT_EN_LSCH3</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_TIMER_SEL_LSCH3</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH3_HPOINT</name><addressOffset>0x40</addressOffset><description>LEDC_LSCH3_HPOINT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_HPOINT_LSCH3</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH3_DUTY</name><addressOffset>0x44</addressOffset><description>LEDC_LSCH3_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH3</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH3_CONF1</name><addressOffset>0x48</addressOffset><description>LEDC_LSCH3_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_START_LSCH3</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_INC_LSCH3</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_NUM_LSCH3</name><bitOffset>20</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CYCLE_LSCH3</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_SCALE_LSCH3</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH3_DUTY_R</name><addressOffset>0x4c</addressOffset><description>LEDC_LSCH3_DUTY_R</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH3</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSCH4_CONF0</name><addressOffset>0x50</addressOffset><description>LEDC_LSCH4_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_RESET_LSCH4</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_EN_LSCH4</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_NUM_LSCH4</name><bitOffset>5</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_PARA_UP_LSCH4</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_IDLE_LV_LSCH4</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_SIG_OUT_EN_LSCH4</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_TIMER_SEL_LSCH4</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH4_HPOINT</name><addressOffset>0x54</addressOffset><description>LEDC_LSCH4_HPOINT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_HPOINT_LSCH4</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH4_DUTY</name><addressOffset>0x58</addressOffset><description>LEDC_LSCH4_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH4</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH4_CONF1</name><addressOffset>0x5c</addressOffset><description>LEDC_LSCH4_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_START_LSCH4</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_INC_LSCH4</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_NUM_LSCH4</name><bitOffset>20</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CYCLE_LSCH4</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_SCALE_LSCH4</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH4_DUTY_R</name><addressOffset>0x60</addressOffset><description>LEDC_LSCH4_DUTY_R</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH4</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSCH5_CONF0</name><addressOffset>0x64</addressOffset><description>LEDC_LSCH5_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_RESET_LSCH5</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_EN_LSCH5</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_NUM_LSCH5</name><bitOffset>5</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_PARA_UP_LSCH5</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_IDLE_LV_LSCH5</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_SIG_OUT_EN_LSCH5</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_TIMER_SEL_LSCH5</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH5_HPOINT</name><addressOffset>0x68</addressOffset><description>LEDC_LSCH5_HPOINT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_HPOINT_LSCH5</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH5_DUTY</name><addressOffset>0x6c</addressOffset><description>LEDC_LSCH5_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH5</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH5_CONF1</name><addressOffset>0x70</addressOffset><description>LEDC_LSCH5_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_START_LSCH5</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_INC_LSCH5</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_NUM_LSCH5</name><bitOffset>20</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CYCLE_LSCH5</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_SCALE_LSCH5</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSCH5_DUTY_R</name><addressOffset>0x74</addressOffset><description>LEDC_LSCH5_DUTY_R</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DUTY_LSCH5</name><bitOffset>0</bitOffset><bitWidth>19</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSTIMER0_CONF</name><addressOffset>0xa0</addressOffset><description>LEDC_LSTIMER0_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER0_PARA_UP</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_TICK_SEL_LSTIMER0</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER0_RST</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER0_PAUSE</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_CLK_DIV_LSTIMER0</name><bitOffset>4</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER0_DUTY_RES</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSTIMER0_VALUE</name><addressOffset>0xa4</addressOffset><description>LEDC_LSTIMER0_VALUE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER0_CNT</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSTIMER1_CONF</name><addressOffset>0xa8</addressOffset><description>LEDC_LSTIMER1_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER1_PARA_UP</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_TICK_SEL_LSTIMER1</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER1_RST</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER1_PAUSE</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_CLK_DIV_LSTIMER1</name><bitOffset>4</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER1_DUTY_RES</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSTIMER1_VALUE</name><addressOffset>0xac</addressOffset><description>LEDC_LSTIMER1_VALUE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER1_CNT</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSTIMER2_CONF</name><addressOffset>0xb0</addressOffset><description>LEDC_LSTIMER2_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER2_PARA_UP</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_TICK_SEL_LSTIMER2</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER2_RST</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER2_PAUSE</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_CLK_DIV_LSTIMER2</name><bitOffset>4</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER2_DUTY_RES</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSTIMER2_VALUE</name><addressOffset>0xb4</addressOffset><description>LEDC_LSTIMER2_VALUE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER2_CNT</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_LSTIMER3_CONF</name><addressOffset>0xb8</addressOffset><description>LEDC_LSTIMER3_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER3_PARA_UP</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_TICK_SEL_LSTIMER3</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER3_RST</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER3_PAUSE</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_CLK_DIV_LSTIMER3</name><bitOffset>4</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER3_DUTY_RES</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_LSTIMER3_VALUE</name><addressOffset>0xbc</addressOffset><description>LEDC_LSTIMER3_VALUE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_LSTIMER3_CNT</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_INT_RAW</name><addressOffset>0xc0</addressOffset><description>LEDC_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_LSCH5_INT_RAW</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH4_INT_RAW</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH3_INT_RAW</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH2_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH1_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH0_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH5_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH4_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH3_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH2_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH1_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH0_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER3_OVF_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER2_OVF_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER1_OVF_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER0_OVF_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_INT_ST</name><addressOffset>0xc4</addressOffset><description>LEDC_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_LSCH5_INT_ST</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH4_INT_ST</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH3_INT_ST</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH2_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH1_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_OVF_CNT_LSCH0_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH5_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH4_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH3_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH2_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH1_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH0_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER3_OVF_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER2_OVF_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER1_OVF_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>LEDC_LSTIMER0_OVF_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>LEDC_INT_ENA</name><addressOffset>0xc8</addressOffset><description>LEDC_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_LSCH5_INT_ENA</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_CNT_LSCH4_INT_ENA</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_CNT_LSCH3_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_CNT_LSCH2_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_CNT_LSCH1_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_OVF_CNT_LSCH0_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH5_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH4_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH3_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH2_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH1_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH0_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER3_OVF_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER2_OVF_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER1_OVF_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_LSTIMER0_OVF_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_INT_CLR</name><addressOffset>0xcc</addressOffset><description>LEDC_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_OVF_CNT_LSCH5_INT_CLR</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_LSCH4_INT_CLR</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_LSCH3_INT_CLR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_LSCH2_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_LSCH1_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_OVF_CNT_LSCH0_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH5_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH4_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH3_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH2_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH1_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_DUTY_CHNG_END_LSCH0_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_LSTIMER3_OVF_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_LSTIMER2_OVF_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_LSTIMER1_OVF_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>LEDC_LSTIMER0_OVF_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>LEDC_CONF</name><addressOffset>0xd0</addressOffset><description>LEDC_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_CLK_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LEDC_APB_CLK_SEL</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>LEDC_DATE</name><addressOffset>0xfc</addressOffset><description>LEDC_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>LEDC_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>MCPWM</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>NRX</name><baseAddress>0x6001cc00</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>RMT</name><baseAddress>0x60016000</baseAddress><addressBlock><offset>0</offset><size>0x00000340</size><usage>registers</usage></addressBlock><registers><register><name>RMT_CH0CONF0</name><addressOffset>0x10</addressOffset><description>RMT_CH0CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CONF_UPDATE_CH0</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_AFIFO_RST_CH0</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CARRIER_OUT_LV_CH0</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_EN_CH0</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_EFF_EN_CH0</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_SIZE_CH0</name><bitOffset>16</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RMT_DIV_CNT_CH0</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RMT_TX_STOP_CH0</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_IDLE_OUT_EN_CH0</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_IDLE_OUT_LV_CH0</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_TX_WRAP_EN_CH0</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_TX_CONTI_MODE_CH0</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_APB_MEM_RST_CH0</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_MEM_RD_RST_CH0</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_TX_START_CH0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RMT_CH1CONF0</name><addressOffset>0x14</addressOffset><description>RMT_CH1CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CONF_UPDATE_CH1</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_AFIFO_RST_CH1</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CARRIER_OUT_LV_CH1</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_EN_CH1</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_EFF_EN_CH1</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_SIZE_CH1</name><bitOffset>16</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RMT_DIV_CNT_CH1</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RMT_TX_STOP_CH1</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_IDLE_OUT_EN_CH1</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_IDLE_OUT_LV_CH1</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_TX_WRAP_EN_CH1</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_TX_CONTI_MODE_CH1</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_APB_MEM_RST_CH1</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_MEM_RD_RST_CH1</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_TX_START_CH1</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RMT_CH2CONF0</name><addressOffset>0x18</addressOffset><description>RMT_CH2CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CARRIER_OUT_LV_CH2</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_EN_CH2</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_SIZE_CH2</name><bitOffset>23</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RMT_IDLE_THRES_CH2</name><bitOffset>8</bitOffset><bitWidth>15</bitWidth><access>read-write</access></field><field><name>RMT_DIV_CNT_CH2</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH2CONF1</name><addressOffset>0x1c</addressOffset><description>RMT_CH2CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CONF_UPDATE_CH2</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_AFIFO_RST_CH2</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_MEM_RX_WRAP_EN_CH2</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_RX_FILTER_THRES_CH2</name><bitOffset>5</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RMT_RX_FILTER_EN_CH2</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_OWNER_CH2</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_APB_MEM_RST_CH2</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_MEM_WR_RST_CH2</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_RX_EN_CH2</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH3CONF0</name><addressOffset>0x20</addressOffset><description>RMT_CH3CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CARRIER_OUT_LV_CH3</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_EN_CH3</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_SIZE_CH3</name><bitOffset>23</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RMT_IDLE_THRES_CH3</name><bitOffset>8</bitOffset><bitWidth>15</bitWidth><access>read-write</access></field><field><name>RMT_DIV_CNT_CH3</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH3CONF1</name><addressOffset>0x24</addressOffset><description>RMT_CH3CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CONF_UPDATE_CH3</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_AFIFO_RST_CH3</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_MEM_RX_WRAP_EN_CH3</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_RX_FILTER_THRES_CH3</name><bitOffset>5</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RMT_RX_FILTER_EN_CH3</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_OWNER_CH3</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_APB_MEM_RST_CH3</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_MEM_WR_RST_CH3</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_RX_EN_CH3</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH0STATUS</name><addressOffset>0x28</addressOffset><description>RMT_CH0STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_APB_MEM_RADDR_CH0</name><bitOffset>24</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_WR_ERR_CH0</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_MEM_EMPTY_CH0</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_RD_ERR_CH0</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_WADDR_CH0</name><bitOffset>12</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field><field><name>RMT_STATE_CH0</name><bitOffset>9</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>RMT_MEM_RADDR_EX_CH0</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field></fields></register><register><name>RMT_CH1STATUS</name><addressOffset>0x2c</addressOffset><description>RMT_CH1STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_APB_MEM_RADDR_CH1</name><bitOffset>24</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_WR_ERR_CH1</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_MEM_EMPTY_CH1</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_RD_ERR_CH1</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_WADDR_CH1</name><bitOffset>12</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field><field><name>RMT_STATE_CH1</name><bitOffset>9</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>RMT_MEM_RADDR_EX_CH1</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field></fields></register><register><name>RMT_CH2STATUS</name><addressOffset>0x30</addressOffset><description>RMT_CH2STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_APB_MEM_RD_ERR_CH2</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_MEM_FULL_CH2</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_MEM_OWNER_ERR_CH2</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_STATE_CH2</name><bitOffset>22</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_RADDR_CH2</name><bitOffset>12</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field><field><name>RMT_MEM_WADDR_EX_CH2</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field></fields></register><register><name>RMT_CH3STATUS</name><addressOffset>0x34</addressOffset><description>RMT_CH3STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_APB_MEM_RD_ERR_CH3</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_MEM_FULL_CH3</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_MEM_OWNER_ERR_CH3</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_STATE_CH3</name><bitOffset>22</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>RMT_APB_MEM_RADDR_CH3</name><bitOffset>12</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field><field><name>RMT_MEM_WADDR_EX_CH3</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-only</access></field></fields></register><register><name>RMT_INT_RAW</name><addressOffset>0x38</addressOffset><description>RMT_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CH1_TX_LOOP_INT_RAW</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_TX_LOOP_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH3_RX_THR_EVENT_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH2_RX_THR_EVENT_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH1_TX_THR_EVENT_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_TX_THR_EVENT_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH3_ERR_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH2_ERR_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH1_ERR_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_ERR_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH3_RX_END_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH2_RX_END_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH1_TX_END_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_TX_END_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_INT_ST</name><addressOffset>0x3c</addressOffset><description>RMT_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CH1_TX_LOOP_INT_ST</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH0_TX_LOOP_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH3_RX_THR_EVENT_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH2_RX_THR_EVENT_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH1_TX_THR_EVENT_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH0_TX_THR_EVENT_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH3_ERR_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH2_ERR_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH1_ERR_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH0_ERR_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH3_RX_END_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH2_RX_END_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH1_TX_END_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RMT_CH0_TX_END_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RMT_INT_ENA</name><addressOffset>0x40</addressOffset><description>RMT_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CH1_TX_LOOP_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_TX_LOOP_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH3_RX_THR_EVENT_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH2_RX_THR_EVENT_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH1_TX_THR_EVENT_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_TX_THR_EVENT_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH3_ERR_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH2_ERR_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH1_ERR_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_ERR_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH3_RX_END_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH2_RX_END_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH1_TX_END_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_CH0_TX_END_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_INT_CLR</name><addressOffset>0x44</addressOffset><description>RMT_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CH1_TX_LOOP_INT_CLR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH0_TX_LOOP_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH3_RX_THR_EVENT_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH2_RX_THR_EVENT_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH1_TX_THR_EVENT_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH0_TX_THR_EVENT_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH3_ERR_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH2_ERR_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH1_ERR_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH0_ERR_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH3_RX_END_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH2_RX_END_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH1_TX_END_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_CH0_TX_END_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RMT_CH0CARRIER_DUTY</name><addressOffset>0x48</addressOffset><description>RMT_CH0CARRIER_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CARRIER_HIGH_CH0</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_LOW_CH0</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH1CARRIER_DUTY</name><addressOffset>0x4c</addressOffset><description>RMT_CH1CARRIER_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CARRIER_HIGH_CH1</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_LOW_CH1</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH2_RX_CARRIER_RM</name><addressOffset>0x50</addressOffset><description>RMT_CH2_RX_CARRIER_RM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CARRIER_HIGH_THRES_CH2</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_LOW_THRES_CH2</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH3_RX_CARRIER_RM</name><addressOffset>0x54</addressOffset><description>RMT_CH3_RX_CARRIER_RM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CARRIER_HIGH_THRES_CH3</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>RMT_CARRIER_LOW_THRES_CH3</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH0_TX_LIM</name><addressOffset>0x58</addressOffset><description>RMT_CH0_TX_LIM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_LOOP_COUNT_RESET_CH0</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_TX_LOOP_CNT_EN_CH0</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_TX_LOOP_NUM_CH0</name><bitOffset>9</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>RMT_TX_LIM_CH0</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH1_TX_LIM</name><addressOffset>0x5c</addressOffset><description>RMT_CH1_TX_LIM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_LOOP_COUNT_RESET_CH1</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_TX_LOOP_CNT_EN_CH1</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_TX_LOOP_NUM_CH1</name><bitOffset>9</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>RMT_TX_LIM_CH1</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH2_RX_LIM</name><addressOffset>0x60</addressOffset><description>RMT_CH2_RX_LIM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_RX_LIM_CH2</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_CH3_RX_LIM</name><addressOffset>0x64</addressOffset><description>RMT_CH3_RX_LIM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_RX_LIM_CH3</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_SYS_CONF</name><addressOffset>0x68</addressOffset><description>RMT_SYS_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_CLK_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_SCLK_ACTIVE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_SCLK_SEL</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RMT_SCLK_DIV_B</name><bitOffset>18</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>RMT_SCLK_DIV_A</name><bitOffset>12</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>RMT_SCLK_DIV_NUM</name><bitOffset>4</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RMT_MEM_FORCE_PU</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_FORCE_PD</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_MEM_CLK_FORCE_ON</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_APB_FIFO_MASK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_TX_SIM</name><addressOffset>0x6c</addressOffset><description>RMT_TX_SIM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_TX_SIM_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_TX_SIM_CH1</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RMT_TX_SIM_CH0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RMT_REF_CNT_RST</name><addressOffset>0x70</addressOffset><description>RMT_REF_CNT_RST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_REF_CNT_RST_CH3</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_REF_CNT_RST_CH2</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_REF_CNT_RST_CH1</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RMT_REF_CNT_RST_CH0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RMT_DATE</name><addressOffset>0xcc</addressOffset><description>RMT_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RMT_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>RSA</name><baseAddress>0x6003c000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>RTCCNTL</name><baseAddress>0x60008000</baseAddress><addressBlock><offset>0</offset><size>0x00000960</size><usage>registers</usage></addressBlock><registers><register><name>RTC_CNTL_OPTIONS0</name><addressOffset>0x0</addressOffset><description>RTC_CNTL_OPTIONS0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SW_SYS_RST</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_DG_WRAP_FORCE_NORST</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_WRAP_FORCE_RST</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ANALOG_FORCE_NOISO</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_PLL_FORCE_NOISO</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_FORCE_NOISO</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ANALOG_FORCE_ISO</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_PLL_FORCE_ISO</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_FORCE_ISO</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_EXT_CTR_SEL</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_EN_WAIT</name><bitOffset>14</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_FORCE_PU</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_FORCE_PD</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BBPLL_FORCE_PU</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BBPLL_FORCE_PD</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BBPLL_I2C_FORCE_PU</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BBPLL_I2C_FORCE_PD</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BB_I2C_FORCE_PU</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BB_I2C_FORCE_PD</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SW_PROCPU_RST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SW_APPCPU_RST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SW_STALL_PROCPU_C0</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SW_STALL_APPCPU_C0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SLP_TIMER0</name><addressOffset>0x4</addressOffset><description>RTC_CNTL_SLP_TIMER0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SLP_VAL_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SLP_TIMER1</name><addressOffset>0x8</addressOffset><description>RTC_CNTL_SLP_TIMER1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_MAIN_TIMER_ALARM_EN</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SLP_VAL_HI</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIME_UPDATE</name><addressOffset>0xc</addressOffset><description>RTC_CNTL_TIME_UPDATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_TIME_UPDATE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_TIMER_SYS_RST</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_TIMER_XTL_OFF</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_TIMER_SYS_STALL</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIME_LOW0</name><addressOffset>0x10</addressOffset><description>RTC_CNTL_TIME_LOW0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_TIMER_VALUE0_LOW</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_TIME_HIGH0</name><addressOffset>0x14</addressOffset><description>RTC_CNTL_TIME_HIGH0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_TIMER_VALUE0_HIGH</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_STATE0</name><addressOffset>0x18</addressOffset><description>RTC_CNTL_STATE0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SLEEP_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SLP_REJECT</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SLP_WAKEUP</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_ACTIVE_IND</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_APB2RTC_BRIDGE_SEL</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SLP_REJECT_CAUSE_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SW_CPU_INT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RTC_CNTL_TIMER1</name><addressOffset>0x1c</addressOffset><description>RTC_CNTL_TIMER1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_PLL_BUF_WAIT</name><bitOffset>24</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_BUF_WAIT</name><bitOffset>14</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_WAIT</name><bitOffset>6</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_STALL_WAIT</name><bitOffset>1</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_STALL_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIMER2</name><addressOffset>0x20</addressOffset><description>RTC_CNTL_TIMER2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_MIN_TIME_CK8M_OFF</name><bitOffset>24</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIMER3</name><addressOffset>0x24</addressOffset><description>RTC_CNTL_TIMER3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BT_POWERUP_TIMER</name><bitOffset>25</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BT_WAIT_TIMER</name><bitOffset>16</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WIFI_POWERUP_TIMER</name><bitOffset>9</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WIFI_WAIT_TIMER</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIMER4</name><addressOffset>0x28</addressOffset><description>RTC_CNTL_TIMER4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DG_WRAP_POWERUP_TIMER</name><bitOffset>25</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_WRAP_WAIT_TIMER</name><bitOffset>16</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_TOP_POWERUP_TIMER</name><bitOffset>9</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_TOP_WAIT_TIMER</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIMER5</name><addressOffset>0x2c</addressOffset><description>RTC_CNTL_TIMER5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_MIN_SLP_VAL</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIMER6</name><addressOffset>0x30</addressOffset><description>RTC_CNTL_TIMER6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DG_PERI_POWERUP_TIMER</name><bitOffset>25</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PERI_WAIT_TIMER</name><bitOffset>16</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_ANA_CONF</name><addressOffset>0x34</addressOffset><description>RTC_CNTL_ANA_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_PLL_I2C_PU</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CKGEN_I2C_PU</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_RFRX_PBUS_PU</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_TXRF_I2C_PU</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_PVTMON_PU</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BBPLL_CAL_SLP_START</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_PLLA_FORCE_PU</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_PLLA_FORCE_PD</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SAR_I2C_PU</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GLITCH_RST_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_I2C_RESET_POR_FORCE_PU</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_I2C_RESET_POR_FORCE_PD</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_RESET_STATE</name><addressOffset>0x38</addressOffset><description>RTC_CNTL_RESET_STATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DRESET_MASK_PROCPU</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DRESET_MASK_APPCPU</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_JTAG_RESET_FLAG_CLR_APPCPU</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_JTAG_RESET_FLAG_CLR_PROCPU</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_JTAG_RESET_FLAG_APPCPU</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_JTAG_RESET_FLAG_PROCPU</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_OCD_HALT_ON_RESET_PROCPU</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_OCD_HALT_ON_RESET_APPCPU</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ALL_RESET_FLAG_CLR_APPCPU</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_ALL_RESET_FLAG_CLR_PROCPU</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_ALL_RESET_FLAG_APPCPU</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_ALL_RESET_FLAG_PROCPU</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_STAT_VECTOR_SEL_PROCPU</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_STAT_VECTOR_SEL_APPCPU</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_RESET_CAUSE_APPCPU</name><bitOffset>6</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_RESET_CAUSE_PROCPU</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_WAKEUP_STATE</name><addressOffset>0x3c</addressOffset><description>RTC_CNTL_WAKEUP_STATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WAKEUP_ENA</name><bitOffset>15</bitOffset><bitWidth>17</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_INT_ENA</name><addressOffset>0x40</addressOffset><description>RTC_CNTL_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BBPLL_CAL_INT_ENA</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GLITCH_DET_INT_ENA</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_DEAD_INT_ENA</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SWD_INT_ENA</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_MAIN_TIMER_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WDT_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SLP_REJECT_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SLP_WAKEUP_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_INT_RAW</name><addressOffset>0x44</addressOffset><description>RTC_CNTL_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BBPLL_CAL_INT_RAW</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_GLITCH_DET_INT_RAW</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_XTAL32K_DEAD_INT_RAW</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SWD_INT_RAW</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_TIMER_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_BROWN_OUT_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_WDT_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SLP_REJECT_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SLP_WAKEUP_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_INT_ST</name><addressOffset>0x48</addressOffset><description>RTC_CNTL_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BBPLL_CAL_INT_ST</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_GLITCH_DET_INT_ST</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_XTAL32K_DEAD_INT_ST</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SWD_INT_ST</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_TIMER_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_BROWN_OUT_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_WDT_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SLP_REJECT_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SLP_WAKEUP_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_INT_CLR</name><addressOffset>0x4c</addressOffset><description>RTC_CNTL_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BBPLL_CAL_INT_CLR</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_GLITCH_DET_INT_CLR</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_XTAL32K_DEAD_INT_CLR</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SWD_INT_CLR</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_MAIN_TIMER_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_BROWN_OUT_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_WDT_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SLP_REJECT_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SLP_WAKEUP_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RTC_CNTL_STORE0</name><addressOffset>0x50</addressOffset><description>RTC_CNTL_STORE0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_STORE1</name><addressOffset>0x54</addressOffset><description>RTC_CNTL_STORE1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_STORE2</name><addressOffset>0x58</addressOffset><description>RTC_CNTL_STORE2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_STORE3</name><addressOffset>0x5c</addressOffset><description>RTC_CNTL_STORE3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_EXT_XTL_CONF</name><addressOffset>0x60</addressOffset><description>RTC_CNTL_EXT_XTL_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_XTL_EXT_CTR_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTL_EXT_CTR_LV</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_GPIO_SEL</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WDT_STATE</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_DAC_XTAL_32K</name><bitOffset>17</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XPD_XTAL_32K</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DRES_XTAL_32K</name><bitOffset>13</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DGM_XTAL_32K</name><bitOffset>10</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DBUF_XTAL_32K</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ENCKINIT_XTAL_32K</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_XPD_FORCE</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_AUTO_RETURN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_AUTO_RESTART</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_AUTO_BACKUP</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_EXT_CLK_FO</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_WDT_RESET</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_WDT_CLK_FO</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_WDT_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_EXT_WAKEUP_CONF</name><addressOffset>0x64</addressOffset><description>RTC_CNTL_EXT_WAKEUP_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_GPIO_WAKEUP_FILTER</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SLP_REJECT_CONF</name><addressOffset>0x68</addressOffset><description>RTC_CNTL_SLP_REJECT_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DEEP_SLP_REJECT_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_LIGHT_SLP_REJECT_EN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SLEEP_REJECT_ENA</name><bitOffset>12</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_CPU_PERIOD_CONF</name><addressOffset>0x6c</addressOffset><description>RTC_CNTL_CPU_PERIOD_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_CPUPERIOD_SEL</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPUSEL_CONF</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_CLK_CONF</name><addressOffset>0x70</addressOffset><description>RTC_CNTL_CLK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_ANA_CLK_RTC_SEL</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_FAST_CLK_RTC_SEL</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL_GLOBAL_FORCE_NOGATING</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL_GLOBAL_FORCE_GATING</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_FORCE_PU</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_FORCE_PD</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_DFREQ</name><bitOffset>17</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_FORCE_NOGATING</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL_FORCE_NOGATING</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_DIV_SEL</name><bitOffset>12</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DIG_CLK8M_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DIG_CLK8M_D256_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DIG_XTAL32K_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ENB_CK8M_DIV</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ENB_CK8M</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_DIV</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CK8M_DIV_SEL_VLD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_EFUSE_CLK_FORCE_NOGATING</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_EFUSE_CLK_FORCE_GATING</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SLOW_CLK_CONF</name><addressOffset>0x74</addressOffset><description>RTC_CNTL_SLOW_CLK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SLOW_CLK_NEXT_EDGE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ANA_CLK_DIV</name><bitOffset>23</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_ANA_CLK_DIV_VLD</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SDIO_CONF</name><addressOffset>0x78</addressOffset><description>RTC_CNTL_SDIO_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_XPD_SDIO_REG</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DREFH_SDIO</name><bitOffset>29</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DREFM_SDIO</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DREFL_SDIO</name><bitOffset>25</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_REG1P8_READY</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SDIO_TIEH</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_FORCE</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_PD_EN</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_ENCURLIM</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_MODECURLIM</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_DCURLIM</name><bitOffset>16</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_EN_INITI</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_INITI</name><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_DCAP</name><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_DTHDRV</name><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SDIO_TIMER_TARGET</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_BIAS_CONF</name><addressOffset>0x7c</addressOffset><description>RTC_CNTL_BIAS_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DBG_ATTEN_MONITOR</name><bitOffset>22</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DBG_ATTEN_DEEP_SLP</name><bitOffset>18</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BIAS_SLEEP_MONITOR</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BIAS_SLEEP_DEEP_SLP</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_PD_CUR_MONITOR</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_PD_CUR_DEEP_SLP</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BIAS_BUF_MONITOR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BIAS_BUF_DEEP_SLP</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BIAS_BUF_WAKE</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BIAS_BUF_IDLE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_VDD_DRV_B_SLP_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_VDD_DRV_B_SLP</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL</name><addressOffset>0x80</addressOffset><description>RTC_CNTL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_REGULATOR_FORCE_PU</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_REGULATOR_FORCE_PD</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DBOOST_FORCE_PU</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DBOOST_FORCE_PD</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_PWC</name><addressOffset>0x84</addressOffset><description>RTC_CNTL_PWC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_PAD_FORCE_HOLD</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_DIG_PWC</name><addressOffset>0x88</addressOffset><description>RTC_CNTL_DIG_PWC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DG_WRAP_PD_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WIFI_PD_EN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_TOP_PD_EN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PERI_PD_EN</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BT_PD_EN</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_TOP_FORCE_PU</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_TOP_FORCE_PD</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_WRAP_FORCE_PU</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_WRAP_FORCE_PD</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WIFI_FORCE_PU</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WIFI_FORCE_PD</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_FASTMEM_FORCE_LPU</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_FASTMEM_FORCE_LPD</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PERI_FORCE_PU</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PERI_FORCE_PD</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BT_FORCE_PU</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BT_FORCE_PD</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_LSLP_MEM_FORCE_PU</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_LSLP_MEM_FORCE_PD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_VDD_SPI_PWR_FORCE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_VDD_SPI_PWR_DRV</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_DIG_ISO</name><addressOffset>0x8c</addressOffset><description>RTC_CNTL_DIG_ISO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DG_WRAP_FORCE_NOISO</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_WRAP_FORCE_ISO</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WIFI_FORCE_NOISO</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WIFI_FORCE_ISO</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_TOP_FORCE_NOISO</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CPU_TOP_FORCE_ISO</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PERI_FORCE_NOISO</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PERI_FORCE_ISO</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BT_FORCE_NOISO</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BT_FORCE_ISO</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PAD_FORCE_HOLD</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PAD_FORCE_UNHOLD</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PAD_FORCE_ISO</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PAD_FORCE_NOISO</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DG_PAD_AUTOHOLD_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_CLR_DG_PAD_AUTOHOLD</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_DG_PAD_AUTOHOLD</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_DIG_ISO_FORCE_ON</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DIG_ISO_FORCE_OFF</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_WDTCONFIG0</name><addressOffset>0x90</addressOffset><description>RTC_CNTL_WDTCONFIG0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WDT_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WDT_STG0</name><bitOffset>28</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WDT_STG1</name><bitOffset>25</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WDT_STG2</name><bitOffset>22</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_WDT_STG3</name><bitOffset>19</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_WDTCONFIG1</name><addressOffset>0x94</addressOffset><description>RTC_CNTL_WDTCONFIG1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WDT_STG0_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_WDTCONFIG2</name><addressOffset>0x98</addressOffset><description>RTC_CNTL_WDTCONFIG2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WDT_STG1_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_WDTCONFIG3</name><addressOffset>0x9c</addressOffset><description>RTC_CNTL_WDTCONFIG3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WDT_STG2_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_WDTCONFIG4</name><addressOffset>0xa0</addressOffset><description>RTC_CNTL_WDTCONFIG4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WDT_STG3_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_WDTFEED</name><addressOffset>0xa4</addressOffset><description>RTC_CNTL_WDTFEED</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WDT_FEED</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RTC_CNTL_WDTWPROTECT</name><addressOffset>0xa8</addressOffset><description>RTC_CNTL_WDTWPROTECT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WDT_WKEY</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SWD_CONF</name><addressOffset>0xac</addressOffset><description>RTC_CNTL_SWD_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SWD_AUTO_FEED_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SWD_DISABLE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SWD_FEED</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SWD_RST_FLAG_CLR</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SWD_SIGNAL_WIDTH</name><bitOffset>18</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SWD_BYPASS_RST</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SWD_FEED_INT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_SWD_RESET_FLAG</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_SWD_WPROTECT</name><addressOffset>0xb0</addressOffset><description>RTC_CNTL_SWD_WPROTECT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SWD_WKEY</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SW_CPU_STALL</name><addressOffset>0xb4</addressOffset><description>RTC_CNTL_SW_CPU_STALL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SW_STALL_PROCPU_C1</name><bitOffset>26</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SW_STALL_APPCPU_C1</name><bitOffset>20</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_STORE4</name><addressOffset>0xb8</addressOffset><description>RTC_CNTL_STORE4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_STORE5</name><addressOffset>0xbc</addressOffset><description>RTC_CNTL_STORE5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_STORE6</name><addressOffset>0xc0</addressOffset><description>RTC_CNTL_STORE6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_STORE7</name><addressOffset>0xc4</addressOffset><description>RTC_CNTL_STORE7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SCRATCH7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_LOW_POWER_ST</name><addressOffset>0xc8</addressOffset><description>RTC_CNTL_LOW_POWER_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_MAIN_STATE</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_IN_IDLE</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_IN_SLP</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_IN_WAIT_XTL</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_IN_WAIT_PLL</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_IN_WAIT_8M</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_IN_LOW_POWER_STATE</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_IN_WAKEUP_STATE</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_WAIT_END</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_RDY_FOR_WAKEUP</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_PLL_ON</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_MAIN_STATE_XTAL_ISO</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_COCPU_STATE_DONE</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_COCPU_STATE_SLP</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_COCPU_STATE_SWITCH</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_COCPU_STATE_START</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_TOUCH_STATE_DONE</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_TOUCH_STATE_SLP</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_TOUCH_STATE_SWITCH</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_TOUCH_STATE_START</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_XPD_DIG</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_DIG_ISO</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_XPD_WIFI</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_WIFI_ISO</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_XPD_RTC_PERI</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_PERI_ISO</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_XPD_DIG_DCDC</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_XPD_ROM0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_DIAG0</name><addressOffset>0xcc</addressOffset><description>RTC_CNTL_DIAG0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_LOW_POWER_DIAG1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_PAD_HOLD</name><addressOffset>0xd0</addressOffset><description>RTC_CNTL_PAD_HOLD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_GPIO_PIN5_HOLD</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN4_HOLD</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN3_HOLD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN2_HOLD</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN1_HOLD</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN0_HOLD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_DIG_PAD_HOLD</name><addressOffset>0xd4</addressOffset><description>RTC_CNTL_DIG_PAD_HOLD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DIG_PAD_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_BROWN_OUT</name><addressOffset>0xd8</addressOffset><description>RTC_CNTL_BROWN_OUT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BROWN_OUT_DET</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_CNTL_BROWN_OUT_ENA</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_CNT_CLR</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_BROWN_OUT_ANA_RST_EN</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_RST_SEL</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_RST_ENA</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_RST_WAIT</name><bitOffset>16</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_PD_RF_ENA</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_BROWN_OUT_INT_WAIT</name><bitOffset>4</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_TIME_LOW1</name><addressOffset>0xdc</addressOffset><description>RTC_CNTL_TIME_LOW1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_TIMER_VALUE1_LOW</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_TIME_HIGH1</name><addressOffset>0xe0</addressOffset><description>RTC_CNTL_TIME_HIGH1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_TIMER_VALUE1_HIGH</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_XTAL32K_CLK_FACTOR</name><addressOffset>0xe4</addressOffset><description>RTC_CNTL_XTAL32K_CLK_FACTOR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_XTAL32K_CLK_FACTOR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_XTAL32K_CONF</name><addressOffset>0xe8</addressOffset><description>RTC_CNTL_XTAL32K_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_XTAL32K_STABLE_THRES</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_WDT_TIMEOUT</name><bitOffset>20</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_RESTART_WAIT</name><bitOffset>4</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_XTAL32K_RETURN_WAIT</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_USB_CONF</name><addressOffset>0xec</addressOffset><description>RTC_CNTL_USB_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_IO_MUX_RESET_DISABLE</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SLP_REJECT_CAUSE</name><addressOffset>0xf0</addressOffset><description>RTC_CNTL_SLP_REJECT_CAUSE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_REJECT_CAUSE</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_OPTION1</name><addressOffset>0xf4</addressOffset><description>RTC_CNTL_OPTION1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_FORCE_DOWNLOAD_BOOT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SLP_WAKEUP_CAUSE</name><addressOffset>0xf8</addressOffset><description>RTC_CNTL_SLP_WAKEUP_CAUSE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_WAKEUP_CAUSE</name><bitOffset>0</bitOffset><bitWidth>17</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_ULP_CP_TIMER_1</name><addressOffset>0xfc</addressOffset><description>RTC_CNTL_ULP_CP_TIMER_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE</name><bitOffset>8</bitOffset><bitWidth>24</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_INT_ENA_W1TS</name><addressOffset>0x100</addressOffset><description>RTC_CNTL_INT_ENA_W1TS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BBPLL_CAL_INT_ENA_W1TS</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_GLITCH_DET_INT_ENA_W1TS</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TS</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SWD_INT_ENA_W1TS</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_MAIN_TIMER_INT_ENA_W1TS</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_BROWN_OUT_INT_ENA_W1TS</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_WDT_INT_ENA_W1TS</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SLP_REJECT_INT_ENA_W1TS</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RTC_CNTL_INT_ENA_W1TC</name><addressOffset>0x104</addressOffset><description>RTC_CNTL_INT_ENA_W1TC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_BBPLL_CAL_INT_ENA_W1TC</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_GLITCH_DET_INT_ENA_W1TC</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TC</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SWD_INT_ENA_W1TC</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_MAIN_TIMER_INT_ENA_W1TC</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_BROWN_OUT_INT_ENA_W1TC</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_WDT_INT_ENA_W1TC</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SLP_REJECT_INT_ENA_W1TC</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TC</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RTC_CNTL_RETENTION_CTRL</name><addressOffset>0x108</addressOffset><description>RTC_CNTL_RETENTION_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_RETENTION_WAIT</name><bitOffset>27</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_RETENTION_EN</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_RETENTION_CLKOFF_WAIT</name><bitOffset>22</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_RETENTION_DONE_WAIT</name><bitOffset>19</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_RETENTION_CLK_SEL</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_FIB_SEL</name><addressOffset>0x10c</addressOffset><description>RTC_CNTL_FIB_SEL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_FIB_SEL</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_GPIO_WAKEUP</name><addressOffset>0x110</addressOffset><description>RTC_CNTL_GPIO_WAKEUP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_GPIO_PIN0_WAKEUP_ENABLE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN1_WAKEUP_ENABLE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN2_WAKEUP_ENABLE</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN3_WAKEUP_ENABLE</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN4_WAKEUP_ENABLE</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN5_WAKEUP_ENABLE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN0_INT_TYPE</name><bitOffset>23</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN1_INT_TYPE</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN2_INT_TYPE</name><bitOffset>17</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN3_INT_TYPE</name><bitOffset>14</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN4_INT_TYPE</name><bitOffset>11</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN5_INT_TYPE</name><bitOffset>8</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN_CLK_GATE</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_WAKEUP_STATUS_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_WAKEUP_STATUS</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_CNTL_DBG_SEL</name><addressOffset>0x114</addressOffset><description>RTC_CNTL_DBG_SEL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_DEBUG_SEL4</name><bitOffset>27</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DEBUG_SEL3</name><bitOffset>22</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DEBUG_SEL2</name><bitOffset>17</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DEBUG_SEL1</name><bitOffset>12</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DEBUG_SEL0</name><bitOffset>7</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DEBUG_BIT_SEL</name><bitOffset>2</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_DEBUG_12M_NO_GATING</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_DBG_MAP</name><addressOffset>0x118</addressOffset><description>RTC_CNTL_DBG_MAP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_GPIO_PIN0_FUN_SEL</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN1_FUN_SEL</name><bitOffset>24</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN2_FUN_SEL</name><bitOffset>20</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN3_FUN_SEL</name><bitOffset>16</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN4_FUN_SEL</name><bitOffset>12</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN5_FUN_SEL</name><bitOffset>8</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN0_MUX_SEL</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN1_MUX_SEL</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN2_MUX_SEL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN3_MUX_SEL</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN4_MUX_SEL</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_GPIO_PIN5_MUX_SEL</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_SENSOR_CTRL</name><addressOffset>0x11c</addressOffset><description>RTC_CNTL_SENSOR_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_FORCE_XPD_SAR</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_SAR2_PWDET_CCT</name><bitOffset>27</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_DBG_SAR_SEL</name><addressOffset>0x120</addressOffset><description>RTC_CNTL_DBG_SAR_SEL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_SAR_DEBUG_SEL</name><bitOffset>27</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_PG_CTRL</name><addressOffset>0x124</addressOffset><description>RTC_CNTL_PG_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_POWER_GLITCH_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_POWER_GLITCH_EFUSE_SEL</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_POWER_GLITCH_FORCE_PU</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_POWER_GLITCH_FORCE_PD</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_CNTL_POWER_GLITCH_DSENSE</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_CNTL_DATE</name><addressOffset>0x1fc</addressOffset><description>RTC_CNTL_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_CNTL_CNTL_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>RTC_I2C</name><baseAddress>0x6000e000</baseAddress><addressBlock><offset>0</offset><size>0x000003e0</size><usage>registers</usage></addressBlock><registers><register><name>RTC_I2C_SCL_LOW_PERIOD</name><addressOffset>0x0</addressOffset><description>RTC_I2C_SCL_LOW_PERIOD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_SCL_LOW_PERIOD</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CTRL</name><addressOffset>0x4</addressOffset><description>RTC_I2C_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_CLK_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_RESET</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_CTRL_CLK_GATE_EN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_RX_LSB_FIRST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_TX_LSB_FIRST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_TRANS_START</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_MS_MODE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_SCL_FORCE_OUT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_SDA_FORCE_OUT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_STATUS</name><addressOffset>0x8</addressOffset><description>RTC_I2C_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_SCL_STATE_LAST</name><bitOffset>28</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>RTC_I2C_SCL_MAIN_STATE_LAST</name><bitOffset>24</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>RTC_I2C_SHIFT</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field><field><name>RTC_I2C_OP_CNT</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>RTC_I2C_BYTE_TRANS</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_SLAVE_ADDRESSED</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_BUS_BUSY</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_ARB_LOST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_SLAVE_RW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_ACK_REC</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_I2C_TIMEOUT</name><addressOffset>0xc</addressOffset><description>RTC_I2C_TIMEOUT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_TIMEOUT</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_SLAVE_ADDR</name><addressOffset>0x10</addressOffset><description>RTC_I2C_SLAVE_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_ADDR_10BIT_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_SLAVE_ADDR</name><bitOffset>0</bitOffset><bitWidth>15</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_SCL_HIGH</name><addressOffset>0x14</addressOffset><description>RTC_I2C_SCL_HIGH</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_SCL_HIGH_PERIOD</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_SDA_DUTY</name><addressOffset>0x18</addressOffset><description>RTC_I2C_SDA_DUTY</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_SDA_DUTY_NUM</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_SCL_START_PERIOD</name><addressOffset>0x1c</addressOffset><description>RTC_I2C_SCL_START_PERIOD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_SCL_START_PERIOD</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_SCL_STOP_PERIOD</name><addressOffset>0x20</addressOffset><description>RTC_I2C_SCL_STOP_PERIOD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_SCL_STOP_PERIOD</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_INT_CLR</name><addressOffset>0x24</addressOffset><description>RTC_I2C_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_DETECT_START_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_TX_DATA_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_RX_DATA_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_ACK_ERR_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_TIMEOUT_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_TRANS_COMPLETE_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_MASTER_TRAN_COMP_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_ARBITRATION_LOST_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>RTC_I2C_SLAVE_TRAN_COMP_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>RTC_I2C_INT_RAW</name><addressOffset>0x28</addressOffset><description>RTC_I2C_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_DETECT_START_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_TX_DATA_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_RX_DATA_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_ACK_ERR_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_TIMEOUT_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_TRANS_COMPLETE_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_MASTER_TRAN_COMP_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_ARBITRATION_LOST_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_SLAVE_TRAN_COMP_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_I2C_INT_ST</name><addressOffset>0x2c</addressOffset><description>RTC_I2C_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_DETECT_START_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_TX_DATA_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_RX_DATA_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_ACK_ERR_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_TIMEOUT_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_TRANS_COMPLETE_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_MASTER_TRAN_COMP_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_ARBITRATION_LOST_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_SLAVE_TRAN_COMP_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_I2C_INT_ENA</name><addressOffset>0x30</addressOffset><description>RTC_I2C_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_DETECT_START_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_TX_DATA_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_RX_DATA_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_ACK_ERR_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_TIMEOUT_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_TRANS_COMPLETE_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_MASTER_TRAN_COMP_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_ARBITRATION_LOST_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RTC_I2C_SLAVE_TRAN_COMP_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_DATA</name><addressOffset>0x34</addressOffset><description>RTC_I2C_DATA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_SLAVE_TX_DATA</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>RTC_I2C_RDATA</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field></fields></register><register><name>RTC_I2C_CMD0</name><addressOffset>0x38</addressOffset><description>RTC_I2C_CMD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND0_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND0</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD1</name><addressOffset>0x3c</addressOffset><description>RTC_I2C_CMD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND1_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND1</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD2</name><addressOffset>0x40</addressOffset><description>RTC_I2C_CMD2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND2_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND2</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD3</name><addressOffset>0x44</addressOffset><description>RTC_I2C_CMD3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND3_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND3</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD4</name><addressOffset>0x48</addressOffset><description>RTC_I2C_CMD4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND4_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND4</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD5</name><addressOffset>0x4c</addressOffset><description>RTC_I2C_CMD5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND5_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND5</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD6</name><addressOffset>0x50</addressOffset><description>RTC_I2C_CMD6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND6_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND6</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD7</name><addressOffset>0x54</addressOffset><description>RTC_I2C_CMD7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND7_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND7</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD8</name><addressOffset>0x58</addressOffset><description>RTC_I2C_CMD8</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND8_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND8</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD9</name><addressOffset>0x5c</addressOffset><description>RTC_I2C_CMD9</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND9_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND9</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD10</name><addressOffset>0x60</addressOffset><description>RTC_I2C_CMD10</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND10_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND10</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD11</name><addressOffset>0x64</addressOffset><description>RTC_I2C_CMD11</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND11_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND11</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD12</name><addressOffset>0x68</addressOffset><description>RTC_I2C_CMD12</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND12_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND12</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD13</name><addressOffset>0x6c</addressOffset><description>RTC_I2C_CMD13</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND13_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND13</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD14</name><addressOffset>0x70</addressOffset><description>RTC_I2C_CMD14</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND14_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND14</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_CMD15</name><addressOffset>0x74</addressOffset><description>RTC_I2C_CMD15</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_COMMAND15_DONE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>RTC_I2C_COMMAND15</name><bitOffset>0</bitOffset><bitWidth>14</bitWidth><access>read-write</access></field></fields></register><register><name>RTC_I2C_DATE</name><addressOffset>0xfc</addressOffset><description>RTC_I2C_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>RTC_I2C_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>SENSITIVE</name><baseAddress>0x600c1000</baseAddress><addressBlock><offset>0</offset><size>0x00000bc0</size><usage>registers</usage></addressBlock><registers><register><name>SENSITIVE_ROM_TABLE_LOCK</name><addressOffset>0x0</addressOffset><description>SENSITIVE_ROM_TABLE_LOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_ROM_TABLE_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_ROM_TABLE</name><addressOffset>0x4</addressOffset><description>SENSITIVE_ROM_TABLE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_ROM_TABLE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_PRIVILEGE_MODE_SEL_LOCK</name><addressOffset>0x8</addressOffset><description>SENSITIVE_PRIVILEGE_MODE_SEL_LOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_PRIVILEGE_MODE_SEL_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_PRIVILEGE_MODE_SEL</name><addressOffset>0xc</addressOffset><description>SENSITIVE_PRIVILEGE_MODE_SEL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_PRIVILEGE_MODE_SEL</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_APB_PERIPHERAL_ACCESS_0</name><addressOffset>0x10</addressOffset><description>SENSITIVE_APB_PERIPHERAL_ACCESS_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_APB_PERIPHERAL_ACCESS_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_APB_PERIPHERAL_ACCESS_1</name><addressOffset>0x14</addressOffset><description>SENSITIVE_APB_PERIPHERAL_ACCESS_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_APB_PERIPHERAL_ACCESS_SPLIT_BURST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_INTERNAL_SRAM_USAGE_0</name><addressOffset>0x18</addressOffset><description>SENSITIVE_INTERNAL_SRAM_USAGE_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_INTERNAL_SRAM_USAGE_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_INTERNAL_SRAM_USAGE_1</name><addressOffset>0x1c</addressOffset><description>SENSITIVE_INTERNAL_SRAM_USAGE_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_INTERNAL_SRAM_USAGE_CPU_SRAM</name><bitOffset>1</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_INTERNAL_SRAM_USAGE_CPU_CACHE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_INTERNAL_SRAM_USAGE_3</name><addressOffset>0x20</addressOffset><description>SENSITIVE_INTERNAL_SRAM_USAGE_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_INTERNAL_SRAM_ALLOC_MAC_DUMP</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_INTERNAL_SRAM_USAGE_4</name><addressOffset>0x24</addressOffset><description>SENSITIVE_INTERNAL_SRAM_USAGE_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_INTERNAL_SRAM_USAGE_LOG_SRAM</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CACHE_TAG_ACCESS_0</name><addressOffset>0x28</addressOffset><description>SENSITIVE_CACHE_TAG_ACCESS_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CACHE_TAG_ACCESS_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CACHE_TAG_ACCESS_1</name><addressOffset>0x2c</addressOffset><description>SENSITIVE_CACHE_TAG_ACCESS_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_PRO_D_TAG_WR_ACS</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_PRO_D_TAG_RD_ACS</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_PRO_I_TAG_WR_ACS</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_PRO_I_TAG_RD_ACS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CACHE_MMU_ACCESS_0</name><addressOffset>0x30</addressOffset><description>SENSITIVE_CACHE_MMU_ACCESS_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CACHE_MMU_ACCESS_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CACHE_MMU_ACCESS_1</name><addressOffset>0x34</addressOffset><description>SENSITIVE_CACHE_MMU_ACCESS_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_PRO_MMU_WR_ACS</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_PRO_MMU_RD_ACS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0</name><addressOffset>0x38</addressOffset><description>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1</name><addressOffset>0x3c</addressOffset><description>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0</name><addressOffset>0x40</addressOffset><description>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1</name><addressOffset>0x44</addressOffset><description>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0</name><addressOffset>0x48</addressOffset><description>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1</name><addressOffset>0x4c</addressOffset><description>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0</name><addressOffset>0x50</addressOffset><description>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1</name><addressOffset>0x54</addressOffset><description>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0</name><addressOffset>0x58</addressOffset><description>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1</name><addressOffset>0x5c</addressOffset><description>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0</name><addressOffset>0x60</addressOffset><description>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1</name><addressOffset>0x64</addressOffset><description>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0</name><addressOffset>0x68</addressOffset><description>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1</name><addressOffset>0x6c</addressOffset><description>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0</name><addressOffset>0x70</addressOffset><description>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1</name><addressOffset>0x74</addressOffset><description>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0</name><addressOffset>0x78</addressOffset><description>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1</name><addressOffset>0x7c</addressOffset><description>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_0</name><addressOffset>0x80</addressOffset><description>SENSITIVE_DMA_APBPERI_PMS_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_1</name><addressOffset>0x84</addressOffset><description>SENSITIVE_DMA_APBPERI_PMS_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_2</name><addressOffset>0x88</addressOffset><description>SENSITIVE_DMA_APBPERI_PMS_MONITOR_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR</name><bitOffset>3</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD</name><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_3</name><addressOffset>0x8c</addressOffset><description>SENSITIVE_DMA_APBPERI_PMS_MONITOR_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN</name><bitOffset>1</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0</name><addressOffset>0x90</addressOffset><description>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1</name><addressOffset>0x94</addressOffset><description>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR</name><bitOffset>14</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2</name><addressOffset>0x98</addressOffset><description>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR</name><bitOffset>14</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3</name><addressOffset>0x9c</addressOffset><description>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR</name><bitOffset>14</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4</name><addressOffset>0xa0</addressOffset><description>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR</name><bitOffset>14</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5</name><addressOffset>0xa4</addressOffset><description>SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR</name><bitOffset>14</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0</name><addressOffset>0xa8</addressOffset><description>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1</name><addressOffset>0xac</addressOffset><description>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS</name><bitOffset>18</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0</name><bitOffset>12</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>9</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>3</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2</name><addressOffset>0xb0</addressOffset><description>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS</name><bitOffset>18</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0</name><bitOffset>12</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>9</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>3</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0</name><addressOffset>0xb4</addressOffset><description>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1</name><addressOffset>0xb8</addressOffset><description>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2</name><addressOffset>0xbc</addressOffset><description>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR</name><bitOffset>5</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0</name><addressOffset>0xc0</addressOffset><description>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1</name><addressOffset>0xc4</addressOffset><description>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0</name><addressOffset>0xc8</addressOffset><description>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1</name><addressOffset>0xcc</addressOffset><description>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2</name><addressOffset>0xd0</addressOffset><description>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR</name><bitOffset>4</bitOffset><bitWidth>24</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3</name><addressOffset>0xd4</addressOffset><description>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN</name><bitOffset>1</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0</name><addressOffset>0xd8</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1</name><addressOffset>0xdc</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2</name><addressOffset>0xe0</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3</name><addressOffset>0xe4</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4</name><addressOffset>0xe8</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT</name><bitOffset>20</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5</name><addressOffset>0xec</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6</name><addressOffset>0xf0</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7</name><addressOffset>0xf4</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8</name><addressOffset>0xf8</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT</name><bitOffset>20</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9</name><addressOffset>0xfc</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1</name><bitOffset>11</bitOffset><bitWidth>11</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0</name><bitOffset>0</bitOffset><bitWidth>11</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10</name><addressOffset>0x100</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H</name><bitOffset>9</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L</name><bitOffset>6</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H</name><bitOffset>3</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_0</name><addressOffset>0x104</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_1</name><addressOffset>0x108</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_2</name><addressOffset>0x10c</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_3</name><addressOffset>0x110</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_0</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_4</name><addressOffset>0x114</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_1</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_5</name><addressOffset>0x118</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_2</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_6</name><addressOffset>0x11c</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_3</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_7</name><addressOffset>0x120</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_4</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_8</name><addressOffset>0x124</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_8</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_5</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_9</name><addressOffset>0x128</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_9</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_6</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_REGION_PMS_CONSTRAIN_10</name><addressOffset>0x12c</addressOffset><description>SENSITIVE_REGION_PMS_CONSTRAIN_10</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_7</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_0</name><addressOffset>0x130</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_1</name><addressOffset>0x134</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_2</name><addressOffset>0x138</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_MONITOR_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE</name><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_3</name><addressOffset>0x13c</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_MONITOR_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_4</name><addressOffset>0x140</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_MONITOR_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_5</name><addressOffset>0x144</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_MONITOR_5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD</name><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE</name><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_6</name><addressOffset>0x148</addressOffset><description>SENSITIVE_CORE_0_PIF_PMS_MONITOR_6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0</name><addressOffset>0x14c</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1</name><addressOffset>0x150</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC</name><bitOffset>24</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG</name><bitOffset>18</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2</name><addressOffset>0x154</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER</name><bitOffset>30</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC</name><bitOffset>16</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3</name><addressOffset>0x158</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR</name><bitOffset>28</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC</name><bitOffset>26</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S1</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4</name><addressOffset>0x15c</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE</name><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR</name><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC</name><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_0</name><addressOffset>0x160</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_MONITOR_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_1</name><addressOffset>0x164</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_MONITOR_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_2</name><addressOffset>0x168</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_MONITOR_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE</name><bitOffset>3</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS</name><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_3</name><addressOffset>0x16c</addressOffset><description>SENSITIVE_BACKUP_BUS_PMS_MONITOR_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SENSITIVE_CLOCK_GATE</name><addressOffset>0x170</addressOffset><description>SENSITIVE_CLOCK_GATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SENSITIVE_DATE</name><addressOffset>0xffc</addressOffset><description>SENSITIVE_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SENSITIVE_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>SHA</name><baseAddress>0x6003b000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>SPI</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x000004a0</size><usage>registers</usage></addressBlock><registers><register><name>SPI_CMD</name><addressOffset>0x0</addressOffset><description>SPI_CMD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_USR</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_UPDATE</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_CONF_BITLEN</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_ADDR</name><addressOffset>0x4</addressOffset><description>SPI_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_USR_ADDR_VALUE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_CTRL</name><addressOffset>0x8</addressOffset><description>SPI_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_WR_BIT_ORDER</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_RD_BIT_ORDER</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_WP_POL</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_HOLD_POL</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_D_POL</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_Q_POL</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FREAD_QUAD</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FREAD_DUAL</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FCMD_QUAD</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FCMD_DUAL</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FADDR_QUAD</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FADDR_DUAL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DUMMY_OUT</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_CLOCK</name><addressOffset>0xc</addressOffset><description>SPI_CLOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_CLK_EQU_SYSCLK</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CLKDIV_PRE</name><bitOffset>18</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SPI_CLKCNT_N</name><bitOffset>12</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>SPI_CLKCNT_H</name><bitOffset>6</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>SPI_CLKCNT_L</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_USER</name><addressOffset>0x10</addressOffset><description>SPI_USER</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_USR_COMMAND</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_ADDR</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_DUMMY</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_MISO</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_MOSI</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_DUMMY_IDLE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_MOSI_HIGHPART</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_MISO_HIGHPART</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SIO</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_CONF_NXT</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FWRITE_QUAD</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_FWRITE_DUAL</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CK_OUT_EDGE</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_RSCK_I_EDGE</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS_SETUP</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS_HOLD</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_TSCK_I_EDGE</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_QPI_MODE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DOUTDIN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_USER1</name><addressOffset>0x14</addressOffset><description>SPI_USER1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_USR_ADDR_BITLEN</name><bitOffset>27</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>SPI_CS_HOLD_TIME</name><bitOffset>22</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>SPI_CS_SETUP_TIME</name><bitOffset>17</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>SPI_MST_WFULL_ERR_END_EN</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_DUMMY_CYCLELEN</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_USER2</name><addressOffset>0x18</addressOffset><description>SPI_USER2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_USR_COMMAND_BITLEN</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SPI_MST_REMPTY_ERR_END_EN</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_USR_COMMAND_VALUE</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MS_DLEN</name><addressOffset>0x1c</addressOffset><description>SPI_MS_DLEN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MS_DATA_BITLEN</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MISC</name><addressOffset>0x20</addressOffset><description>SPI_MISC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_QUAD_DIN_PIN_SWAP</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS_KEEP_ACTIVE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CK_IDLE_EDGE</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLAVE_CS_POL</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MASTER_CS_POL</name><bitOffset>7</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>SPI_CK_DIS</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS5_DIS</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS4_DIS</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS3_DIS</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS2_DIS</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS1_DIS</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CS0_DIS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DIN_MODE</name><addressOffset>0x24</addressOffset><description>SPI_DIN_MODE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_TIMING_HCLK_ACTIVE</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DIN3_MODE</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_DIN2_MODE</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_DIN1_MODE</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_DIN0_MODE</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DIN_NUM</name><addressOffset>0x28</addressOffset><description>SPI_DIN_NUM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_DIN3_NUM</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_DIN2_NUM</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_DIN1_NUM</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_DIN0_NUM</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DOUT_MODE</name><addressOffset>0x2c</addressOffset><description>SPI_DOUT_MODE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_DOUT3_MODE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DOUT2_MODE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DOUT1_MODE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DOUT0_MODE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DMA_CONF</name><addressOffset>0x30</addressOffset><description>SPI_DMA_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_DMA_AFIFO_RST</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_BUF_AFIFO_RST</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_RX_AFIFO_RST</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_DMA_TX_ENA</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_RX_ENA</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_RX_EOF_EN</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_TX_SEG_TRANS_CLR_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_RX_SEG_TRANS_CLR_EN</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_SLV_SEG_TRANS_EN</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DMA_INT_ENA</name><addressOffset>0x34</addressOffset><description>SPI_DMA_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_APP1_INT_ENA</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_APP2_INT_ENA</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD_ERR_INT_ENA</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_BUF_ADDR_ERR_INT_ENA</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SEG_MAGIC_ERR_INT_ENA</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_SEG_TRANS_DONE_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_TRANS_DONE_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_WR_BUF_DONE_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_RD_BUF_DONE_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_WR_DMA_DONE_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_RD_DMA_DONE_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMDA_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD9_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD8_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD7_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_EN_QPI_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_EX_QPI_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_INFIFO_FULL_ERR_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DMA_INT_CLR</name><addressOffset>0x38</addressOffset><description>SPI_DMA_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_APP1_INT_CLR</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_APP2_INT_CLR</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_CMD_ERR_INT_CLR</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_BUF_ADDR_ERR_INT_CLR</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SEG_MAGIC_ERR_INT_CLR</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_DMA_SEG_TRANS_DONE_INT_CLR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_TRANS_DONE_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_WR_BUF_DONE_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_RD_BUF_DONE_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_WR_DMA_DONE_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_RD_DMA_DONE_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_CMDA_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_CMD9_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_CMD8_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_CMD7_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_EN_QPI_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLV_EX_QPI_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_DMA_INFIFO_FULL_ERR_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SPI_DMA_INT_RAW</name><addressOffset>0x3c</addressOffset><description>SPI_DMA_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_APP1_INT_RAW</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_APP2_INT_RAW</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD_ERR_INT_RAW</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_BUF_ADDR_ERR_INT_RAW</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SEG_MAGIC_ERR_INT_RAW</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_SEG_TRANS_DONE_INT_RAW</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_TRANS_DONE_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_WR_BUF_DONE_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_RD_BUF_DONE_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_WR_DMA_DONE_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_RD_DMA_DONE_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMDA_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD9_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD8_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_CMD7_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_EN_QPI_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_EX_QPI_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_INFIFO_FULL_ERR_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DMA_INT_ST</name><addressOffset>0x40</addressOffset><description>SPI_DMA_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_APP1_INT_ST</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_APP2_INT_ST</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_CMD_ERR_INT_ST</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_BUF_ADDR_ERR_INT_ST</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SEG_MAGIC_ERR_INT_ST</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_DMA_SEG_TRANS_DONE_INT_ST</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_TRANS_DONE_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_WR_BUF_DONE_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_RD_BUF_DONE_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_WR_DMA_DONE_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_RD_DMA_DONE_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_CMDA_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_CMD9_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_CMD8_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_CMD7_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_EN_QPI_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_SLV_EX_QPI_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_DMA_INFIFO_FULL_ERR_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SPI_W0</name><addressOffset>0x98</addressOffset><description>SPI_W0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W1</name><addressOffset>0x9c</addressOffset><description>SPI_W1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W2</name><addressOffset>0xa0</addressOffset><description>SPI_W2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W3</name><addressOffset>0xa4</addressOffset><description>SPI_W3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W4</name><addressOffset>0xa8</addressOffset><description>SPI_W4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W5</name><addressOffset>0xac</addressOffset><description>SPI_W5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W6</name><addressOffset>0xb0</addressOffset><description>SPI_W6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W7</name><addressOffset>0xb4</addressOffset><description>SPI_W7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W8</name><addressOffset>0xb8</addressOffset><description>SPI_W8</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF8</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W9</name><addressOffset>0xbc</addressOffset><description>SPI_W9</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF9</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W10</name><addressOffset>0xc0</addressOffset><description>SPI_W10</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF10</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W11</name><addressOffset>0xc4</addressOffset><description>SPI_W11</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF11</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W12</name><addressOffset>0xc8</addressOffset><description>SPI_W12</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF12</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W13</name><addressOffset>0xcc</addressOffset><description>SPI_W13</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF13</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W14</name><addressOffset>0xd0</addressOffset><description>SPI_W14</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF14</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_W15</name><addressOffset>0xd4</addressOffset><description>SPI_W15</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_BUF15</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_SLAVE</name><addressOffset>0xe0</addressOffset><description>SPI_SLAVE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_USR_CONF</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SOFT_RESET</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_SLAVE_MODE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_DMA_SEG_MAGIC_VALUE</name><bitOffset>22</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SPI_SLV_WRBUF_BITLEN_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_RDBUF_BITLEN_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_WRDMA_BITLEN_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_SLV_RDDMA_BITLEN_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_RSCK_DATA_OUT</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CLK_MODE_13</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CLK_MODE</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_SLAVE1</name><addressOffset>0xe4</addressOffset><description>SPI_SLAVE1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_SLV_LAST_ADDR</name><bitOffset>26</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>SPI_SLV_LAST_COMMAND</name><bitOffset>18</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SPI_SLV_DATA_BITLEN</name><bitOffset>0</bitOffset><bitWidth>18</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_CLK_GATE</name><addressOffset>0xe8</addressOffset><description>SPI_CLK_GATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MST_CLK_SEL</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MST_CLK_ACTIVE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_DATE</name><addressOffset>0xf0</addressOffset><description>SPI_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>SPI0</name><baseAddress>0x60003000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>SPI1</name><baseAddress>0x60002000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>SPI2</name><baseAddress>0x60024000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>SPI_MEM</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x000005e0</size><usage>registers</usage></addressBlock><registers><register><name>SPI_MEM_CMD</name><addressOffset>0x0</addressOffset><description>SPI_MEM_CMD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_FLASH_READ</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_WREN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_WRDI</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_RDID</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_RDSR</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_WRSR</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PP</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_SE</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_BE</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_CE</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_DP</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_RES</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_HPM</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PE</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_SLV_ST</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>SPI_MEM_MST_ST</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field></fields></register><register><name>SPI_MEM_ADDR</name><addressOffset>0x4</addressOffset><description>SPI_MEM_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_USR_ADDR_VALUE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_CTRL</name><addressOffset>0x8</addressOffset><description>SPI_MEM_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_FREAD_QIO</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FREAD_DIO</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_WRSR_2B</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_WP_REG</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FREAD_QUAD</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_D_POL</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_Q_POL</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_RESANDRES</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FREAD_DUAL</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FASTRD_MODE</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_TX_CRC_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FCS_CRC_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FCMD_QUAD</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FCMD_DUAL</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FDUMMY_OUT</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_CTRL1</name><addressOffset>0xc</addressOffset><description>SPI_MEM_CTRL1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_RXFIFO_WFULL_ERR</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_MEM_RXFIFO_RST</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MEM_CS_HOLD_DLY_RES</name><bitOffset>2</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CLK_MODE</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_CTRL2</name><addressOffset>0x10</addressOffset><description>SPI_MEM_CTRL2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_SYNC_RESET</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MEM_CS_HOLD_DELAY</name><bitOffset>25</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CS_HOLD_TIME</name><bitOffset>5</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CS_SETUP_TIME</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_CLOCK</name><addressOffset>0x14</addressOffset><description>SPI_MEM_CLOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_CLK_EQU_SYSCLK</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CLKCNT_N</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CLKCNT_H</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CLKCNT_L</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_USER</name><addressOffset>0x18</addressOffset><description>SPI_MEM_USER</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_USR_COMMAND</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_ADDR</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_DUMMY</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_MISO</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_MOSI</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_DUMMY_IDLE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_MOSI_HIGHPART</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_MISO_HIGHPART</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FWRITE_QIO</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FWRITE_DIO</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FWRITE_QUAD</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FWRITE_DUAL</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CK_OUT_EDGE</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CS_SETUP</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CS_HOLD</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_USER1</name><addressOffset>0x1c</addressOffset><description>SPI_MEM_USER1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_USR_ADDR_BITLEN</name><bitOffset>26</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_DUMMY_CYCLELEN</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_USER2</name><addressOffset>0x20</addressOffset><description>SPI_MEM_USER2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_USR_COMMAND_BITLEN</name><bitOffset>28</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SPI_MEM_USR_COMMAND_VALUE</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_MOSI_DLEN</name><addressOffset>0x24</addressOffset><description>SPI_MEM_MOSI_DLEN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_USR_MOSI_DBITLEN</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_MISO_DLEN</name><addressOffset>0x28</addressOffset><description>SPI_MEM_MISO_DLEN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_USR_MISO_DBITLEN</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_RD_STATUS</name><addressOffset>0x2c</addressOffset><description>SPI_MEM_RD_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_WB_MODE</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SPI_MEM_STATUS</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_MISC</name><addressOffset>0x34</addressOffset><description>SPI_MEM_MISC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_CS_KEEP_ACTIVE</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CK_IDLE_EDGE</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_SLV_ST_TRANS_END_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_SLV_ST_TRANS_END</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CSPI_ST_TRANS_END_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CSPI_ST_TRANS_END</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_TRANS_END_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CS1_DIS</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CS0_DIS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_TX_CRC</name><addressOffset>0x38</addressOffset><description>SPI_MEM_TX_CRC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_TX_CRC_DATA</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SPI_MEM_CACHE_FCTRL</name><addressOffset>0x3c</addressOffset><description>SPI_MEM_CACHE_FCTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_FADDR_QUAD</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FDOUT_QUAD</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FDIN_QUAD</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FADDR_DUAL</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FDOUT_DUAL</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FDIN_DUAL</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CACHE_FLASH_USR_CMD</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CACHE_USR_ADDR_4BYTE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_CACHE_REQ_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_FSM</name><addressOffset>0x54</addressOffset><description>SPI_MEM_FSM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_CSPI_LOCK_DELAY_TIME</name><bitOffset>7</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>SPI_MEM_EM_ST</name><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>SPI_MEM_CSPI_ST</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field></fields></register><register><name>SPI_MEM_W0</name><addressOffset>0x58</addressOffset><description>SPI_MEM_W0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W1</name><addressOffset>0x5c</addressOffset><description>SPI_MEM_W1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W2</name><addressOffset>0x60</addressOffset><description>SPI_MEM_W2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W3</name><addressOffset>0x64</addressOffset><description>SPI_MEM_W3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF3</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W4</name><addressOffset>0x68</addressOffset><description>SPI_MEM_W4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF4</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W5</name><addressOffset>0x6c</addressOffset><description>SPI_MEM_W5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF5</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W6</name><addressOffset>0x70</addressOffset><description>SPI_MEM_W6</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF6</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W7</name><addressOffset>0x74</addressOffset><description>SPI_MEM_W7</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF7</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W8</name><addressOffset>0x78</addressOffset><description>SPI_MEM_W8</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF8</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W9</name><addressOffset>0x7c</addressOffset><description>SPI_MEM_W9</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF9</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W10</name><addressOffset>0x80</addressOffset><description>SPI_MEM_W10</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF10</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W11</name><addressOffset>0x84</addressOffset><description>SPI_MEM_W11</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF11</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W12</name><addressOffset>0x88</addressOffset><description>SPI_MEM_W12</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF12</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W13</name><addressOffset>0x8c</addressOffset><description>SPI_MEM_W13</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF13</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W14</name><addressOffset>0x90</addressOffset><description>SPI_MEM_W14</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF14</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_W15</name><addressOffset>0x94</addressOffset><description>SPI_MEM_W15</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_BUF15</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_FLASH_WAITI_CTRL</name><addressOffset>0x98</addressOffset><description>SPI_MEM_FLASH_WAITI_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_WAITI_DUMMY_CYCLELEN</name><bitOffset>10</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>SPI_MEM_WAITI_CMD</name><bitOffset>2</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SPI_MEM_WAITI_DUMMY</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_FLASH_SUS_CTRL</name><addressOffset>0x9c</addressOffset><description>SPI_MEM_FLASH_SUS_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_SUS_TIMEOUT_CNT</name><bitOffset>25</bitOffset><bitWidth>7</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PES_END_EN</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PER_END_EN</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FMEM_RD_SUS_2B</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PESR_END_MSK</name><bitOffset>6</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PES_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PES_PER_EN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PES_WAIT_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PER_WAIT_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PES</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PER</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_FLASH_SUS_CMD</name><addressOffset>0xa0</addressOffset><description>SPI_MEM_FLASH_SUS_CMD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_WAIT_PESR_COMMAND</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PES_COMMAND</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PER_COMMAND</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_SUS_STATUS</name><addressOffset>0xa4</addressOffset><description>SPI_MEM_SUS_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_SPI0_LOCK_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PES_DLY_128</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_PER_DLY_128</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_DP_DLY_128</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_RES_DLY_128</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_HPM_DLY_128</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_WAIT_PESR_CMD_2B</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_FLASH_SUS</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_TIMING_CALI</name><addressOffset>0xa8</addressOffset><description>SPI_MEM_TIMING_CALI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_EXTRA_DUMMY_CYCLELEN</name><bitOffset>2</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>SPI_MEM_TIMING_CALI</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_TIMING_CLK_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_DIN_MODE</name><addressOffset>0xac</addressOffset><description>SPI_MEM_DIN_MODE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_DIN3_MODE</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DIN2_MODE</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DIN1_MODE</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DIN0_MODE</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_DIN_NUM</name><addressOffset>0xb0</addressOffset><description>SPI_MEM_DIN_NUM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_DIN3_NUM</name><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DIN2_NUM</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DIN1_NUM</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DIN0_NUM</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_DOUT_MODE</name><addressOffset>0xb4</addressOffset><description>SPI_MEM_DOUT_MODE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_DOUT3_MODE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DOUT2_MODE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DOUT1_MODE</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_DOUT0_MODE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_INT_ENA</name><addressOffset>0xc0</addressOffset><description>SPI_MEM_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_MST_ST_END_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_SLV_ST_END_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_WPE_END_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PES_END_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PER_END_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_INT_CLR</name><addressOffset>0xc4</addressOffset><description>SPI_MEM_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_MST_ST_END_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MEM_SLV_ST_END_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MEM_WPE_END_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MEM_PES_END_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SPI_MEM_PER_END_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SPI_MEM_INT_RAW</name><addressOffset>0xc8</addressOffset><description>SPI_MEM_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_MST_ST_END_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_SLV_ST_END_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_WPE_END_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PES_END_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPI_MEM_PER_END_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_INT_ST</name><addressOffset>0xcc</addressOffset><description>SPI_MEM_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_MST_ST_END_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_MEM_SLV_ST_END_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_MEM_WPE_END_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_MEM_PES_END_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SPI_MEM_PER_END_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SPI_MEM_CLOCK_GATE</name><addressOffset>0xdc</addressOffset><description>SPI_MEM_CLOCK_GATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_CORE_CLK_SEL</name><addressOffset>0xe0</addressOffset><description>SPI_MEM_CORE_CLK_SEL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_SPI01_CLK_SEL</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SPI_MEM_DATE</name><addressOffset>0x3fc</addressOffset><description>SPI_MEM_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SPI_MEM_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>SYSCON</name><baseAddress>0x60026000</baseAddress><addressBlock><offset>0</offset><size>0x00000500</size><usage>registers</usage></addressBlock><registers><register><name>SYSCON_SYSCLK_CONF</name><addressOffset>0x0</addressOffset><description>SYSCON_SYSCLK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_RST_TICK_CNT</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK_320M_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_PRE_DIV_CNT</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_TICK_CONF</name><addressOffset>0x4</addressOffset><description>SYSCON_TICK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_TICK_ENABLE</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CK8M_TICK_NUM</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>SYSCON_XTAL_TICK_NUM</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_CLK_OUT_EN</name><addressOffset>0x8</addressOffset><description>SYSCON_CLK_OUT_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_CLK_XTAL_OEN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK40X_BB_OEN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK_DAC_CPU_OEN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK_ADC_INF_OEN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK_320M_OEN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK160_OEN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK80_OEN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK_BB_OEN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK44_OEN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK22_OEN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_CLK20_OEN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_WIFI_BB_CFG</name><addressOffset>0xc</addressOffset><description>SYSCON_WIFI_BB_CFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_WIFI_BB_CFG</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_WIFI_BB_CFG_2</name><addressOffset>0x10</addressOffset><description>SYSCON_WIFI_BB_CFG_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_WIFI_BB_CFG_2</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_WIFI_CLK_EN</name><addressOffset>0x14</addressOffset><description>SYSCON_WIFI_CLK_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_WIFI_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_WIFI_RST_EN</name><addressOffset>0x18</addressOffset><description>SYSCON_WIFI_RST_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_WIFI_RST</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_HOST_INF_SEL</name><addressOffset>0x1c</addressOffset><description>SYSCON_HOST_INF_SEL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_PERI_IO_SWAP</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_EXT_MEM_PMS_LOCK</name><addressOffset>0x20</addressOffset><description>SYSCON_EXT_MEM_PMS_LOCK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_EXT_MEM_PMS_LOCK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE0_ATTR</name><addressOffset>0x28</addressOffset><description>SYSCON_FLASH_ACE0_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE0_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE1_ATTR</name><addressOffset>0x2c</addressOffset><description>SYSCON_FLASH_ACE1_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE1_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE2_ATTR</name><addressOffset>0x30</addressOffset><description>SYSCON_FLASH_ACE2_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE2_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE3_ATTR</name><addressOffset>0x34</addressOffset><description>SYSCON_FLASH_ACE3_ATTR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE3_ATTR</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE0_ADDR</name><addressOffset>0x38</addressOffset><description>SYSCON_FLASH_ACE0_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE0_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE1_ADDR</name><addressOffset>0x3c</addressOffset><description>SYSCON_FLASH_ACE1_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE1_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE2_ADDR</name><addressOffset>0x40</addressOffset><description>SYSCON_FLASH_ACE2_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE2_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE3_ADDR</name><addressOffset>0x44</addressOffset><description>SYSCON_FLASH_ACE3_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE3_ADDR_S</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE0_SIZE</name><addressOffset>0x48</addressOffset><description>SYSCON_FLASH_ACE0_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE0_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE1_SIZE</name><addressOffset>0x4c</addressOffset><description>SYSCON_FLASH_ACE1_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE1_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE2_SIZE</name><addressOffset>0x50</addressOffset><description>SYSCON_FLASH_ACE2_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE2_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FLASH_ACE3_SIZE</name><addressOffset>0x54</addressOffset><description>SYSCON_FLASH_ACE3_SIZE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_FLASH_ACE3_SIZE</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_SPI_MEM_PMS_CTRL</name><addressOffset>0x88</addressOffset><description>SYSCON_SPI_MEM_PMS_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_SPI_MEM_REJECT_CDE</name><bitOffset>2</bitOffset><bitWidth>5</bitWidth><access>read-only</access></field><field><name>SYSCON_SPI_MEM_REJECT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYSCON_SPI_MEM_REJECT_INT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SYSCON_SPI_MEM_REJECT_ADDR</name><addressOffset>0x8c</addressOffset><description>SYSCON_SPI_MEM_REJECT_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_SPI_MEM_REJECT_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SYSCON_SDIO_CTRL</name><addressOffset>0x90</addressOffset><description>SYSCON_SDIO_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_SDIO_WIN_ACCESS_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_REDCY_SIG0</name><addressOffset>0x94</addressOffset><description>SYSCON_REDCY_SIG0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_REDCY_ANDOR</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYSCON_REDCY_SIG0</name><bitOffset>0</bitOffset><bitWidth>31</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_REDCY_SIG1</name><addressOffset>0x98</addressOffset><description>SYSCON_REDCY_SIG1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_REDCY_NANDOR</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYSCON_REDCY_SIG1</name><bitOffset>0</bitOffset><bitWidth>31</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_FRONT_END_MEM_PD</name><addressOffset>0x9c</addressOffset><description>SYSCON_FRONT_END_MEM_PD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_DC_MEM_FORCE_PD</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_DC_MEM_FORCE_PU</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_PBUS_MEM_FORCE_PD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_PBUS_MEM_FORCE_PU</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_AGC_MEM_FORCE_PD</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_AGC_MEM_FORCE_PU</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_RETENTION_CTRL</name><addressOffset>0xa0</addressOffset><description>SYSCON_RETENTION_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_NOBYPASS_CPU_ISO_RST</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_RETENTION_LINK_ADDR</name><bitOffset>0</bitOffset><bitWidth>27</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_CLKGATE_FORCE_ON</name><addressOffset>0xa4</addressOffset><description>SYSCON_CLKGATE_FORCE_ON</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_SRAM_CLKGATE_FORCE_ON</name><bitOffset>2</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SYSCON_ROM_CLKGATE_FORCE_ON</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_MEM_POWER_DOWN</name><addressOffset>0xa8</addressOffset><description>SYSCON_MEM_POWER_DOWN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_SRAM_POWER_DOWN</name><bitOffset>2</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SYSCON_ROM_POWER_DOWN</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_MEM_POWER_UP</name><addressOffset>0xac</addressOffset><description>SYSCON_MEM_POWER_UP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_SRAM_POWER_UP</name><bitOffset>2</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SYSCON_ROM_POWER_UP</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_RND_DATA</name><addressOffset>0xb0</addressOffset><description>SYSCON_RND_DATA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_RND_DATA</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SYSCON_PERI_BACKUP_CONFIG</name><addressOffset>0xb4</addressOffset><description>SYSCON_PERI_BACKUP_CONFIG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_PERI_BACKUP_ENA</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_PERI_BACKUP_TO_MEM</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_PERI_BACKUP_START</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYSCON_PERI_BACKUP_SIZE</name><bitOffset>19</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>SYSCON_PERI_BACKUP_TOUT_THRES</name><bitOffset>9</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>SYSCON_PERI_BACKUP_BURST_LIMIT</name><bitOffset>4</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field><field><name>SYSCON_PERI_BACKUP_FLOW_ERR</name><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-only</access></field></fields></register><register><name>SYSCON_PERI_BACKUP_APB_ADDR</name><addressOffset>0xb8</addressOffset><description>SYSCON_PERI_BACKUP_APB_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_BACKUP_APB_START_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_PERI_BACKUP_MEM_ADDR</name><addressOffset>0xbc</addressOffset><description>SYSCON_PERI_BACKUP_MEM_ADDR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_BACKUP_MEM_START_ADDR</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_PERI_BACKUP_INT_RAW</name><addressOffset>0xc0</addressOffset><description>SYSCON_PERI_BACKUP_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_PERI_BACKUP_ERR_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYSCON_PERI_BACKUP_DONE_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SYSCON_PERI_BACKUP_INT_ST</name><addressOffset>0xc4</addressOffset><description>SYSCON_PERI_BACKUP_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_PERI_BACKUP_ERR_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYSCON_PERI_BACKUP_DONE_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SYSCON_PERI_BACKUP_INT_ENA</name><addressOffset>0xc8</addressOffset><description>SYSCON_PERI_BACKUP_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_PERI_BACKUP_ERR_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSCON_PERI_BACKUP_DONE_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSCON_PERI_BACKUP_INT_CLR</name><addressOffset>0xd0</addressOffset><description>SYSCON_PERI_BACKUP_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_PERI_BACKUP_ERR_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYSCON_PERI_BACKUP_DONE_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SYSCON_DATE</name><addressOffset>0x3fc</addressOffset><description>SYSCON_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSCON_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>SYSTEM</name><baseAddress>0x600c0000</baseAddress><addressBlock><offset>0</offset><size>0x00000500</size><usage>registers</usage></addressBlock><registers><register><name>SYSTEM_CPU_PERI_CLK_EN</name><addressOffset>0x0</addressOffset><description>SYSTEM_CPU_PERI_CLK_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CLK_EN_DEDICATED_GPIO</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CLK_EN_ASSIST_DEBUG</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CPU_PERI_RST_EN</name><addressOffset>0x4</addressOffset><description>SYSTEM_CPU_PERI_RST_EN</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_RST_EN_DEDICATED_GPIO</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_RST_EN_ASSIST_DEBUG</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CPU_PER_CONF</name><addressOffset>0x8</addressOffset><description>SYSTEM_CPU_PER_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CPU_WAITI_DELAY_NUM</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>SYSTEM_CPU_WAIT_MODE_FORCE_ON</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PLL_FREQ_SEL</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CPUPERIOD_SEL</name><bitOffset>0</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_MEM_PD_MASK</name><addressOffset>0xc</addressOffset><description>SYSTEM_MEM_PD_MASK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_LSLP_MEM_PD_MASK</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_PERIP_CLK_EN0</name><addressOffset>0x10</addressOffset><description>SYSTEM_PERIP_CLK_EN0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_SPI4_CLK_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_ADC2_ARB_CLK_EN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SYSTIMER_CLK_EN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_APB_SARADC_CLK_EN</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI3_DMA_CLK_EN</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM3_CLK_EN</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM2_CLK_EN</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART_MEM_CLK_EN</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_USB_DEVICE_CLK_EN</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI2_DMA_CLK_EN</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2S1_CLK_EN</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM1_CLK_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TWAI_CLK_EN</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2C_EXT1_CLK_EN</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM0_CLK_EN</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI3_CLK_EN</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TIMERGROUP1_CLK_EN</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_EFUSE_CLK_EN</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TIMERGROUP_CLK_EN</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UHCI1_CLK_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LEDC_CLK_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PCNT_CLK_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_RMT_CLK_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UHCI0_CLK_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2C_EXT0_CLK_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI2_CLK_EN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART1_CLK_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2S0_CLK_EN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_WDG_CLK_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART_CLK_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI01_CLK_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TIMERS_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_PERIP_CLK_EN1</name><addressOffset>0x14</addressOffset><description>SYSTEM_PERIP_CLK_EN1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_TSENS_CLK_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART2_CLK_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LCD_CAM_CLK_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SDIO_HOST_CLK_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_DMA_CLK_EN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_HMAC_CLK_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_DS_CLK_EN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_RSA_CLK_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_SHA_CLK_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_AES_CLK_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_PERIP_RST_EN0</name><addressOffset>0x18</addressOffset><description>SYSTEM_PERIP_RST_EN0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_SPI4_RST</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_ADC2_ARB_RST</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SYSTIMER_RST</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_APB_SARADC_RST</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI3_DMA_RST</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM3_RST</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM2_RST</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART_MEM_RST</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_USB_DEVICE_RST</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI2_DMA_RST</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2S1_RST</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM1_RST</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TWAI_RST</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2C_EXT1_RST</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PWM0_RST</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI3_RST</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TIMERGROUP1_RST</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_EFUSE_RST</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TIMERGROUP_RST</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UHCI1_RST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LEDC_RST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_PCNT_RST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_RMT_RST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UHCI0_RST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2C_EXT0_RST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI2_RST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART1_RST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_I2S0_RST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_WDG_RST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART_RST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SPI01_RST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_TIMERS_RST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_PERIP_RST_EN1</name><addressOffset>0x1c</addressOffset><description>SYSTEM_PERIP_RST_EN1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_TSENS_RST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_UART2_RST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LCD_CAM_RST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_SDIO_HOST_RST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_DMA_RST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_HMAC_RST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_DS_RST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_RSA_RST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_SHA_RST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_CRYPTO_AES_RST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_BT_LPCK_DIV_INT</name><addressOffset>0x20</addressOffset><description>SYSTEM_BT_LPCK_DIV_INT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_BT_LPCK_DIV_NUM</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_BT_LPCK_DIV_FRAC</name><addressOffset>0x24</addressOffset><description>SYSTEM_BT_LPCK_DIV_FRAC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_LPCLK_RTC_EN</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LPCLK_SEL_XTAL32K</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LPCLK_SEL_XTAL</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LPCLK_SEL_8M</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_LPCLK_SEL_RTC_SLOW</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_BT_LPCK_DIV_A</name><bitOffset>12</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field><field><name>SYSTEM_BT_LPCK_DIV_B</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CPU_INTR_FROM_CPU_0</name><addressOffset>0x28</addressOffset><description>SYSTEM_CPU_INTR_FROM_CPU_0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CPU_INTR_FROM_CPU_0</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CPU_INTR_FROM_CPU_1</name><addressOffset>0x2c</addressOffset><description>SYSTEM_CPU_INTR_FROM_CPU_1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CPU_INTR_FROM_CPU_1</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CPU_INTR_FROM_CPU_2</name><addressOffset>0x30</addressOffset><description>SYSTEM_CPU_INTR_FROM_CPU_2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CPU_INTR_FROM_CPU_2</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CPU_INTR_FROM_CPU_3</name><addressOffset>0x34</addressOffset><description>SYSTEM_CPU_INTR_FROM_CPU_3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CPU_INTR_FROM_CPU_3</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_RSA_PD_CTRL</name><addressOffset>0x38</addressOffset><description>SYSTEM_RSA_PD_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_RSA_MEM_FORCE_PD</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_RSA_MEM_FORCE_PU</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_RSA_MEM_PD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_EDMA_CTRL</name><addressOffset>0x3c</addressOffset><description>SYSTEM_EDMA_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_EDMA_RESET</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_EDMA_CLK_ON</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CACHE_CONTROL</name><addressOffset>0x40</addressOffset><description>SYSTEM_CACHE_CONTROL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_DCACHE_RESET</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_DCACHE_CLK_ON</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_ICACHE_RESET</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_ICACHE_CLK_ON</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</name><addressOffset>0x44</addressOffset><description>SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_RTC_FASTMEM_CONFIG</name><addressOffset>0x48</addressOffset><description>SYSTEM_RTC_FASTMEM_CONFIG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_RTC_MEM_CRC_FINISH</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYSTEM_RTC_MEM_CRC_LEN</name><bitOffset>20</bitOffset><bitWidth>11</bitWidth><access>read-write</access></field><field><name>SYSTEM_RTC_MEM_CRC_ADDR</name><bitOffset>9</bitOffset><bitWidth>11</bitWidth><access>read-write</access></field><field><name>SYSTEM_RTC_MEM_CRC_START</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_RTC_FASTMEM_CRC</name><addressOffset>0x4c</addressOffset><description>SYSTEM_RTC_FASTMEM_CRC</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_RTC_MEM_CRC_RES</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_REDUNDANT_ECO_CTRL</name><addressOffset>0x50</addressOffset><description>SYSTEM_REDUNDANT_ECO_CTRL</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_REDUNDANT_ECO_RESULT</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYSTEM_REDUNDANT_ECO_DRIVE</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_CLOCK_GATE</name><addressOffset>0x54</addressOffset><description>SYSTEM_CLOCK_GATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CLK_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_SYSCLK_CONF</name><addressOffset>0x58</addressOffset><description>SYSTEM_SYSCLK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_CLK_DIV_EN</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYSTEM_CLK_XTAL_FREQ</name><bitOffset>12</bitOffset><bitWidth>7</bitWidth><access>read-only</access></field><field><name>SYSTEM_SOC_CLK_SEL</name><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SYSTEM_PRE_DIV_CNT</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_MEM_PVT</name><addressOffset>0x5c</addressOffset><description>SYSTEM_MEM_PVT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_MEM_VT_SEL</name><bitOffset>22</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>SYSTEM_MEM_TIMING_ERR_CNT</name><bitOffset>6</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field><field><name>SYSTEM_MEM_PVT_MONITOR_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_MEM_ERR_CNT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYSTEM_MEM_PATH_LEN</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_COMB_PVT_LVT_CONF</name><addressOffset>0x60</addressOffset><description>SYSTEM_COMB_PVT_LVT_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_PVT_MONITOR_EN_LVT</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_COMB_ERR_CNT_CLR_LVT</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYSTEM_COMB_PATH_LEN_LVT</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_COMB_PVT_NVT_CONF</name><addressOffset>0x64</addressOffset><description>SYSTEM_COMB_PVT_NVT_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_PVT_MONITOR_EN_NVT</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_COMB_ERR_CNT_CLR_NVT</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYSTEM_COMB_PATH_LEN_NVT</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_COMB_PVT_HVT_CONF</name><addressOffset>0x68</addressOffset><description>SYSTEM_COMB_PVT_HVT_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_PVT_MONITOR_EN_HVT</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYSTEM_COMB_ERR_CNT_CLR_HVT</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYSTEM_COMB_PATH_LEN_HVT</name><bitOffset>0</bitOffset><bitWidth>5</bitWidth><access>read-write</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_LVT_SITE0</name><addressOffset>0x6c</addressOffset><description>SYSTEM_COMB_PVT_ERR_LVT_SITE0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_NVT_SITE0</name><addressOffset>0x70</addressOffset><description>SYSTEM_COMB_PVT_ERR_NVT_SITE0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_HVT_SITE0</name><addressOffset>0x74</addressOffset><description>SYSTEM_COMB_PVT_ERR_HVT_SITE0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_LVT_SITE1</name><addressOffset>0x78</addressOffset><description>SYSTEM_COMB_PVT_ERR_LVT_SITE1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_NVT_SITE1</name><addressOffset>0x7c</addressOffset><description>SYSTEM_COMB_PVT_ERR_NVT_SITE1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_HVT_SITE1</name><addressOffset>0x80</addressOffset><description>SYSTEM_COMB_PVT_ERR_HVT_SITE1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_LVT_SITE2</name><addressOffset>0x84</addressOffset><description>SYSTEM_COMB_PVT_ERR_LVT_SITE2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_NVT_SITE2</name><addressOffset>0x88</addressOffset><description>SYSTEM_COMB_PVT_ERR_NVT_SITE2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_HVT_SITE2</name><addressOffset>0x8c</addressOffset><description>SYSTEM_COMB_PVT_ERR_HVT_SITE2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_LVT_SITE3</name><addressOffset>0x90</addressOffset><description>SYSTEM_COMB_PVT_ERR_LVT_SITE3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_NVT_SITE3</name><addressOffset>0x94</addressOffset><description>SYSTEM_COMB_PVT_ERR_NVT_SITE3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_COMB_PVT_ERR_HVT_SITE3</name><addressOffset>0x98</addressOffset><description>SYSTEM_COMB_PVT_ERR_HVT_SITE3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-only</access></field></fields></register><register><name>SYSTEM_DATE</name><addressOffset>0xffc</addressOffset><description>SYSTEM_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYSTEM_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>SYS_TIMER</name><baseAddress>0x60023000</baseAddress><addressBlock><offset>0</offset><size>0x000003c0</size><usage>registers</usage></addressBlock><registers><register><name>SYS_TIMER_SYSTIMER_CONF</name><addressOffset>0x0</addressOffset><description>SYS_TIMER_SYSTIMER_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_CLK_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TIMER_UNIT0_WORK_EN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TIMER_UNIT1_WORK_EN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TIMER_UNIT0_CORE0_STALL_EN</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TIMER_UNIT0_CORE1_STALL_EN</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TIMER_UNIT1_CORE0_STALL_EN</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TIMER_UNIT1_CORE1_STALL_EN</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET0_WORK_EN</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET1_WORK_EN</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET2_WORK_EN</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_SYSTIMER_CLK_FO</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT0_OP</name><addressOffset>0x4</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT0_OP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT0_UPDATE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYS_TIMER_TIMER_UNIT0_VALUE_VALID</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT1_OP</name><addressOffset>0x8</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT1_OP</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT1_UPDATE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYS_TIMER_TIMER_UNIT1_VALUE_VALID</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT0_LOAD_HI</name><addressOffset>0xc</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT0_LOAD_HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT0_LOAD_HI</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT0_LOAD_LO</name><addressOffset>0x10</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT0_LOAD_LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT0_LOAD_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT1_LOAD_HI</name><addressOffset>0x14</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT1_LOAD_HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT1_LOAD_HI</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT1_LOAD_LO</name><addressOffset>0x18</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT1_LOAD_LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT1_LOAD_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET0_HI</name><addressOffset>0x1c</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET0_HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_TARGET0_HI</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET0_LO</name><addressOffset>0x20</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET0_LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_TARGET0_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET1_HI</name><addressOffset>0x24</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET1_HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_TARGET1_HI</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET1_LO</name><addressOffset>0x28</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET1_LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_TARGET1_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET2_HI</name><addressOffset>0x2c</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET2_HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_TARGET2_HI</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET2_LO</name><addressOffset>0x30</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET2_LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_TARGET2_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET0_CONF</name><addressOffset>0x34</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET0_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TARGET0_TIMER_UNIT_SEL</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET0_PERIOD_MODE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET0_PERIOD</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET1_CONF</name><addressOffset>0x38</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET1_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TARGET1_TIMER_UNIT_SEL</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET1_PERIOD_MODE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET1_PERIOD</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_TARGET2_CONF</name><addressOffset>0x3c</addressOffset><description>SYS_TIMER_SYSTIMER_TARGET2_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TARGET2_TIMER_UNIT_SEL</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET2_PERIOD_MODE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET2_PERIOD</name><bitOffset>0</bitOffset><bitWidth>26</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT0_VALUE_HI</name><addressOffset>0x40</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT0_VALUE_HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT0_VALUE_HI</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT0_VALUE_LO</name><addressOffset>0x44</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT0_VALUE_LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT0_VALUE_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT1_VALUE_HI</name><addressOffset>0x48</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT1_VALUE_HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT1_VALUE_HI</name><bitOffset>0</bitOffset><bitWidth>20</bitWidth><access>read-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT1_VALUE_LO</name><addressOffset>0x4c</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT1_VALUE_LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT1_VALUE_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_COMP0_LOAD</name><addressOffset>0x50</addressOffset><description>SYS_TIMER_SYSTIMER_COMP0_LOAD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_COMP0_LOAD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_COMP1_LOAD</name><addressOffset>0x54</addressOffset><description>SYS_TIMER_SYSTIMER_COMP1_LOAD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_COMP1_LOAD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_COMP2_LOAD</name><addressOffset>0x58</addressOffset><description>SYS_TIMER_SYSTIMER_COMP2_LOAD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_COMP2_LOAD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT0_LOAD</name><addressOffset>0x5c</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT0_LOAD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT0_LOAD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_UNIT1_LOAD</name><addressOffset>0x60</addressOffset><description>SYS_TIMER_SYSTIMER_UNIT1_LOAD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TIMER_UNIT1_LOAD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_INT_ENA</name><addressOffset>0x64</addressOffset><description>SYS_TIMER_SYSTIMER_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TARGET2_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET1_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET0_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_INT_RAW</name><addressOffset>0x68</addressOffset><description>SYS_TIMER_SYSTIMER_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TARGET2_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET1_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYS_TIMER_TARGET0_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_INT_CLR</name><addressOffset>0x6c</addressOffset><description>SYS_TIMER_SYSTIMER_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TARGET2_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYS_TIMER_TARGET1_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>SYS_TIMER_TARGET0_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_INT_ST</name><addressOffset>0x70</addressOffset><description>SYS_TIMER_SYSTIMER_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_TARGET2_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYS_TIMER_TARGET1_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>SYS_TIMER_TARGET0_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>SYS_TIMER_SYSTIMER_DATE</name><addressOffset>0xfc</addressOffset><description>SYS_TIMER_SYSTIMER_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>SYS_TIMER_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>TIMERGROUP0</name><baseAddress>0x6001f000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>TIMERGROUP1</name><baseAddress>0x60020000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>TIMG</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x00000340</size><usage>registers</usage></addressBlock><registers><register><name>TIMG_T0CONFIG</name><addressOffset>0x0</addressOffset><description>TIMG_T0CONFIG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_T0_INCREASE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_T0_AUTORELOAD</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_T0_DIVIDER</name><bitOffset>13</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>TIMG_T0_DIVCNT_RST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>TIMG_T0_ALARM_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_T0_USE_XTAL</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_T0LO</name><addressOffset>0x4</addressOffset><description>TIMG_T0LO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>TIMG_T0HI</name><addressOffset>0x8</addressOffset><description>TIMG_T0HI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_HI</name><bitOffset>0</bitOffset><bitWidth>22</bitWidth><access>read-only</access></field></fields></register><register><name>TIMG_T0UPDATE</name><addressOffset>0xc</addressOffset><description>TIMG_T0UPDATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_UPDATE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_T0ALARMLO</name><addressOffset>0x10</addressOffset><description>TIMG_T0ALARMLO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_ALARM_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_T0ALARMHI</name><addressOffset>0x14</addressOffset><description>TIMG_T0ALARMHI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_ALARM_HI</name><bitOffset>0</bitOffset><bitWidth>22</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_T0LOADLO</name><addressOffset>0x18</addressOffset><description>TIMG_T0LOADLO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_LOAD_LO</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_T0LOADHI</name><addressOffset>0x1c</addressOffset><description>TIMG_T0LOADHI</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_LOAD_HI</name><bitOffset>0</bitOffset><bitWidth>22</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_T0LOAD</name><addressOffset>0x20</addressOffset><description>TIMG_T0LOAD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_T0_LOAD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>write-only</access></field></fields></register><register><name>TIMG_WDTCONFIG0</name><addressOffset>0x48</addressOffset><description>TIMG_WDTCONFIG0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_STG0</name><bitOffset>29</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_STG1</name><bitOffset>27</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_STG2</name><bitOffset>25</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_STG3</name><bitOffset>23</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_CONF_UPDATE_EN</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>TIMG_WDT_USE_XTAL</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_CPU_RESET_LENGTH</name><bitOffset>18</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_SYS_RESET_LENGTH</name><bitOffset>15</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_FLASHBOOT_MOD_EN</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_PROCPU_RESET_EN</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_APPCPU_RESET_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_WDTCONFIG1</name><addressOffset>0x4c</addressOffset><description>TIMG_WDTCONFIG1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_CLK_PRESCALE</name><bitOffset>16</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_DIVCNT_RST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>TIMG_WDTCONFIG2</name><addressOffset>0x50</addressOffset><description>TIMG_WDTCONFIG2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_STG0_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_WDTCONFIG3</name><addressOffset>0x54</addressOffset><description>TIMG_WDTCONFIG3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_STG1_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_WDTCONFIG4</name><addressOffset>0x58</addressOffset><description>TIMG_WDTCONFIG4</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_STG2_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_WDTCONFIG5</name><addressOffset>0x5c</addressOffset><description>TIMG_WDTCONFIG5</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_STG3_HOLD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_WDTFEED</name><addressOffset>0x60</addressOffset><description>TIMG_WDTFEED</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_FEED</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>write-only</access></field></fields></register><register><name>TIMG_WDTWPROTECT</name><addressOffset>0x64</addressOffset><description>TIMG_WDTWPROTECT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_WKEY</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_RTCCALICFG</name><addressOffset>0x68</addressOffset><description>TIMG_RTCCALICFG</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_RTC_CALI_START</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_RTC_CALI_MAX</name><bitOffset>16</bitOffset><bitWidth>15</bitWidth><access>read-write</access></field><field><name>TIMG_RTC_CALI_RDY</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>TIMG_RTC_CALI_CLK_SEL</name><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>TIMG_RTC_CALI_START_CYCLING</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_RTCCALICFG1</name><addressOffset>0x6c</addressOffset><description>TIMG_RTCCALICFG1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_RTC_CALI_VALUE</name><bitOffset>7</bitOffset><bitWidth>25</bitWidth><access>read-only</access></field><field><name>TIMG_RTC_CALI_CYCLING_DATA_VLD</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>TIMG_INT_ENA_TIMERS</name><addressOffset>0x70</addressOffset><description>TIMG_INT_ENA_TIMERS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_T0_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_INT_RAW_TIMERS</name><addressOffset>0x74</addressOffset><description>TIMG_INT_RAW_TIMERS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_T0_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_INT_ST_TIMERS</name><addressOffset>0x78</addressOffset><description>TIMG_INT_ST_TIMERS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>TIMG_T0_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>TIMG_INT_CLR_TIMERS</name><addressOffset>0x7c</addressOffset><description>TIMG_INT_CLR_TIMERS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_WDT_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>TIMG_T0_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>TIMG_RTCCALICFG2</name><addressOffset>0x80</addressOffset><description>TIMG_RTCCALICFG2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_RTC_CALI_TIMEOUT_THRES</name><bitOffset>7</bitOffset><bitWidth>25</bitWidth><access>read-write</access></field><field><name>TIMG_RTC_CALI_TIMEOUT_RST_CNT</name><bitOffset>3</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>TIMG_RTC_CALI_TIMEOUT</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>TIMG_NTIMERS_DATE</name><addressOffset>0xf8</addressOffset><description>TIMG_NTIMERS_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_NTIMERS_DATE</name><bitOffset>0</bitOffset><bitWidth>28</bitWidth><access>read-write</access></field></fields></register><register><name>TIMG_CLK</name><addressOffset>0xfc</addressOffset><description>TIMG_CLK</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>TIMG_CLK_EN</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_TIMER_CLK_IS_ACTIVE</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TIMG_WDT_CLK_IS_ACTIVE</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>TWAI</name><baseAddress>0x6002b000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>UART</name><baseAddress>0x60000000</baseAddress><addressBlock><offset>0</offset><size>0x00000420</size><usage>registers</usage></addressBlock><registers><register><name>UART_FIFO</name><addressOffset>0x0</addressOffset><description>UART_FIFO</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_RXFIFO_RD_BYTE</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-only</access></field></fields></register><register><name>UART_INT_RAW</name><addressOffset>0x4</addressOffset><description>UART_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_WAKEUP_INT_RAW</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_AT_CMD_CHAR_DET_INT_RAW</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485_CLASH_INT_RAW</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485_FRM_ERR_INT_RAW</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485_PARITY_ERR_INT_RAW</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_DONE_INT_RAW</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_BRK_IDLE_DONE_INT_RAW</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_BRK_DONE_INT_RAW</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_GLITCH_DET_INT_RAW</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SW_XOFF_INT_RAW</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SW_XON_INT_RAW</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_TOUT_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_BRK_DET_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_CTS_CHG_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_DSR_CHG_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_OVF_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_FRM_ERR_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_PARITY_ERR_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TXFIFO_EMPTY_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_FULL_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UART_INT_ST</name><addressOffset>0x8</addressOffset><description>UART_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_WAKEUP_INT_ST</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_AT_CMD_CHAR_DET_INT_ST</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RS485_CLASH_INT_ST</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RS485_FRM_ERR_INT_ST</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RS485_PARITY_ERR_INT_ST</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_TX_DONE_INT_ST</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_TX_BRK_IDLE_DONE_INT_ST</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_TX_BRK_DONE_INT_ST</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_GLITCH_DET_INT_ST</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_SW_XOFF_INT_ST</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_SW_XON_INT_ST</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RXFIFO_TOUT_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_BRK_DET_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_CTS_CHG_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_DSR_CHG_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RXFIFO_OVF_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_FRM_ERR_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_PARITY_ERR_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_TXFIFO_EMPTY_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RXFIFO_FULL_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>UART_INT_ENA</name><addressOffset>0xc</addressOffset><description>UART_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_WAKEUP_INT_ENA</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_AT_CMD_CHAR_DET_INT_ENA</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485_CLASH_INT_ENA</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485_FRM_ERR_INT_ENA</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485_PARITY_ERR_INT_ENA</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_DONE_INT_ENA</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_BRK_IDLE_DONE_INT_ENA</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_BRK_DONE_INT_ENA</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_GLITCH_DET_INT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SW_XOFF_INT_ENA</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SW_XON_INT_ENA</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_TOUT_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_BRK_DET_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_CTS_CHG_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_DSR_CHG_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_OVF_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_FRM_ERR_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_PARITY_ERR_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TXFIFO_EMPTY_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_FULL_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UART_INT_CLR</name><addressOffset>0x10</addressOffset><description>UART_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_WAKEUP_INT_CLR</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_AT_CMD_CHAR_DET_INT_CLR</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_RS485_CLASH_INT_CLR</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_RS485_FRM_ERR_INT_CLR</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_RS485_PARITY_ERR_INT_CLR</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_TX_DONE_INT_CLR</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_TX_BRK_IDLE_DONE_INT_CLR</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_TX_BRK_DONE_INT_CLR</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_GLITCH_DET_INT_CLR</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_SW_XOFF_INT_CLR</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_SW_XON_INT_CLR</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_RXFIFO_TOUT_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_BRK_DET_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_CTS_CHG_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_DSR_CHG_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_RXFIFO_OVF_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_FRM_ERR_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_PARITY_ERR_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_TXFIFO_EMPTY_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UART_RXFIFO_FULL_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>UART_CLKDIV</name><addressOffset>0x14</addressOffset><description>UART_CLKDIV</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_CLKDIV_FRAG</name><bitOffset>20</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>UART_CLKDIV</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-write</access></field></fields></register><register><name>UART_RX_FILT</name><addressOffset>0x18</addressOffset><description>UART_RX_FILT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_GLITCH_FILT_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_GLITCH_FILT</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UART_STATUS</name><addressOffset>0x1c</addressOffset><description>UART_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_TXD</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RTSN</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_DTRN</name><bitOffset>29</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_TXFIFO_CNT</name><bitOffset>16</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field><field><name>UART_RXD</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_CTSN</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_DSRN</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UART_RXFIFO_CNT</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field></fields></register><register><name>UART_CONF0</name><addressOffset>0x20</addressOffset><description>UART_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_MEM_CLK_EN</name><bitOffset>28</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_AUTOBAUD_EN</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_ERR_WR_MASK</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_CLK_EN</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_DTR_INV</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RTS_INV</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TXD_INV</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_DSR_INV</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_CTS_INV</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXD_INV</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TXFIFO_RST</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_RST</name><bitOffset>17</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_IRDA_EN</name><bitOffset>16</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_FLOW_EN</name><bitOffset>15</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_LOOPBACK</name><bitOffset>14</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_IRDA_RX_INV</name><bitOffset>13</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_IRDA_TX_INV</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_IRDA_WCTL</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_IRDA_TX_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_IRDA_DPLX</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TXD_BRK</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SW_DTR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SW_RTS</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_STOP_BIT_NUM</name><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>UART_BIT_NUM</name><bitOffset>2</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>UART_PARITY_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_PARITY</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UART_CONF1</name><addressOffset>0x24</addressOffset><description>UART_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_RX_TOUT_EN</name><bitOffset>21</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RX_FLOW_EN</name><bitOffset>20</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RX_TOUT_FLOW_DIS</name><bitOffset>19</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_DIS_RX_DAT_OVF</name><bitOffset>18</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TXFIFO_EMPTY_THRHD</name><bitOffset>9</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>UART_RXFIFO_FULL_THRHD</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>UART_LOWPULSE</name><addressOffset>0x28</addressOffset><description>UART_LOWPULSE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_LOWPULSE_MIN_CNT</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>UART_HIGHPULSE</name><addressOffset>0x2c</addressOffset><description>UART_HIGHPULSE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_HIGHPULSE_MIN_CNT</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>UART_RXD_CNT</name><addressOffset>0x30</addressOffset><description>UART_RXD_CNT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_RXD_EDGE_CNT</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field></fields></register><register><name>UART_FLOW_CONF</name><addressOffset>0x34</addressOffset><description>UART_FLOW_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_SEND_XOFF</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SEND_XON</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_FORCE_XOFF</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_FORCE_XON</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_XONOFF_DEL</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SW_FLOW_CON_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UART_SLEEP_CONF</name><addressOffset>0x38</addressOffset><description>UART_SLEEP_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_ACTIVE_THRESHOLD</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>UART_SWFC_CONF0</name><addressOffset>0x3c</addressOffset><description>UART_SWFC_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_XOFF_CHAR</name><bitOffset>9</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UART_XOFF_THRESHOLD</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>UART_SWFC_CONF1</name><addressOffset>0x40</addressOffset><description>UART_SWFC_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_XON_CHAR</name><bitOffset>9</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UART_XON_THRESHOLD</name><bitOffset>0</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field></fields></register><register><name>UART_TXBRK_CONF</name><addressOffset>0x44</addressOffset><description>UART_TXBRK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_TX_BRK_NUM</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UART_IDLE_CONF</name><addressOffset>0x48</addressOffset><description>UART_IDLE_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_TX_IDLE_NUM</name><bitOffset>10</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>UART_RX_IDLE_THRHD</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field></fields></register><register><name>UART_RS485_CONF</name><addressOffset>0x4c</addressOffset><description>UART_RS485_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_RS485_TX_DLY_NUM</name><bitOffset>6</bitOffset><bitWidth>4</bitWidth><access>read-write</access></field><field><name>UART_RS485_RX_DLY_NUM</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485RXBY_TX_EN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485TX_RX_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_DL1_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_DL0_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RS485_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UART_AT_CMD_PRECNT</name><addressOffset>0x50</addressOffset><description>UART_AT_CMD_PRECNT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_PRE_IDLE_NUM</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>UART_AT_CMD_POSTCNT</name><addressOffset>0x54</addressOffset><description>UART_AT_CMD_POSTCNT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_POST_IDLE_NUM</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>UART_AT_CMD_GAPTOUT</name><addressOffset>0x58</addressOffset><description>UART_AT_CMD_GAPTOUT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_RX_GAP_TOUT</name><bitOffset>0</bitOffset><bitWidth>16</bitWidth><access>read-write</access></field></fields></register><register><name>UART_AT_CMD_CHAR</name><addressOffset>0x5c</addressOffset><description>UART_AT_CMD_CHAR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_CHAR_NUM</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UART_AT_CMD_CHAR</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UART_MEM_CONF</name><addressOffset>0x60</addressOffset><description>UART_MEM_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_MEM_FORCE_PU</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_MEM_FORCE_PD</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RX_TOUT_THRHD</name><bitOffset>16</bitOffset><bitWidth>10</bitWidth><access>read-write</access></field><field><name>UART_RX_FLOW_THRHD</name><bitOffset>7</bitOffset><bitWidth>9</bitWidth><access>read-write</access></field><field><name>UART_TX_SIZE</name><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>UART_RX_SIZE</name><bitOffset>1</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>UART_MEM_TX_STATUS</name><addressOffset>0x64</addressOffset><description>UART_MEM_TX_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_TX_RADDR</name><bitOffset>11</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field><field><name>UART_APB_TX_WADDR</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field></fields></register><register><name>UART_MEM_RX_STATUS</name><addressOffset>0x68</addressOffset><description>UART_MEM_RX_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_RX_WADDR</name><bitOffset>11</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field><field><name>UART_APB_RX_RADDR</name><bitOffset>0</bitOffset><bitWidth>10</bitWidth><access>read-only</access></field></fields></register><register><name>UART_FSM_STATUS</name><addressOffset>0x6c</addressOffset><description>UART_FSM_STATUS</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_ST_UTX_OUT</name><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field><field><name>UART_ST_URX_OUT</name><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-only</access></field></fields></register><register><name>UART_POSPULSE</name><addressOffset>0x70</addressOffset><description>UART_POSPULSE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_POSEDGE_MIN_CNT</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>UART_NEGPULSE</name><addressOffset>0x74</addressOffset><description>UART_NEGPULSE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_NEGEDGE_MIN_CNT</name><bitOffset>0</bitOffset><bitWidth>12</bitWidth><access>read-only</access></field></fields></register><register><name>UART_CLK_CONF</name><addressOffset>0x78</addressOffset><description>UART_CLK_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_RX_RST_CORE</name><bitOffset>27</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_RST_CORE</name><bitOffset>26</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RX_SCLK_EN</name><bitOffset>25</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_TX_SCLK_EN</name><bitOffset>24</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_RST_CORE</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SCLK_EN</name><bitOffset>22</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_SCLK_SEL</name><bitOffset>20</bitOffset><bitWidth>2</bitWidth><access>read-write</access></field><field><name>UART_SCLK_DIV_NUM</name><bitOffset>12</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UART_SCLK_DIV_A</name><bitOffset>6</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field><field><name>UART_SCLK_DIV_B</name><bitOffset>0</bitOffset><bitWidth>6</bitWidth><access>read-write</access></field></fields></register><register><name>UART_DATE</name><addressOffset>0x7c</addressOffset><description>UART_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UART_ID</name><addressOffset>0x80</addressOffset><description>UART_ID</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UART_UPDATE</name><bitOffset>31</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_HIGH_SPEED</name><bitOffset>30</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UART_ID</name><bitOffset>0</bitOffset><bitWidth>30</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>UART1</name><baseAddress>0x60010000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>UHCI</name><baseAddress>0x0</baseAddress><addressBlock><offset>0</offset><size>0x00000420</size><usage>registers</usage></addressBlock><registers><register><name>UHCI_CONF0</name><addressOffset>0x0</addressOffset><description>UHCI_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_UART_RX_BRK_EOF_EN</name><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_CLK_EN</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_ENCODE_CRC_EN</name><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_LEN_EOF_EN</name><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_UART_IDLE_EOF_EN</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_CRC_REC_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_HEAD_EN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_SEPER_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_UART1_CE</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_UART0_CE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_RST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_RST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_INT_RAW</name><addressOffset>0x4</addressOffset><description>UHCI_INT_RAW</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_APP_CTRL1_INT_RAW</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_APP_CTRL0_INT_RAW</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_OUTLINK_EOF_ERR_INT_RAW</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_SEND_A_Q_INT_RAW</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_SEND_S_Q_INT_RAW</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_HUNG_INT_RAW</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_HUNG_INT_RAW</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_START_INT_RAW</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_START_INT_RAW</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_INT_ST</name><addressOffset>0x8</addressOffset><description>UHCI_INT_ST</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_APP_CTRL1_INT_ST</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_APP_CTRL0_INT_ST</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_OUTLINK_EOF_ERR_INT_ST</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_SEND_A_Q_INT_ST</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_SEND_S_Q_INT_ST</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_TX_HUNG_INT_ST</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_RX_HUNG_INT_ST</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_TX_START_INT_ST</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field><field><name>UHCI_RX_START_INT_ST</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-only</access></field></fields></register><register><name>UHCI_INT_ENA</name><addressOffset>0xc</addressOffset><description>UHCI_INT_ENA</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_APP_CTRL1_INT_ENA</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_APP_CTRL0_INT_ENA</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_OUTLINK_EOF_ERR_INT_ENA</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_SEND_A_Q_INT_ENA</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_SEND_S_Q_INT_ENA</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_HUNG_INT_ENA</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_HUNG_INT_ENA</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_START_INT_ENA</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_START_INT_ENA</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_INT_CLR</name><addressOffset>0x10</addressOffset><description>UHCI_INT_CLR</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_APP_CTRL1_INT_CLR</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_APP_CTRL0_INT_CLR</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_OUTLINK_EOF_ERR_INT_CLR</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_SEND_A_Q_INT_CLR</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_SEND_S_Q_INT_CLR</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_TX_HUNG_INT_CLR</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_RX_HUNG_INT_CLR</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_TX_START_INT_CLR</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_RX_START_INT_CLR</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field></fields></register><register><name>UHCI_CONF1</name><addressOffset>0x14</addressOffset><description>UHCI_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SW_START</name><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_WAIT_SW_START</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_ACK_NUM_RE</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_CHECK_SUM_RE</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_SAVE_HEAD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_CRC_DISABLE</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_CHECK_SEQ_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_CHECK_SUM_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_STATE0</name><addressOffset>0x18</addressOffset><description>UHCI_STATE0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_DECODE_STATE</name><bitOffset>3</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field><field><name>UHCI_RX_ERR_CAUSE</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field></fields></register><register><name>UHCI_STATE1</name><addressOffset>0x1c</addressOffset><description>UHCI_STATE1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_ENCODE_STATE</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-only</access></field></fields></register><register><name>UHCI_ESCAPE_CONF</name><addressOffset>0x20</addressOffset><description>UHCI_ESCAPE_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_RX_13_ESC_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_11_ESC_EN</name><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_DB_ESC_EN</name><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RX_C0_ESC_EN</name><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_13_ESC_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_11_ESC_EN</name><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_DB_ESC_EN</name><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TX_C0_ESC_EN</name><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_HUNG_CONF</name><addressOffset>0x24</addressOffset><description>UHCI_HUNG_CONF</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_RXFIFO_TIMEOUT_ENA</name><bitOffset>23</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_RXFIFO_TIMEOUT_SHIFT</name><bitOffset>20</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>UHCI_RXFIFO_TIMEOUT</name><bitOffset>12</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_TXFIFO_TIMEOUT_ENA</name><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_TXFIFO_TIMEOUT_SHIFT</name><bitOffset>8</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>UHCI_TXFIFO_TIMEOUT</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_ACK_NUM</name><addressOffset>0x28</addressOffset><description>UHCI_ACK_NUM</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_ACK_NUM_LOAD</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>write-only</access></field><field><name>UHCI_ACK_NUM</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_RX_HEAD</name><addressOffset>0x2c</addressOffset><description>UHCI_RX_HEAD</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_RX_HEAD</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-only</access></field></fields></register><register><name>UHCI_QUICK_SENT</name><addressOffset>0x30</addressOffset><description>UHCI_QUICK_SENT</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_ALWAYS_SEND_EN</name><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_ALWAYS_SEND_NUM</name><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field><field><name>UHCI_SINGLE_SEND_EN</name><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UHCI_SINGLE_SEND_NUM</name><bitOffset>0</bitOffset><bitWidth>3</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q0_WORD0</name><addressOffset>0x34</addressOffset><description>UHCI_Q0_WORD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q0_WORD0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q0_WORD1</name><addressOffset>0x38</addressOffset><description>UHCI_Q0_WORD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q0_WORD1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q1_WORD0</name><addressOffset>0x3c</addressOffset><description>UHCI_Q1_WORD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q1_WORD0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q1_WORD1</name><addressOffset>0x40</addressOffset><description>UHCI_Q1_WORD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q1_WORD1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q2_WORD0</name><addressOffset>0x44</addressOffset><description>UHCI_Q2_WORD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q2_WORD0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q2_WORD1</name><addressOffset>0x48</addressOffset><description>UHCI_Q2_WORD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q2_WORD1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q3_WORD0</name><addressOffset>0x4c</addressOffset><description>UHCI_Q3_WORD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q3_WORD0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q3_WORD1</name><addressOffset>0x50</addressOffset><description>UHCI_Q3_WORD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q3_WORD1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q4_WORD0</name><addressOffset>0x54</addressOffset><description>UHCI_Q4_WORD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q4_WORD0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q4_WORD1</name><addressOffset>0x58</addressOffset><description>UHCI_Q4_WORD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q4_WORD1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q5_WORD0</name><addressOffset>0x5c</addressOffset><description>UHCI_Q5_WORD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q5_WORD0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q5_WORD1</name><addressOffset>0x60</addressOffset><description>UHCI_Q5_WORD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q5_WORD1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q6_WORD0</name><addressOffset>0x64</addressOffset><description>UHCI_Q6_WORD0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q6_WORD0</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_Q6_WORD1</name><addressOffset>0x68</addressOffset><description>UHCI_Q6_WORD1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEND_Q6_WORD1</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_ESC_CONF0</name><addressOffset>0x6c</addressOffset><description>UHCI_ESC_CONF0</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_SEPER_ESC_CHAR1</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_SEPER_ESC_CHAR0</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_SEPER_CHAR</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_ESC_CONF1</name><addressOffset>0x70</addressOffset><description>UHCI_ESC_CONF1</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_ESC_SEQ0_CHAR1</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_ESC_SEQ0_CHAR0</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_ESC_SEQ0</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_ESC_CONF2</name><addressOffset>0x74</addressOffset><description>UHCI_ESC_CONF2</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_ESC_SEQ1_CHAR1</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_ESC_SEQ1_CHAR0</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_ESC_SEQ1</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_ESC_CONF3</name><addressOffset>0x78</addressOffset><description>UHCI_ESC_CONF3</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_ESC_SEQ2_CHAR1</name><bitOffset>16</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_ESC_SEQ2_CHAR0</name><bitOffset>8</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field><field><name>UHCI_ESC_SEQ2</name><bitOffset>0</bitOffset><bitWidth>8</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_PKT_THRES</name><addressOffset>0x7c</addressOffset><description>UHCI_PKT_THRES</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_PKT_THRS</name><bitOffset>0</bitOffset><bitWidth>13</bitWidth><access>read-write</access></field></fields></register><register><name>UHCI_DATE</name><addressOffset>0x80</addressOffset><description>UHCI_DATE</description><size>32</size><resetValue>0x00000000</resetValue><fields><field><name>UHCI_DATE</name><bitOffset>0</bitOffset><bitWidth>32</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>UHCI0</name><baseAddress>0x60014000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral><peripheral><name>WORLD_CNTL</name><baseAddress>0x600d0000</baseAddress><addressBlock><offset>0</offset><size>0x00000000</size><usage>registers</usage></addressBlock></peripheral></peripherals></device>