# Final-Lab-Verilog-
This is a repository to share our final project for verilog 


We will update our code here. 
