<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proj1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dfilpflop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dfilpflop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Dfilpflop.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="add4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="add4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add4bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="add4bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="add4bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder4bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder4bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder4bit_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder4bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder4bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comp_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="comp_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="comp_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dasyc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dasyc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dasyc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dsyc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dsyc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dsyc.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dsyc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dsyc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="full_adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fulladder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fulladder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fulladder.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mux.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mux.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mux.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mux.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mux.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mux.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mux.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mux.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mux.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mux.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mux.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mux_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mux_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mux_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mux_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mux_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mux_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mux_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mux_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mux_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mux_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parity_data.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="parity_data.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="parity_data.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parity_data_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="parity_data_beh.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="parity_data_beh.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="parity_data_beh_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parity_data_beh_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ring.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ring.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ring.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ring_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ripple.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ripple.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ripple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ripple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ripple.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ripple.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ripple.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_add4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_add4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_add_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_add_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_add_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_add_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_comp_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_comp_2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_counter_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_dasyc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_dasyc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_dsyc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_dsyc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mux4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_mux4_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_parity_beh_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_parity_beh_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_parity_data_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_parity_data_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ring_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ring_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_ring_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ring_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ripple_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ripple_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_ripple_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ripple_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ripple_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_tb1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_tb_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622390764" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="5438683702708918982" xil_pn:start_ts="1622390763">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622457868" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1622457868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623137165" xil_pn:in_ck="-7063042422655930224" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1623137165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add4bit.v"/>
      <outfile xil_pn:name="add_rip.v"/>
      <outfile xil_pn:name="comp_2.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="dasyc.v"/>
      <outfile xil_pn:name="dsyc.v"/>
      <outfile xil_pn:name="mux4.v"/>
      <outfile xil_pn:name="parity_beh.v"/>
      <outfile xil_pn:name="parity_data.v"/>
      <outfile xil_pn:name="ring.v"/>
      <outfile xil_pn:name="ripple_1.v"/>
      <outfile xil_pn:name="tb_add.v"/>
      <outfile xil_pn:name="tb_add4.v"/>
      <outfile xil_pn:name="tb_comp_2.v"/>
      <outfile xil_pn:name="tb_counter.v"/>
      <outfile xil_pn:name="tb_dasyc.v"/>
      <outfile xil_pn:name="tb_dsyc.v"/>
      <outfile xil_pn:name="tb_mux4.v"/>
      <outfile xil_pn:name="tb_parity_beh.v"/>
      <outfile xil_pn:name="tb_parity_data.v"/>
      <outfile xil_pn:name="tb_ring.v"/>
      <outfile xil_pn:name="tb_ripple_1.v"/>
      <outfile xil_pn:name="test_e.v"/>
    </transform>
    <transform xil_pn:end_ts="1623137406" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5468749488694386692" xil_pn:start_ts="1623137406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623137406" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5405717395621215206" xil_pn:start_ts="1623137406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622906622" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-869553574675780535" xil_pn:start_ts="1622906622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623137178" xil_pn:in_ck="-7063042422655930224" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623137178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add4bit.v"/>
      <outfile xil_pn:name="add_rip.v"/>
      <outfile xil_pn:name="comp_2.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="dasyc.v"/>
      <outfile xil_pn:name="dsyc.v"/>
      <outfile xil_pn:name="mux4.v"/>
      <outfile xil_pn:name="parity_beh.v"/>
      <outfile xil_pn:name="parity_data.v"/>
      <outfile xil_pn:name="ring.v"/>
      <outfile xil_pn:name="ripple_1.v"/>
      <outfile xil_pn:name="tb_add.v"/>
      <outfile xil_pn:name="tb_add4.v"/>
      <outfile xil_pn:name="tb_comp_2.v"/>
      <outfile xil_pn:name="tb_counter.v"/>
      <outfile xil_pn:name="tb_dasyc.v"/>
      <outfile xil_pn:name="tb_dsyc.v"/>
      <outfile xil_pn:name="tb_mux4.v"/>
      <outfile xil_pn:name="tb_parity_beh.v"/>
      <outfile xil_pn:name="tb_parity_data.v"/>
      <outfile xil_pn:name="tb_ring.v"/>
      <outfile xil_pn:name="tb_ripple_1.v"/>
      <outfile xil_pn:name="test_e.v"/>
    </transform>
    <transform xil_pn:end_ts="1623137409" xil_pn:in_ck="-7063042422655930224" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6031763544119373191" xil_pn:start_ts="1623137406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_ring_beh.prj"/>
      <outfile xil_pn:name="tb_ring_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623319619" xil_pn:in_ck="-7394980450361769036" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7623170368047432906" xil_pn:start_ts="1623319619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_ring_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1622706407" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622706407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623064973" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6075290996596867327" xil_pn:start_ts="1623064973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623064973" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-869553574675780535" xil_pn:start_ts="1623064973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622706407" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1622706407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623064973" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="744677670922050723" xil_pn:start_ts="1623064973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622706407" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1622706407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623064973" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7283052155907380307" xil_pn:start_ts="1623064973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623064986" xil_pn:in_ck="-9206279819836498083" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1841947302571632934" xil_pn:start_ts="1623064973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ripple.lso"/>
      <outfile xil_pn:name="ripple.ngc"/>
      <outfile xil_pn:name="ripple.ngr"/>
      <outfile xil_pn:name="ripple.prj"/>
      <outfile xil_pn:name="ripple.stx"/>
      <outfile xil_pn:name="ripple.syr"/>
      <outfile xil_pn:name="ripple.xst"/>
      <outfile xil_pn:name="ripple_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1623064986" xil_pn:in_ck="-6179391814582636745" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361963776718" xil_pn:start_ts="1623064986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623064996" xil_pn:in_ck="4794613644618531682" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7848105383686056314" xil_pn:start_ts="1623064986">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ripple.bld"/>
      <outfile xil_pn:name="ripple_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1622796158" xil_pn:in_ck="145492936513" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1622796133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1622796191" xil_pn:in_ck="172545215555866330" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1622796158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1622796191" xil_pn:in_ck="145492936381" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1622796178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
