module fetch
(
 input[7:0] ProgCount,
 input clk,
 output [7:0] nextPC
 );

 reg[7:0] q;
 
always @(posedge clk) begin
	q <= ProgCount + 1;
end

assign nextPC = q;
 
endmodule