Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 11 22:44:11 2022
| Host         : DESKTOP-3PN6QK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.184        0.000                      0                   60        0.174        0.000                      0                   60        1.100        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
u_vga/PLL/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0    {0.000 9.921}        19.841          50.400          
  clkfbout_clk_wiz_0    {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_vga/PLL/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0         17.184        0.000                      0                   60        0.174        0.000                      0                   60        9.521        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                     23.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_vga/PLL/inst/clk_in1
  To Clock:  u_vga/PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_vga/PLL/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_vga/PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.184ns  (required time - arrival time)
  Source:                 u_vga/cnt_v_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/vga_r_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.552ns (22.023%)  route 1.955ns (77.977%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 17.887 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.868    -2.614    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.223    -2.391 r  u_vga/cnt_v_addr_reg[8]/Q
                         net (fo=4, routed)           0.541    -1.850    u_vga/cnt_v_addr_reg[8]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.051    -1.799 r  u_vga/vga_r[1]_i_6/O
                         net (fo=1, routed)           0.411    -1.388    u_vga/vga_r[1]_i_6_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.144    -1.244 f  u_vga/vga_r[1]_i_3/O
                         net (fo=1, routed)           0.564    -0.679    u_vga/vga_r[1]_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.134    -0.545 r  u_vga/vga_r[1]_i_1/O
                         net (fo=8, routed)           0.438    -0.107    u_vga/vga_r[1]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.731    17.887    u_vga/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_2/C
                         clock pessimism             -0.681    17.206    
                         clock uncertainty           -0.108    17.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)       -0.022    17.077    u_vga/vga_r_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         17.077    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                 17.184    

Slack (MET) :             17.187ns  (required time - arrival time)
  Source:                 u_vga/cnt_h_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_v_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.711ns (27.679%)  route 1.858ns (72.321%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 17.884 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.611ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.871    -2.611    u_vga/clk_out1
    SLICE_X0Y9           FDCE                                         r  u_vga/cnt_h_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.223    -2.388 f  u_vga/cnt_h_addr_reg[11]/Q
                         net (fo=9, routed)           0.600    -1.788    u_vga/cnt_h_addr_reg[11]
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.043    -1.745 f  u_vga/cnt_v_addr[0]_i_3/O
                         net (fo=4, routed)           0.458    -1.287    u_vga/cnt_v_addr[0]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.043    -1.244 f  u_vga/cnt_v_addr[0]_i_1/O
                         net (fo=35, routed)          0.800    -0.444    u_vga/add_v_addr
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.043    -0.401 r  u_vga/cnt_v_addr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.401    u_vga/cnt_v_addr[4]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.208 r  u_vga/cnt_v_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    u_vga/cnt_v_addr_reg[4]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.042 r  u_vga/cnt_v_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.042    u_vga/cnt_v_addr_reg[8]_i_1_n_6
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.728    17.884    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[9]/C
                         clock pessimism             -0.681    17.203    
                         clock uncertainty           -0.108    17.096    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.049    17.145    u_vga/cnt_v_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                 17.187    

Slack (MET) :             17.187ns  (required time - arrival time)
  Source:                 u_vga/cnt_v_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/vga_r_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.552ns (22.049%)  route 1.951ns (77.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 17.887 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.868    -2.614    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.223    -2.391 r  u_vga/cnt_v_addr_reg[8]/Q
                         net (fo=4, routed)           0.541    -1.850    u_vga/cnt_v_addr_reg[8]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.051    -1.799 r  u_vga/vga_r[1]_i_6/O
                         net (fo=1, routed)           0.411    -1.388    u_vga/vga_r[1]_i_6_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.144    -1.244 f  u_vga/vga_r[1]_i_3/O
                         net (fo=1, routed)           0.564    -0.679    u_vga/vga_r[1]_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.134    -0.545 r  u_vga/vga_r[1]_i_1/O
                         net (fo=8, routed)           0.435    -0.111    u_vga/vga_r[1]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.731    17.887    u_vga/clk_out1
    SLICE_X1Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica/C
                         clock pessimism             -0.681    17.206    
                         clock uncertainty           -0.108    17.099    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)       -0.022    17.077    u_vga/vga_r_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.077    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                 17.187    

Slack (MET) :             17.189ns  (required time - arrival time)
  Source:                 u_vga/cnt_v_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/vga_r_reg[1]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.552ns (22.037%)  route 1.953ns (77.963%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 17.887 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.868    -2.614    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.223    -2.391 r  u_vga/cnt_v_addr_reg[8]/Q
                         net (fo=4, routed)           0.541    -1.850    u_vga/cnt_v_addr_reg[8]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.051    -1.799 r  u_vga/vga_r[1]_i_6/O
                         net (fo=1, routed)           0.411    -1.388    u_vga/vga_r[1]_i_6_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.144    -1.244 f  u_vga/vga_r[1]_i_3/O
                         net (fo=1, routed)           0.564    -0.679    u_vga/vga_r[1]_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.134    -0.545 r  u_vga/vga_r[1]_i_1/O
                         net (fo=8, routed)           0.436    -0.109    u_vga/vga_r[1]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.731    17.887    u_vga/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_7/C
                         clock pessimism             -0.681    17.206    
                         clock uncertainty           -0.108    17.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)       -0.019    17.080    u_vga/vga_r_reg[1]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                 17.189    

Slack (MET) :             17.190ns  (required time - arrival time)
  Source:                 u_vga/cnt_v_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/vga_r_reg[1]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.552ns (22.049%)  route 1.951ns (77.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 17.887 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.868    -2.614    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.223    -2.391 r  u_vga/cnt_v_addr_reg[8]/Q
                         net (fo=4, routed)           0.541    -1.850    u_vga/cnt_v_addr_reg[8]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.051    -1.799 r  u_vga/vga_r[1]_i_6/O
                         net (fo=1, routed)           0.411    -1.388    u_vga/vga_r[1]_i_6_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.144    -1.244 f  u_vga/vga_r[1]_i_3/O
                         net (fo=1, routed)           0.564    -0.679    u_vga/vga_r[1]_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.134    -0.545 r  u_vga/vga_r[1]_i_1/O
                         net (fo=8, routed)           0.435    -0.111    u_vga/vga_r[1]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.731    17.887    u_vga/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_6/C
                         clock pessimism             -0.681    17.206    
                         clock uncertainty           -0.108    17.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)       -0.019    17.080    u_vga/vga_r_reg[1]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                 17.190    

Slack (MET) :             17.204ns  (required time - arrival time)
  Source:                 u_vga/cnt_h_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_v_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.694ns (27.197%)  route 1.858ns (72.803%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 17.884 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.611ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.871    -2.611    u_vga/clk_out1
    SLICE_X0Y9           FDCE                                         r  u_vga/cnt_h_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.223    -2.388 f  u_vga/cnt_h_addr_reg[11]/Q
                         net (fo=9, routed)           0.600    -1.788    u_vga/cnt_h_addr_reg[11]
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.043    -1.745 f  u_vga/cnt_v_addr[0]_i_3/O
                         net (fo=4, routed)           0.458    -1.287    u_vga/cnt_v_addr[0]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.043    -1.244 f  u_vga/cnt_v_addr[0]_i_1/O
                         net (fo=35, routed)          0.800    -0.444    u_vga/add_v_addr
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.043    -0.401 r  u_vga/cnt_v_addr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.401    u_vga/cnt_v_addr[4]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.208 r  u_vga/cnt_v_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    u_vga/cnt_v_addr_reg[4]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -0.059 r  u_vga/cnt_v_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.059    u_vga/cnt_v_addr_reg[8]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.728    17.884    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[11]/C
                         clock pessimism             -0.681    17.203    
                         clock uncertainty           -0.108    17.096    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.049    17.145    u_vga/cnt_v_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                 17.204    

Slack (MET) :             17.242ns  (required time - arrival time)
  Source:                 u_vga/cnt_h_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_v_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.656ns (26.096%)  route 1.858ns (73.904%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 17.884 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.611ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.871    -2.611    u_vga/clk_out1
    SLICE_X0Y9           FDCE                                         r  u_vga/cnt_h_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.223    -2.388 f  u_vga/cnt_h_addr_reg[11]/Q
                         net (fo=9, routed)           0.600    -1.788    u_vga/cnt_h_addr_reg[11]
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.043    -1.745 f  u_vga/cnt_v_addr[0]_i_3/O
                         net (fo=4, routed)           0.458    -1.287    u_vga/cnt_v_addr[0]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.043    -1.244 f  u_vga/cnt_v_addr[0]_i_1/O
                         net (fo=35, routed)          0.800    -0.444    u_vga/add_v_addr
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.043    -0.401 r  u_vga/cnt_v_addr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.401    u_vga/cnt_v_addr[4]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.208 r  u_vga/cnt_v_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    u_vga/cnt_v_addr_reg[4]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.097 r  u_vga/cnt_v_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    u_vga/cnt_v_addr_reg[8]_i_1_n_5
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.728    17.884    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[10]/C
                         clock pessimism             -0.681    17.203    
                         clock uncertainty           -0.108    17.096    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.049    17.145    u_vga/cnt_v_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                 17.242    

Slack (MET) :             17.242ns  (required time - arrival time)
  Source:                 u_vga/cnt_h_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_v_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.656ns (26.096%)  route 1.858ns (73.904%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 17.884 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.611ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.871    -2.611    u_vga/clk_out1
    SLICE_X0Y9           FDCE                                         r  u_vga/cnt_h_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.223    -2.388 f  u_vga/cnt_h_addr_reg[11]/Q
                         net (fo=9, routed)           0.600    -1.788    u_vga/cnt_h_addr_reg[11]
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.043    -1.745 f  u_vga/cnt_v_addr[0]_i_3/O
                         net (fo=4, routed)           0.458    -1.287    u_vga/cnt_v_addr[0]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.043    -1.244 f  u_vga/cnt_v_addr[0]_i_1/O
                         net (fo=35, routed)          0.800    -0.444    u_vga/add_v_addr
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.043    -0.401 r  u_vga/cnt_v_addr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.401    u_vga/cnt_v_addr[4]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.208 r  u_vga/cnt_v_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.208    u_vga/cnt_v_addr_reg[4]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    -0.097 r  u_vga/cnt_v_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    u_vga/cnt_v_addr_reg[8]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.728    17.884    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/C
                         clock pessimism             -0.681    17.203    
                         clock uncertainty           -0.108    17.096    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.049    17.145    u_vga/cnt_v_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                 17.242    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 u_vga/cnt_v_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/vga_r_reg[1]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.552ns (23.066%)  route 1.841ns (76.934%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 17.887 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.868    -2.614    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.223    -2.391 r  u_vga/cnt_v_addr_reg[8]/Q
                         net (fo=4, routed)           0.541    -1.850    u_vga/cnt_v_addr_reg[8]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.051    -1.799 r  u_vga/vga_r[1]_i_6/O
                         net (fo=1, routed)           0.411    -1.388    u_vga/vga_r[1]_i_6_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.144    -1.244 f  u_vga/vga_r[1]_i_3/O
                         net (fo=1, routed)           0.564    -0.679    u_vga/vga_r[1]_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.134    -0.545 r  u_vga/vga_r[1]_i_1/O
                         net (fo=8, routed)           0.325    -0.221    u_vga/vga_r[1]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.731    17.887    u_vga/clk_out1
    SLICE_X0Y6           FDCE                                         r  u_vga/vga_r_reg[1]_lopt_replica_3/C
                         clock pessimism             -0.681    17.206    
                         clock uncertainty           -0.108    17.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)       -0.031    17.068    u_vga/vga_r_reg[1]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 u_vga/cnt_v_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/vga_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.841ns  (clk_out1_clk_wiz_0 rise@19.841ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.552ns (23.146%)  route 1.833ns (76.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 17.884 - 19.841 ) 
    Source Clock Delay      (SCD):    -2.614ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.868    -2.614    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.223    -2.391 r  u_vga/cnt_v_addr_reg[8]/Q
                         net (fo=4, routed)           0.541    -1.850    u_vga/cnt_v_addr_reg[8]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.051    -1.799 r  u_vga/vga_r[1]_i_6/O
                         net (fo=1, routed)           0.411    -1.388    u_vga/vga_r[1]_i_6_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.144    -1.244 f  u_vga/vga_r[1]_i_3/O
                         net (fo=1, routed)           0.564    -0.679    u_vga/vga_r[1]_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.134    -0.545 r  u_vga/vga_r[1]_i_1/O
                         net (fo=8, routed)           0.316    -0.229    u_vga/vga_r[1]_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  u_vga/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.841    19.841 r  
    AD12                 IBUFDS                       0.000    19.841 r  get_clk/O
                         net (fo=1, routed)           0.986    20.827    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.068 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.073    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.156 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.728    17.884    u_vga/clk_out1
    SLICE_X0Y12          FDCE                                         r  u_vga/vga_r_reg[1]/C
                         clock pessimism             -0.681    17.203    
                         clock uncertainty           -0.108    17.096    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)       -0.022    17.074    u_vga/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.074    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                 17.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_vga/cnt_v_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/v_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.062%)  route 0.138ns (51.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.778    -0.793    u_vga/clk_out1
    SLICE_X3Y11          FDCE                                         r  u_vga/cnt_v_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.100    -0.693 r  u_vga/cnt_v_addr_reg[2]/Q
                         net (fo=8, routed)           0.138    -0.555    u_vga/cnt_v_addr_reg[2]
    SLICE_X5Y11          LUT6 (Prop_lut6_I4_O)        0.028    -0.527 r  u_vga/v_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    u_vga/v_addr[3]_i_1_n_0
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.037    -0.866    u_vga/clk_out1
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[3]/C
                         clock pessimism              0.104    -0.762    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.061    -0.701    u_vga/v_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_vga/cnt_v_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/v_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (45.962%)  route 0.150ns (54.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.778    -0.793    u_vga/clk_out1
    SLICE_X3Y11          FDCE                                         r  u_vga/cnt_v_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.100    -0.693 f  u_vga/cnt_v_addr_reg[0]/Q
                         net (fo=10, routed)          0.150    -0.543    u_vga/cnt_v_addr_reg[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.028    -0.515 r  u_vga/v_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    u_vga/v_addr[0]_i_1_n_0
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.037    -0.866    u_vga/clk_out1
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[0]/C
                         clock pessimism              0.104    -0.762    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.061    -0.701    u_vga/v_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_vga/cnt_v_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/vsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.330%)  route 0.154ns (54.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.778    -0.793    u_vga/clk_out1
    SLICE_X3Y11          FDCE                                         r  u_vga/cnt_v_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.100    -0.693 f  u_vga/cnt_v_addr_reg[0]/Q
                         net (fo=10, routed)          0.154    -0.539    u_vga/cnt_v_addr_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I1_O)        0.028    -0.511 r  u_vga/vsync_i_2/O
                         net (fo=1, routed)           0.000    -0.511    u_vga/vsync_i_2_n_0
    SLICE_X4Y11          FDPE                                         r  u_vga/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.037    -0.866    u_vga/clk_out1
    SLICE_X4Y11          FDPE                                         r  u_vga/vsync_reg/C
                         clock pessimism              0.104    -0.762    
    SLICE_X4Y11          FDPE (Hold_fdpe_C_D)         0.060    -0.702    u_vga/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_data/data_dis_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_data/data_dis_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.341%)  route 0.142ns (52.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.777    -0.794    u_data/clk_out1
    SLICE_X4Y10          FDRE                                         r  u_data/data_dis_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.694 r  u_data/data_dis_reg[12]/Q
                         net (fo=2, routed)           0.142    -0.552    u_vga/data_dis[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.028    -0.524 r  u_vga/data_dis[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.524    u_data/data_dis_reg[12]_0
    SLICE_X4Y10          FDRE                                         r  u_data/data_dis_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.037    -0.866    u_data/clk_out1
    SLICE_X4Y10          FDRE                                         r  u_data/data_dis_reg[12]/C
                         clock pessimism              0.072    -0.794    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.060    -0.734    u_data/data_dis_reg[12]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_vga/cnt_v_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/v_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.750%)  route 0.202ns (61.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.778    -0.793    u_vga/clk_out1
    SLICE_X3Y11          FDCE                                         r  u_vga/cnt_v_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.100    -0.693 r  u_vga/cnt_v_addr_reg[2]/Q
                         net (fo=8, routed)           0.202    -0.491    u_vga/cnt_v_addr_reg[2]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.028    -0.463 r  u_vga/v_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.463    u_vga/v_addr[1]_i_1_n_0
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.037    -0.866    u_vga/clk_out1
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[1]/C
                         clock pessimism              0.104    -0.762    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.060    -0.702    u_vga/v_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_vga/cnt_v_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/v_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.633%)  route 0.203ns (61.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.778    -0.793    u_vga/clk_out1
    SLICE_X3Y11          FDCE                                         r  u_vga/cnt_v_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.100    -0.693 r  u_vga/cnt_v_addr_reg[2]/Q
                         net (fo=8, routed)           0.203    -0.490    u_vga/cnt_v_addr_reg[2]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.028    -0.462 r  u_vga/v_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.462    u_vga/v_addr[2]_i_1_n_0
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.037    -0.866    u_vga/clk_out1
    SLICE_X5Y11          FDCE                                         r  u_vga/v_addr_reg[2]/C
                         clock pessimism              0.104    -0.762    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.060    -0.702    u_vga/v_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_vga/cnt_v_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_v_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.346%)  route 0.137ns (43.654%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.776    -0.795    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.100    -0.695 r  u_vga/cnt_v_addr_reg[11]/Q
                         net (fo=3, routed)           0.137    -0.558    u_vga/cnt_v_addr_reg[11]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.028    -0.530 r  u_vga/cnt_v_addr[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.530    u_vga/cnt_v_addr[8]_i_2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.481 r  u_vga/cnt_v_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.481    u_vga/cnt_v_addr_reg[8]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.035    -0.868    u_vga/clk_out1
    SLICE_X3Y13          FDCE                                         r  u_vga/cnt_v_addr_reg[11]/C
                         clock pessimism              0.073    -0.795    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.071    -0.724    u_vga/cnt_v_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_vga/cnt_v_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_v_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.177ns (55.015%)  route 0.145ns (44.985%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.777    -0.794    u_vga/clk_out1
    SLICE_X3Y12          FDCE                                         r  u_vga/cnt_v_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.100    -0.694 r  u_vga/cnt_v_addr_reg[7]/Q
                         net (fo=4, routed)           0.145    -0.549    u_vga/cnt_v_addr_reg[7]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.028    -0.521 r  u_vga/cnt_v_addr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.521    u_vga/cnt_v_addr[4]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.472 r  u_vga/cnt_v_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.472    u_vga/cnt_v_addr_reg[4]_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  u_vga/cnt_v_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.036    -0.867    u_vga/clk_out1
    SLICE_X3Y12          FDCE                                         r  u_vga/cnt_v_addr_reg[7]/C
                         clock pessimism              0.073    -0.794    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.071    -0.723    u_vga/cnt_v_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_vga/cnt_h_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_h_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.177ns (54.775%)  route 0.146ns (45.225%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.779    -0.792    u_vga/clk_out1
    SLICE_X0Y7           FDCE                                         r  u_vga/cnt_h_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.100    -0.692 r  u_vga/cnt_h_addr_reg[3]/Q
                         net (fo=12, routed)          0.146    -0.546    u_vga/cnt_h_addr_reg[3]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.028    -0.518 r  u_vga/cnt_h_addr[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.518    u_vga/cnt_h_addr[0]_i_3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.469 r  u_vga/cnt_h_addr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.469    u_vga/cnt_h_addr_reg[0]_i_1_n_4
    SLICE_X0Y7           FDCE                                         r  u_vga/cnt_h_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.039    -0.864    u_vga/clk_out1
    SLICE_X0Y7           FDCE                                         r  u_vga/cnt_h_addr_reg[3]/C
                         clock pessimism              0.072    -0.792    
    SLICE_X0Y7           FDCE (Hold_fdce_C_D)         0.071    -0.721    u_vga/cnt_h_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_vga/cnt_h_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Destination:            u_vga/cnt_h_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.921ns period=19.841ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.177ns (54.755%)  route 0.146ns (45.245%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          0.779    -0.792    u_vga/clk_out1
    SLICE_X0Y8           FDCE                                         r  u_vga/cnt_h_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.100    -0.692 r  u_vga/cnt_h_addr_reg[7]/Q
                         net (fo=5, routed)           0.146    -0.546    u_vga/cnt_h_addr_reg[7]
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.028    -0.518 r  u_vga/cnt_h_addr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.518    u_vga/cnt_h_addr[4]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.469 r  u_vga/cnt_h_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.469    u_vga/cnt_h_addr_reg[4]_i_1_n_4
    SLICE_X0Y8           FDCE                                         r  u_vga/cnt_h_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    u_vga/PLL/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    u_vga/PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  u_vga/PLL/inst/clkout1_buf/O
                         net (fo=46, routed)          1.039    -0.864    u_vga/clk_out1
    SLICE_X0Y8           FDCE                                         r  u_vga/cnt_h_addr_reg[7]/C
                         clock pessimism              0.072    -0.792    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.071    -0.721    u_vga/cnt_h_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 9.921 }
Period(ns):         19.841
Sources:            { u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         19.841      18.433     BUFGCTRL_X0Y0    u_vga/PLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         19.841      18.770     MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         19.841      19.091     SLICE_X3Y10      u_vga/h_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         19.841      19.091     SLICE_X3Y10      u_vga/h_addr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         19.841      19.091     SLICE_X3Y10      u_vga/h_addr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         19.841      19.141     SLICE_X4Y10      u_data/data_dis_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.700         19.841      19.141     SLICE_X0Y7       u_vga/cnt_h_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         19.841      19.141     SLICE_X0Y9       u_vga/cnt_h_addr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.700         19.841      19.141     SLICE_X0Y9       u_vga/cnt_h_addr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.700         19.841      19.141     SLICE_X0Y7       u_vga/cnt_h_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.841      193.519    MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         9.921       9.521      SLICE_X3Y10      u_vga/h_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         9.921       9.521      SLICE_X3Y10      u_vga/h_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         9.921       9.521      SLICE_X3Y10      u_vga/h_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         9.921       9.521      SLICE_X3Y10      u_vga/h_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         9.921       9.521      SLICE_X3Y10      u_vga/h_addr_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         9.921       9.521      SLICE_X3Y10      u_vga/h_addr_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X5Y11      u_vga/v_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X5Y11      u_vga/v_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X5Y11      u_vga/v_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X5Y11      u_vga/v_addr_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X3Y13      u_vga/cnt_v_addr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X3Y13      u_vga/cnt_v_addr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X3Y13      u_vga/cnt_v_addr_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X3Y13      u_vga/cnt_v_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         9.921       9.571      SLICE_X4Y10      u_data/data_dis_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         9.921       9.571      SLICE_X4Y10      u_data/data_dis_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X0Y7       u_vga/cnt_h_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X0Y7       u_vga/cnt_h_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X0Y9       u_vga/cnt_h_addr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         9.921       9.571      SLICE_X0Y9       u_vga/cnt_h_addr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_vga/PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         25.000      23.592     BUFGCTRL_X0Y1    u_vga/PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  u_vga/PLL/inst/mmcm_adv_inst/CLKFBOUT



