$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module top $end
  $var wire  1 b" clk $end
  $var wire  1 c" linetrace $end
  $scope module top $end
   $var wire  4 U! alu_fn_X [3:0] $end
   $var wire  1 u! br_cond_eq_X $end
   $var wire  1 v! br_cond_lt_X $end
   $var wire  1 w! br_cond_ltu_X $end
   $var wire  1 b" clk $end
   $var wire 32 a! core_id [31:0] $end
   $var wire  2 Q! csrr_sel_D [1:0] $end
   $var wire 32 d! dmem_reqstream_msg_addr [31:0] $end
   $var wire 32 h" dmem_reqstream_msg_data [31:0] $end
   $var wire 32 J! dmem_respstream_msg_data [31:0] $end
   $var wire  2 V! ex_result_sel_X [1:0] $end
   $var wire 32 c! imem_reqstream_msg_addr [31:0] $end
   $var wire  1 Z! imem_respstream_drop $end
   $var wire 47 H! imem_respstream_msg [46:0] $end
   $var wire  3 R! imm_type_D [2:0] $end
   $var wire  1 i" imul_istream_rdy_D $end
   $var wire  1 S! imul_istream_val_D $end
   $var wire  1 W! imul_ostream_rdy_X $end
   $var wire  1 j" imul_ostream_val_X $end
   $var wire  1 d" imul_req_rdy_D $end
   $var wire  1 X! imul_req_val_D $end
   $var wire  1 Y! imul_resp_rdy_X $end
   $var wire  1 e" imul_resp_val_X $end
   $var wire 32 t! inst_D [31:0] $end
   $var wire  1 c" linetrace $end
   $var wire 32 K! mngr2proc_data [31:0] $end
   $var wire  1 O! op1_sel_D $end
   $var wire  2 P! op2_sel_D [1:0] $end
   $var wire  2 M! pc_sel_F [1:0] $end
   $var wire 32 s! proc2mngr_data [31:0] $end
   $var wire  1 N! reg_en_D $end
   $var wire  1 L! reg_en_F $end
   $var wire  1 [! reg_en_M $end
   $var wire  1 ]! reg_en_W $end
   $var wire  1 T! reg_en_X $end
   $var wire  1 G! reset $end
   $var wire  5 ^! rf_waddr_W [4:0] $end
   $var wire  1 _! rf_wen_W $end
   $var wire  1 x! stats_en $end
   $var wire  1 `! stats_en_wen_W $end
   $var wire  1 \! wb_result_sel_M $end
   $scope module DUT $end
    $var wire  4 U! alu_fn_X [3:0] $end
    $var wire 32 d! alu_result_X [31:0] $end
    $var wire  1 u! br_cond_eq_X $end
    $var wire  1 v! br_cond_lt_X $end
    $var wire  1 w! br_cond_ltu_X $end
    $var wire 32 {! br_target_X [31:0] $end
    $var wire 32 m" c_reset_inst [31:0] $end
    $var wire 32 l" c_reset_vector [31:0] $end
    $var wire  1 b" clk $end
    $var wire 32 a! core_id [31:0] $end
    $var wire 32 f" csrr_data_D [31:0] $end
    $var wire  2 Q! csrr_sel_D [1:0] $end
    $var wire 32 d! dmem_reqstream_msg_addr [31:0] $end
    $var wire 32 J! dmem_respstream_msg_data [31:0] $end
    $var wire 32 J! dmem_result_M [31:0] $end
    $var wire 32 '" ex_result_M [31:0] $end
    $var wire 32 i! ex_result_X [31:0] $end
    $var wire  2 V! ex_result_sel_X [1:0] $end
    $var wire 32 c! imem_reqstream_msg_addr [31:0] $end
    $var wire  1 Z! imem_respstream_drop $end
    $var wire 47 H! imem_respstream_msg [46:0] $end
    $var wire 32 f! imm_D [31:0] $end
    $var wire  3 R! imm_type_D [2:0] $end
    $var wire  1 d" imul_req_rdy_D $end
    $var wire  1 X! imul_req_val_D $end
    $var wire 32 j! imul_resp_msg [31:0] $end
    $var wire  1 Y! imul_resp_rdy_X $end
    $var wire  1 e" imul_resp_val_X $end
    $var wire 32 t! inst_D [31:0] $end
    $var wire  5 }! inst_rd_D [4:0] $end
    $var wire  5 ~! inst_rs1_D [4:0] $end
    $var wire  5 !" inst_rs2_D [4:0] $end
    $var wire 32 e! jal_target_D [31:0] $end
    $var wire 32 K! mngr2proc_data [31:0] $end
    $var wire 32 k" num_cores [31:0] $end
    $var wire 32 g! op1_D [31:0] $end
    $var wire 32 %" op1_X [31:0] $end
    $var wire  1 O! op1_sel_D $end
    $var wire 32 h! op2_D [31:0] $end
    $var wire 32 &" op2_X [31:0] $end
    $var wire  2 P! op2_sel_D [1:0] $end
    $var wire 32 k" p_num_cores [31:0] $end
    $var wire 32 |! pc_D [31:0] $end
    $var wire 32 y! pc_F [31:0] $end
    $var wire 32 $" pc_X [31:0] $end
    $var wire 32 c! pc_next_F [31:0] $end
    $var wire 32 z! pc_plus4_F [31:0] $end
    $var wire  2 M! pc_sel_F [1:0] $end
    $var wire 32 s! proc2mngr_data [31:0] $end
    $var wire  1 N! reg_en_D $end
    $var wire  1 L! reg_en_F $end
    $var wire  1 [! reg_en_M $end
    $var wire  1 ]! reg_en_W $end
    $var wire  1 T! reg_en_X $end
    $var wire  1 G! reset $end
    $var wire 32 "" rf_rdata0_D [31:0] $end
    $var wire 32 #" rf_rdata1_D [31:0] $end
    $var wire  5 ^! rf_waddr_W [4:0] $end
    $var wire 32 s! rf_wdata_W [31:0] $end
    $var wire  1 _! rf_wen_W $end
    $var wire  1 x! stats_en $end
    $var wire 32 (" stats_en_W [31:0] $end
    $var wire  1 `! stats_en_wen_W $end
    $var wire 32 k! wb_result_M [31:0] $end
    $var wire 32 s! wb_result_W [31:0] $end
    $var wire  1 \! wb_result_sel_M $end
    $scope module alu $end
     $var wire  4 U! fn [3:0] $end
     $var wire 32 %" in0 [31:0] $end
     $var wire 32 &" in1 [31:0] $end
     $var wire  1 u! ops_eq $end
     $var wire  1 v! ops_lt $end
     $var wire  1 w! ops_ltu $end
     $var wire 32 d! out [31:0] $end
     $scope module cond_eq_comp $end
      $var wire 32 %" in0 [31:0] $end
      $var wire 32 &" in1 [31:0] $end
      $var wire  1 u! out $end
      $var wire 32 n" p_nbits [31:0] $end
     $upscope $end
    $upscope $end
    $scope module br_target_reg_X $end
     $var wire  1 b" clk $end
     $var wire 32 e! d [31:0] $end
     $var wire  1 T! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 {! q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module csrr_sel_mux_D $end
     $var wire 32 K! in0 [31:0] $end
     $var wire 32 k" in1 [31:0] $end
     $var wire 32 a! in2 [31:0] $end
     $var wire 32 f" out [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire  2 Q! sel [1:0] $end
    $upscope $end
    $scope module ex_result_reg_M $end
     $var wire  1 b" clk $end
     $var wire 32 i! d [31:0] $end
     $var wire  1 [! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 '" q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module ex_result_sel_mux_X $end
     $var wire 32 $" in0 [31:0] $end
     $var wire 32 d! in1 [31:0] $end
     $var wire 32 j! in2 [31:0] $end
     $var wire 32 i! out [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire  2 V! sel [1:0] $end
    $upscope $end
    $scope module imm_gen_D $end
     $var wire 32 f! imm [31:0] $end
     $var wire  3 R! imm_type [2:0] $end
     $var wire 32 t! inst [31:0] $end
    $upscope $end
    $scope module inst_D_reg $end
     $var wire  1 b" clk $end
     $var wire 32 b! d [31:0] $end
     $var wire  1 N! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 t! q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module inst_unpack $end
     $var wire 12 +" csr [11:0] $end
     $var wire  3 *" funct3 [2:0] $end
     $var wire  7 o" funct7 [6:0] $end
     $var wire 32 t! inst [31:0] $end
     $var wire  7 )" opcode [6:0] $end
     $var wire  5 }! rd [4:0] $end
     $var wire  5 ~! rs1 [4:0] $end
     $var wire  5 !" rs2 [4:0] $end
    $upscope $end
    $scope module mul $end
     $var wire  1 ," a_mux_sel $end
     $var wire  1 0" add_mux_sel $end
     $var wire  1 1" b_lsb $end
     $var wire  1 -" b_mux_sel $end
     $var wire  1 b" clk $end
     $var wire 32 4$ idx0 [31:0] $end
     $var wire 32 5$ idx1 [31:0] $end
     $var wire  1 2" is_b_zero $end
     $var wire 64 l! istream_msg [63:0] $end
     $var wire  1 d" istream_rdy $end
     $var wire  1 X! istream_val $end
     $var wire 32 j! ostream_msg [31:0] $end
     $var wire  1 Y! ostream_rdy $end
     $var wire  1 e" ostream_val $end
     $var wire 32 3" product [31:0] $end
     $var wire  1 G! reset $end
     $var wire  1 ." result_mux_sel $end
     $var wire  1 /" result_reg_en $end
     $var wire 4096 p" str [4095:0] $end
     $scope module ctrl $end
      $var wire  2 7$ STATE_CALC [1:0] $end
      $var wire  2 8$ STATE_DONE [1:0] $end
      $var wire  2 6$ STATE_IDLE [1:0] $end
      $var wire  1 :$ a_ld [0:0] $end
      $var wire  1 9$ a_lsh [0:0] $end
      $var wire  1 ," a_mux_sel $end
      $var wire  1 9$ a_x [0:0] $end
      $var wire  1 9$ add_add [0:0] $end
      $var wire  1 0" add_mux_sel $end
      $var wire  1 :$ add_res [0:0] $end
      $var wire  1 9$ add_x [0:0] $end
      $var wire  1 :$ b_ld [0:0] $end
      $var wire  1 1" b_lsb $end
      $var wire  1 -" b_mux_sel $end
      $var wire  1 9$ b_rsh [0:0] $end
      $var wire  1 9$ b_x [0:0] $end
      $var wire  1 b" clk $end
      $var wire  1 5" do_sh $end
      $var wire  1 1" do_sh_add $end
      $var wire  1 2" is_b_zero $end
      $var wire  1 2" is_calc_done $end
      $var wire  1 o! istream_go $end
      $var wire  1 d" istream_rdy $end
      $var wire  1 X! istream_val $end
      $var wire  1 p! ostream_go $end
      $var wire  1 Y! ostream_rdy $end
      $var wire  1 e" ostream_val $end
      $var wire  1 :$ res_0 [0:0] $end
      $var wire  1 9$ res_add [0:0] $end
      $var wire  1 9$ res_x [0:0] $end
      $var wire  1 G! reset $end
      $var wire  1 ." result_mux_sel $end
      $var wire  1 /" result_reg_en $end
      $var wire  2 n! state_next [1:0] $end
      $var wire  2 4" state_reg [1:0] $end
     $upscope $end
     $scope module dpath $end
      $var wire 32 r! a_mux_out [31:0] $end
      $var wire  1 ," a_mux_sel $end
      $var wire 32 :" a_reg_out [31:0] $end
      $var wire 32 ;" add_mux_out [31:0] $end
      $var wire  1 0" add_mux_sel $end
      $var wire 32 =" add_out [31:0] $end
      $var wire  1 1" b_lsb $end
      $var wire 32 q! b_mux_out [31:0] $end
      $var wire  1 -" b_mux_sel $end
      $var wire 32 7" b_reg_out [31:0] $end
      $var wire  4 8" calc_shamt_out [3:0] $end
      $var wire  1 b" clk $end
      $var wire  1 2" is_b_zero $end
      $var wire 32 g! istream_msg_a [31:0] $end
      $var wire 32 h! istream_msg_b [31:0] $end
      $var wire 32 9" lshifter_out [31:0] $end
      $var wire 32 3" ostream_msg [31:0] $end
      $var wire  1 G! reset $end
      $var wire 32 <" result_mux_out [31:0] $end
      $var wire  1 ." result_mux_sel $end
      $var wire  1 /" result_reg_en $end
      $var wire 32 3" result_reg_out [31:0] $end
      $var wire 32 6" rshifter_out [31:0] $end
      $scope module a_mux $end
       $var wire 32 9" in0 [31:0] $end
       $var wire 32 g! in1 [31:0] $end
       $var wire 32 r! out [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire  1 ," sel $end
      $upscope $end
      $scope module a_reg $end
       $var wire  1 b" clk $end
       $var wire 32 r! d [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire 32 :" q [31:0] $end
      $upscope $end
      $scope module add $end
       $var wire 32 :" in0 [31:0] $end
       $var wire 32 3" in1 [31:0] $end
       $var wire 32 =" out [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
      $upscope $end
      $scope module add_mux $end
       $var wire 32 =" in0 [31:0] $end
       $var wire 32 3" in1 [31:0] $end
       $var wire 32 ;" out [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire  1 0" sel $end
      $upscope $end
      $scope module b_mux $end
       $var wire 32 6" in0 [31:0] $end
       $var wire 32 h! in1 [31:0] $end
       $var wire 32 q! out [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire  1 -" sel $end
      $upscope $end
      $scope module b_reg $end
       $var wire  1 b" clk $end
       $var wire 32 q! d [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire 32 7" q [31:0] $end
      $upscope $end
      $scope module b_zero_cmp $end
       $var wire 32 7" in [31:0] $end
       $var wire  1 2" out $end
       $var wire 32 n" p_nbits [31:0] $end
      $upscope $end
      $scope module calc_shamt $end
       $var wire  8 >" in_ [7:0] $end
       $var wire  4 8" out [3:0] $end
      $upscope $end
      $scope module lshifter $end
       $var wire 32 :" in [31:0] $end
       $var wire 32 9" out [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire 32 ;$ p_shamt_nbits [31:0] $end
       $var wire  4 8" shamt [3:0] $end
      $upscope $end
      $scope module result_mux $end
       $var wire 32 ;" in0 [31:0] $end
       $var wire 32 m" in1 [31:0] $end
       $var wire 32 <" out [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire  1 ." sel $end
      $upscope $end
      $scope module result_reg $end
       $var wire  1 b" clk $end
       $var wire 32 <" d [31:0] $end
       $var wire  1 /" en $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire 32 3" q [31:0] $end
       $var wire  1 G! reset $end
      $upscope $end
      $scope module rshifter $end
       $var wire 32 7" in [31:0] $end
       $var wire 32 6" out [31:0] $end
       $var wire 32 n" p_nbits [31:0] $end
       $var wire 32 ;$ p_shamt_nbits [31:0] $end
       $var wire  4 8" shamt [3:0] $end
      $upscope $end
     $upscope $end
     $scope module vc_trace $end
      $var wire  1 b" clk $end
      $var wire 32 ?" cycles [31:0] $end
      $var wire 32 # cycles_next [31:0] $end
      $var wire 32 >$ idx0 [31:0] $end
      $var wire 32 ?$ idx1 [31:0] $end
      $var wire 32 <$ len0 [31:0] $end
      $var wire 32 =$ len1 [31:0] $end
      $var wire  4 F! level [3:0] $end
      $var wire 32 @$ nbits [31:0] $end
      $var wire 32 l" nchars [31:0] $end
      $var wire  1 G! reset $end
      $var wire 4096 $ storage [4095:0] $end
     $upscope $end
    $upscope $end
    $scope module op1_reg_X $end
     $var wire  1 b" clk $end
     $var wire 32 g! d [31:0] $end
     $var wire  1 T! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 %" q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module op1_sel_mux_D $end
     $var wire 32 |! in0 [31:0] $end
     $var wire 32 "" in1 [31:0] $end
     $var wire 32 g! out [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire  1 O! sel $end
    $upscope $end
    $scope module op2_reg_X $end
     $var wire  1 b" clk $end
     $var wire 32 h! d [31:0] $end
     $var wire  1 T! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 &" q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module op2_sel_mux_D $end
     $var wire 32 #" in0 [31:0] $end
     $var wire 32 f! in1 [31:0] $end
     $var wire 32 f" in2 [31:0] $end
     $var wire 32 h! out [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire  2 P! sel [1:0] $end
    $upscope $end
    $scope module pc_incr_F $end
     $var wire 32 y! in [31:0] $end
     $var wire 32 z! out [31:0] $end
     $var wire 32 ;$ p_inc_value [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
    $upscope $end
    $scope module pc_plus_imm_D $end
     $var wire  1 A$ cin $end
     $var wire  1 g" cout $end
     $var wire 32 |! in0 [31:0] $end
     $var wire 32 f! in1 [31:0] $end
     $var wire 32 e! out [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
    $upscope $end
    $scope module pc_reg_D $end
     $var wire  1 b" clk $end
     $var wire 32 y! d [31:0] $end
     $var wire  1 N! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 |! q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module pc_reg_F $end
     $var wire  1 b" clk $end
     $var wire 32 c! d [31:0] $end
     $var wire  1 L! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 B$ p_reset_value [31:0] $end
     $var wire 32 y! q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module pc_reg_X $end
     $var wire  1 b" clk $end
     $var wire 32 |! d [31:0] $end
     $var wire  1 T! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 $" q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module pc_sel_mux_F $end
     $var wire 32 z! in0 [31:0] $end
     $var wire 32 e! in1 [31:0] $end
     $var wire 32 {! in2 [31:0] $end
     $var wire 32 d! in3 [31:0] $end
     $var wire 32 c! out [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire  2 M! sel [1:0] $end
    $upscope $end
    $scope module rf $end
     $var wire  1 b" clk $end
     $var wire  5 ~! rd_addr0 [4:0] $end
     $var wire  5 !" rd_addr1 [4:0] $end
     $var wire 32 "" rd_data0 [31:0] $end
     $var wire 32 #" rd_data1 [31:0] $end
     $var wire  1 G! reset $end
     $var wire 32 @" rf_read_data0 [31:0] $end
     $var wire 32 A" rf_read_data1 [31:0] $end
     $var wire  5 ^! wr_addr [4:0] $end
     $var wire 32 s! wr_data [31:0] $end
     $var wire  1 _! wr_en $end
     $scope module rfile $end
      $var wire 32 C$ c_addr_nbits [31:0] $end
      $var wire  1 b" clk $end
      $var wire 32 n" p_data_nbits [31:0] $end
      $var wire 32 n" p_num_entries [31:0] $end
      $var wire  5 ~! read_addr0 [4:0] $end
      $var wire  5 !" read_addr1 [4:0] $end
      $var wire 32 @" read_data0 [31:0] $end
      $var wire 32 A" read_data1 [31:0] $end
      $var wire  1 G! reset $end
      $var wire 32 B" rfile[0] [31:0] $end
      $var wire 32 L" rfile[10] [31:0] $end
      $var wire 32 M" rfile[11] [31:0] $end
      $var wire 32 N" rfile[12] [31:0] $end
      $var wire 32 O" rfile[13] [31:0] $end
      $var wire 32 P" rfile[14] [31:0] $end
      $var wire 32 Q" rfile[15] [31:0] $end
      $var wire 32 R" rfile[16] [31:0] $end
      $var wire 32 S" rfile[17] [31:0] $end
      $var wire 32 T" rfile[18] [31:0] $end
      $var wire 32 U" rfile[19] [31:0] $end
      $var wire 32 C" rfile[1] [31:0] $end
      $var wire 32 V" rfile[20] [31:0] $end
      $var wire 32 W" rfile[21] [31:0] $end
      $var wire 32 X" rfile[22] [31:0] $end
      $var wire 32 Y" rfile[23] [31:0] $end
      $var wire 32 Z" rfile[24] [31:0] $end
      $var wire 32 [" rfile[25] [31:0] $end
      $var wire 32 \" rfile[26] [31:0] $end
      $var wire 32 ]" rfile[27] [31:0] $end
      $var wire 32 ^" rfile[28] [31:0] $end
      $var wire 32 _" rfile[29] [31:0] $end
      $var wire 32 D" rfile[2] [31:0] $end
      $var wire 32 `" rfile[30] [31:0] $end
      $var wire 32 a" rfile[31] [31:0] $end
      $var wire 32 E" rfile[3] [31:0] $end
      $var wire 32 F" rfile[4] [31:0] $end
      $var wire 32 G" rfile[5] [31:0] $end
      $var wire 32 H" rfile[6] [31:0] $end
      $var wire 32 I" rfile[7] [31:0] $end
      $var wire 32 J" rfile[8] [31:0] $end
      $var wire 32 K" rfile[9] [31:0] $end
      $var wire  5 ^! write_addr [4:0] $end
      $var wire 32 s! write_data [31:0] $end
      $var wire  1 _! write_en $end
     $upscope $end
    $upscope $end
    $scope module stats_en_reg_W $end
     $var wire  1 b" clk $end
     $var wire 32 s! d [31:0] $end
     $var wire  1 `! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 (" q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module wb_result_reg_W $end
     $var wire  1 b" clk $end
     $var wire 32 k! d [31:0] $end
     $var wire  1 ]! en $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire 32 m" p_reset_value [31:0] $end
     $var wire 32 s! q [31:0] $end
     $var wire  1 G! reset $end
    $upscope $end
    $scope module wb_result_sel_mux_M $end
     $var wire 32 '" in0 [31:0] $end
     $var wire 32 J! in1 [31:0] $end
     $var wire 32 k! out [31:0] $end
     $var wire 32 n" p_nbits [31:0] $end
     $var wire  1 \! sel $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000000000000000000000000000 #
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111 $
b0011 F!
1G!
b00000000000000011011110101011011011111011101111 H!
b00000000000000000000000000000000 J!
b00000000000000000000000000000000 K!
1L!
b00 M!
1N!
0O!
b00 P!
b00 Q!
b000 R!
0S!
1T!
b0000 U!
b00 V!
0W!
1X!
1Y!
0Z!
1[!
0\!
1]!
b00000 ^!
0_!
0`!
b00000000000000000000000000000000 a!
b11011110101011011011111011101111 b!
b00000000000000000000000000000100 c!
b00000000000000000000000000000000 d!
b00000000000000000000000000000000 e!
b00000000000000000000000000000000 f!
b00000000000000000000000000000000 g!
b00000000000000000000000000000000 h!
b00000000000000000000000000000000 i!
b00000000000000000000000000000000 j!
b00000000000000000000000000000000 k!
b0000000000000000000000000000000000000000000000000000000000000000 l!
b01 n!
1o!
0p!
b00000000000000000000000000000000 q!
b00000000000000000000000000000000 r!
b00000000000000000000000000000000 s!
b00000000000000000000000000000000 t!
1u!
0v!
0w!
0x!
b00000000000000000000000000000000 y!
b00000000000000000000000000000100 z!
b00000000000000000000000000000000 {!
b00000000000000000000000000000000 |!
b00000 }!
b00000 ~!
b00000 !"
b00000000000000000000000000000000 ""
b00000000000000000000000000000000 #"
b00000000000000000000000000000000 $"
b00000000000000000000000000000000 %"
b00000000000000000000000000000000 &"
b00000000000000000000000000000000 '"
b00000000000000000000000000000000 ("
b0000000 )"
b000 *"
b000000000000 +"
1,"
1-"
1."
1/"
00"
01"
12"
b00000000000000000000000000000000 3"
b00 4"
15"
b00000000000000000000000000000000 6"
b00000000000000000000000000000000 7"
b1000 8"
b00000000000000000000000000000000 9"
b00000000000000000000000000000000 :"
b00000000000000000000000000000000 ;"
b00000000000000000000000000000000 <"
b00000000000000000000000000000000 ="
b00000000 >"
b00000000000000000000000000000000 ?"
b00000000000000000000000000000000 @"
b00000000000000000000000000000000 A"
b00000000000000000000000000000000 B"
b00000000000000000000000000000000 C"
b00000000000000000000000000000000 D"
b00000000000000000000000000000000 E"
b00000000000000000000000000000000 F"
b00000000000000000000000000000000 G"
b00000000000000000000000000000000 H"
b00000000000000000000000000000000 I"
b00000000000000000000000000000000 J"
b00000000000000000000000000000000 K"
b00000000000000000000000000000000 L"
b00000000000000000000000000000000 M"
b00000000000000000000000000000000 N"
b00000000000000000000000000000000 O"
b00000000000000000000000000000000 P"
b00000000000000000000000000000000 Q"
b00000000000000000000000000000000 R"
b00000000000000000000000000000000 S"
b00000000000000000000000000000000 T"
b00000000000000000000000000000000 U"
b00000000000000000000000000000000 V"
b00000000000000000000000000000000 W"
b00000000000000000000000000000000 X"
b00000000000000000000000000000000 Y"
b00000000000000000000000000000000 Z"
b00000000000000000000000000000000 ["
b00000000000000000000000000000000 \"
b00000000000000000000000000000000 ]"
b00000000000000000000000000000000 ^"
b00000000000000000000000000000000 _"
b00000000000000000000000000000000 `"
b00000000000000000000000000000000 a"
1b"
0c"
1d"
0e"
b00000000000000000000000000000000 f"
0g"
b00000000000000000000000000000000 h"
0i"
0j"
b00000000000000000000000000000001 k"
b00000000000000000000001000000000 l"
b00000000000000000000000000000000 m"
b00000000000000000000000000100000 n"
b0000000 o"
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 p"
b00000000000000000000000000000000 4$
b00000000000000000000000000000000 5$
b00 6$
b01 7$
b10 8$
09$
1:$
b00000000000000000000000000000100 ;$
b00000000000000000000000000000000 <$
b00000000000000000000000000000000 =$
b00000000000000000000000000000000 >$
b00000000000000000000000000000000 ?$
b00000000000000000001000000000000 @$
0A$
b00000000000000000000000111111100 B$
b00000000000000000000000000000101 C$
#2
0b"
#3
b00000000000000000000001000000000 c!
b00000000000000000000000111111100 y!
b00000000000000000000001000000000 z!
1b"
#4
0b"
#5
1b"
#6
0b"
#7
1b"
#8
0b"
#9
1b"
#10
0b"
#11
1b"
#12
0G!
0b"
#13
b00000000000000000000001000000100 c!
b11111111111111111111111111100110 e!
b11111111111111111111110111101010 f!
b00000000000000000000000111111100 g!
b0000000000000000000000011111110000000000000000000000000000000000 l!
b10 n!
0o!
b11011110101011011011111011101111 t!
b00000000000000000000001000000000 y!
b00000000000000000000001000000100 z!
b00000000000000000000000111111100 |!
b11101 }!
b11011 ~!
b01010 !"
b1101111 )"
b011 *"
b110111101010 +"
0,"
0-"
0."
10"
b01 4"
1b"
0d"
#14
0b"
#15
b00000000000000000000001000001000 c!
b00000000000000000000000111111100 d!
b11111111111111111111111111101010 e!
b00000000000000000000001000000000 g!
b00000000000000000000000111111100 i!
b0000000000000000000000100000000000000000000000000000000000000000 l!
b00 n!
1p!
0u!
b00000000000000000000001000000100 y!
b00000000000000000000001000001000 z!
b11111111111111111111111111100110 {!
b00000000000000000000001000000000 |!
b00000000000000000000000111111100 $"
b00000000000000000000000111111100 %"
0/"
00"
b10 4"
1b"
1e"
#16
0b"
#17
b00000000000000000000001000001100 c!
b00000000000000000000001000000000 d!
b11111111111111111111111111101110 e!
b00000000000000000000001000000100 g!
b00000000000000000000001000000000 i!
b00000000000000000000000111111100 k!
b0000000000000000000000100000010000000000000000000000000000000000 l!
b01 n!
1o!
0p!
b00000000000000000000001000000100 r!
b00000000000000000000001000001000 y!
b00000000000000000000001000001100 z!
b11111111111111111111111111101010 {!
b00000000000000000000001000000100 |!
b00000000000000000000001000000000 $"
b00000000000000000000001000000000 %"
b00000000000000000000000111111100 '"
1,"
1-"
1."
1/"
b00 4"
1b"
1d"
0e"
#18
b10 M!
b100 R!
b11111111111111111111111111101010 c!
b11111111111111011011011111101110 e!
b11111111111111011011010111101010 f!
0b"
#19
b11111111111111011011011111101110 c!
b00000000000000000000001000000100 d!
b11111111111111011011011111110010 e!
b00000000000000000000001000001000 g!
b00000000000000000000001000000100 i!
b00000000000000000000001000000000 k!
b0000000000000000000000100000100000000000000000000000000000000000 l!
b10 n!
0o!
b00000000000000100000010000000000 r!
b00000000000000000000000111111100 s!
b11111111111111111111111111101010 y!
b11111111111111111111111111101110 z!
b11111111111111011011011111101110 {!
b00000000000000000000001000001000 |!
b00000000000000000000001000000100 $"
b00000000000000000000001000000100 %"
b00000000000000000000001000000000 '"
0,"
0-"
0."
10"
b01 4"
b00000000000000100000010000000000 9"
b00000000000000000000001000000100 :"
b00000000000000000000001000000100 ="
1b"
0d"
#20
0b"
