<root><simulation><result_generated_time />2023-05-17 19:02:04<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [25, 1, 1], 'O': [400, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 5)]], [[('K', 4)], [('K', 4)]], [], []]<I />[[[('K', 4)], [('K', 4)]], [[('OY', 5)], [('OY', 5)]], [], []]<O />[[], [[('K', 4), ('OY', 5)], [('K', 4), ('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4)], [('FX', 3), ('FY', 3), ('C', 256), ('OX', 5), ('K', 8)], []]<I />[[('K', 4), ('FX', 3), ('FY', 3)], [('C', 256), ('OX', 5), ('K', 8)], []]<O />[[('K', 4), ('FX', 3), ('FY', 3), ('C', 256)], [('OX', 5), ('K', 8)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 5, 1], 'I': [16.0, 5.88, 10.91, 1.0], 'O': [1.0, 2304, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 9437184, 9437184], 'I': [72, 1148928, 1148928], 'O': [32, 512000, 512000], 'O_partial': [32, 0, 0], 'O_final': [0, 512000, 512000]}<actual_mem_utilization_individual />{'W': [0.06, 0.28, 0.0], 'I': [0.14, 0.03, 0.0], 'O': [0.06, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.33, 0.0], 'I': [0.14, 0.33, 0.0], 'O': [0.06, 0.33, 0.0]}<effective_mem_size_bit />{'W': [8, 1179648, 9437184], 'I': [72, 1148928, 1148928], 'O': [32, 102400, 512000], 'O_partial': [32, 0, 0], 'O_final': [0, 102400, 512000]}<total_unit_count />{'W': [400, 16, 1, 1], 'I': [400, 25, 1, 1], 'O': [400, 400, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [25, 25, 1, 1], 'O': [400, 400, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5898240, 5898240], [5898240, 1179648], [1179648, 0]]<I />[[496941, 337920], [337920, 30976], [30976, 0]]<O />[[(29478400, 29491200), (12800, 0)], [(0, 12800), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(29478400, 29491200), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (12800, 0)], [(0, 12800), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[737280, 737280], [92160, 18432], [4608, 0]]<I />[[62118, 42240], [5280, 484], [121, 0]]<O />[[(3684800, 3686400), (1600, 0)], [(0, 200), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([3684800, 3686400], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1600, 0]), ([0, 200], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />46006272</mac_count></basic_info><energy><total_energy />66789632.6<mem_energy_breakdown><W />[516.5, 11415.0, 6137.2]<I />[36.3, 600.8, 161.2]<O />[2582.6, 39.6, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />2300313.6<total />66768076.800000004</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3699<utilization_without_data_loading />0.3906<utilization_spatial />0.3906<utilization_temporal_with_data_loading />0.9469<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />389317<latency_cycle_without_data_loading />368640<ideal_computing_cycle />368640<data_loading><load_cycle_total />20677<load_cycle_individual />{'W': [1, 18432, 0], 'I': [4, 2244, 0]}<load_cycle_combined />{'W': 18432, 'I': 2244}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-368639], [-368636, -276477], [-368640, -368640]], 'I': [[-368639], [-358365, -327648], [-368640, -368640]], 'O': [[-368640], [-368640, -367640], [-367640, -368390]]}<mem_stall_cycle_shared />{'W': [[-368639], [-368636, 0], [0, 0]], 'I': [[-368639], [-358365, 0], [0, 0]], 'O': [[-368640], [-368640, -367640], [-367640, -368390]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 9437184, 9437184], 'I': [72, 1148928, 1148928], 'O': [32, 512000, 512000], 'O_partial': [32, 0, 0], 'O_final': [0, 512000, 512000]}<data_size_each_level_total />{'W': [512, 9437184, 9437184], 'I': [1800, 1148928, 1148928], 'O': [12800, 512000, 512000]}<loop_cycles_each_level />{'W': [4, 368640, 368640], 'I': [36, 368640, 368640], 'O': [9216, 368640, 368640]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [36, 8, 1], 'O': [2304, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 25.6], [25.6, 25.6]], 'I': [[8.0, 2.0], [50.0, 3.1], [3.1, 3.1]], 'O': [[8.0, 0.0], [1.4, 1.4], [1.4, 1.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 25.6], [25.6, 25.6]], 'I': [[8.0, 72.0], [1800.0, 24.9], [24.9, 3.1]], 'O': [[8.0, 8.0], [3200.0, 1.4], [1.4, 1.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 25.6], [25.6, 0]], 'I': [[8.0, 2.0], [50.0, 3.1], [3.1, 0]], 'O': [[8.0, 0.0], [1.4, 1.4], [1.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [179.4, 30.1], [28.7, 1.4]], 'I': [[8.0, 2.0], [179.4, 30.1], [28.7, 1.4]], 'O': [[8.0, 0.0], [179.4, 30.1], [28.7, 1.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 368640], [4, 4, 92160], [368640, 368640, 1]], 'I': [[1, 1, 368640], [36, 36, 10240], [368640, 368640, 1]], 'O': [[1, 1, 368640], [9216, 9216, 40], [368640, 368640, 1]]}<trans_time_real />{'W': [[0, 1, 368640], [[0, 4, 92160], [1, 4, 92160]], [[18432, 368640, 1], [4608, 368640, 1]]], 'I': [[0, 1, 368640], [[1, 36, 10240], [4, 36, 10240]], [[2244, 368640, 1], [561, 368640, 1]]], 'O': [[0, 1, 368640], [[0, 9216, 40], [25, 9216, 40]], [[1000, 368640, 1], [250, 368640, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -3], [-350208, -364032]], 'I': [[-1], [-35, -32], [-366396, -368079]], 'O': [[-1], [-9216, -9191], [-367640, -368390]]}<single_stall_count />{'W': [368639, 92159, 0], 'I': [368639, 10239, 0], 'O': [368640, 40, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1000, 0]}, 1: {'W': [92159, 0], 'I': [40956, 0], 'O': [1000, 1000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-368640, -368640], [-367640, -368640]], 1: [[-235525, -368640], [-367640, -367640]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />3</simulation></root>