Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/Study/AUT/Term6/AZ Logical/Project/ALU/TB_Top_isim_beh.exe" -prj "D:/Study/AUT/Term6/AZ Logical/Project/ALU/TB_Top_beh.prj" "work.TB_Top" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Study/AUT/Term6/AZ Logical/Project/ALU/Decoder.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/AZ Logical/Project/ALU/ALU.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/AZ Logical/Project/ALU/Top.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/AZ Logical/Project/ALU/TB_Top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [\ALU(10)\]
Compiling architecture behavioral of entity Decoder [decoder_default]
Compiling architecture behavioral of entity Top [\Top(10)\]
Compiling architecture behavior of entity tb_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable D:/Study/AUT/Term6/AZ Logical/Project/ALU/TB_Top_isim_beh.exe
Fuse Memory Usage: 37288 KB
Fuse CPU Usage: 999 ms
