verilog xil_defaultlib --include "../../../../HISPIN_05052022.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../HISPIN_05052022.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../HISPIN_05052022.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../HISPIN_05052022.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../HISPIN_05052022.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../HISPIN_05052022.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_SEND_DECODER_0_0/sim/design_1_SEND_DECODER_0_0.v" \
"../../../bd/design_1/ip/design_1_driver_0_0/sim/design_1_driver_0_0.v" \
"../../../bd/design_1/ip/design_1_MUX_1to2_128bit_0_0/sim/design_1_MUX_1to2_128bit_0_0.v" \
"../../../bd/design_1/ip/design_1_STATUS_LED_0_0/sim/design_1_STATUS_LED_0_0.v" \
"../../../bd/design_1/ip/design_1_spi_slave_0_0/sim/design_1_spi_slave_0_0.v" \
"../../../bd/design_1/ip/design_1_spi_slave_0_1/sim/design_1_spi_slave_0_1.v" \
"../../../bd/design_1/ip/design_1_SPI_CNTRL_0_0/sim/design_1_SPI_CNTRL_0_0.v" \
"../../../bd/design_1/ip/design_1_data_expander_0_0/sim/design_1_data_expander_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
