m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Eadc_manager
Z1 w1673698895
Z2 DPx4 work 12 corr_package 0 22 ?ban?PMXL_?Q[aWmL504X1
Z3 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z4 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z5 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z6 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z7 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z8 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
Z9 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
l0
L8
V1km5=MkmgUlGo:4Eb@lHX2
!s100 Q=LEEdbNW<@SG7]2Jf17]1
Z10 OV;C;10.1d;51
32
!i10b 1
Z11 !s108 1673698900.202000
Z12 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z13 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z14 o-work work -O0
Z15 tExplicit 1
Aarc
R2
R3
R4
R5
R6
Z16 DEx4 work 11 adc_manager 0 22 1km5=MkmgUlGo:4Eb@lHX2
l109
L33
Vz5P_2QQ<<N<Klf8TJ<QRo1
!s100 S0@j0::_j2TBDg=laTF6C2
R10
32
!i10b 1
R11
R12
R13
R14
R15
Eclock_divider
Z17 w1673023206
R3
R4
R5
R6
R7
Z18 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
Z19 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
l0
L7
VofHCVh1XiXZIZ?J[L=<In2
R10
31
Z20 !s108 1673696703.453000
Z21 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z22 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z23 o-93 -work work -O0
R15
!s100 K0XzWL;@6Yh]]DlEY2K6[0
!i10b 1
Aarc
R3
R4
R5
R6
DEx4 work 13 clock_divider 0 22 ofHCVh1XiXZIZ?J[L=<In2
l20
L16
VVE1I[:1ZMJgMD2V^1[Kg10
R10
31
R20
R21
R22
R23
R15
!s100 1olC?OOggXj?^8V^4Qe^[1
!i10b 1
Pcorr_package
R4
R5
R6
w1672348445
R7
8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd
FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd
l0
L5
V?ban?PMXL_?Q[aWmL504X1
R10
31
R23
R15
!s100 aG?Mn:adR0ZS0i:XP:2Ob1
!i10b 1
!s108 1673696703.237000
!s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd|
!s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd|
Ecorrelation_function
Z24 w1673001507
R2
R4
R5
R6
R7
Z25 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
Z26 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
l0
L6
V^X4i?>eNP_TeOU^zHdHhX2
R10
31
Z27 !s108 1673696703.584000
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
Z29 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
R23
R15
!s100 FOhA:FGSC^S1VK<R3K7VO3
!i10b 1
Aarc1
R2
R4
R5
R6
DEx4 work 20 correlation_function 0 22 ^X4i?>eNP_TeOU^zHdHhX2
l20
L18
VY9[d_]N_>LR>@J0=hK`m@1
R10
31
R27
R28
R29
R23
R15
!s100 QO>l07ZCihBlUQM;V8ohz2
!i10b 1
Euni_projektas
Z30 w1673023729
R3
R4
R5
R6
R7
Z31 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z32 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
VVCTkB;5:nzQZL]44YYA;N3
R10
31
Z33 !s108 1673696703.382000
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z35 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R23
R15
!s100 [P[SGUYFK7d?g[iNT^ZTm2
!i10b 1
Aarc
R3
R4
R5
R6
DEx4 work 13 uni_projektas 0 22 VCTkB;5:nzQZL]44YYA;N3
l63
L16
V;eebhJ::SG2UQ;1z];NWJ2
R10
31
R33
R34
R35
R23
R15
!s100 8I490:05h:@lmAd1GMhhG1
!i10b 1
Euni_projektas_tb
Z36 w1673024460
R3
R4
R5
R6
R7
Z37 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd
Z38 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd
l0
L7
VUP0_[SKQiIkFeomZ6FS421
R10
31
Z39 !s108 1673696703.647000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd|
Z41 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd|
R23
R15
!s100 1_Cim<T`bh9g?:6]N4UaX0
!i10b 1
Aarc
R3
R4
R5
R6
DEx4 work 16 uni_projektas_tb 0 22 UP0_[SKQiIkFeomZ6FS421
l50
L13
Vm?jEK>V1Uo>KQdDPQgZFM3
R10
31
R39
R40
R41
R23
R15
!s100 2dN<`ZV5NLk2:6gT[b^K<0
!i10b 1
Ewizard_ram
Z42 w1673001187
R5
R6
R7
Z43 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
Z44 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
l0
L42
V>>XX;EfR8>j6zAbg9j=l_3
R10
31
Z45 !s108 1673696703.317000
Z46 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
Z47 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
R23
R15
!s100 h;DloUO]JX0M`@BW98iVc3
!i10b 1
Asyn
R5
R6
DEx4 work 10 wizard_ram 0 22 >>XX;EfR8>j6zAbg9j=l_3
l86
L54
VJ0nGH>aQV^nk45iG5IYnM3
R10
31
R45
R46
R47
R23
R15
!s100 8J4fj76In6l8Um5;Wfl;70
!i10b 1
