#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b0c7b7aeda0 .scope module, "memory" "memory" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
o0x7b3bf8255018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5b0c7b7b6b30_0 .net "addr", 7 0, o0x7b3bf8255018;  0 drivers
o0x7b3bf8255048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b0c7b7e0490_0 .net "clk", 0 0, o0x7b3bf8255048;  0 drivers
o0x7b3bf8255078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5b0c7b7e0550_0 .net "data_in", 7 0, o0x7b3bf8255078;  0 drivers
v0x5b0c7b7e0610_0 .var "data_out", 7 0;
v0x5b0c7b7e06f0_0 .var/i "i", 31 0;
v0x5b0c7b7e0820 .array "mem", 0 255, 7 0;
o0x7b3bf8255108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b0c7b7e08e0_0 .net "write_enable", 0 0, o0x7b3bf8255108;  0 drivers
E_0x5b0c7b7ac450 .event posedge, v0x5b0c7b7e0490_0;
S_0x5b0c7b7aef30 .scope module, "program_counter" "program_counter" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "pc";
o0x7b3bf8255228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b0c7b7e0aa0_0 .net "clk", 0 0, o0x7b3bf8255228;  0 drivers
o0x7b3bf8255258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b0c7b7e0b80_0 .net "enable", 0 0, o0x7b3bf8255258;  0 drivers
v0x5b0c7b7e0c40_0 .var "pc", 7 0;
o0x7b3bf82552b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b0c7b7e0d00_0 .net "reset", 0 0, o0x7b3bf82552b8;  0 drivers
E_0x5b0c7b7969f0 .event posedge, v0x5b0c7b7e0d00_0;
E_0x5b0c7b796a30 .event posedge, v0x5b0c7b7e0d00_0, v0x5b0c7b7e0aa0_0;
S_0x5b0c7b7b69a0 .scope module, "tb_cpu" "tb_cpu" 4 46;
 .timescale 0 0;
v0x5b0c7b7e3250_0 .var "clk", 0 0;
v0x5b0c7b7e3310_0 .var "instr", 12 0;
v0x5b0c7b7e33d0_0 .var "reset", 0 0;
v0x5b0c7b7e34a0_0 .net "result", 7 0, L_0x5b0c7b7e3760;  1 drivers
S_0x5b0c7b7e0e40 .scope module, "uut" "cpu" 4 61, 5 70 0, S_0x5b0c7b7b69a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 13 "instr";
    .port_info 3 /OUTPUT 8 "result";
v0x5b0c7b7e2650_0 .var "alu_op", 2 0;
v0x5b0c7b7e2730_0 .net "alu_result", 7 0, v0x5b0c7b7e1730_0;  1 drivers
v0x5b0c7b7e2800_0 .net "clk", 0 0, v0x5b0c7b7e3250_0;  1 drivers
v0x5b0c7b7e2900_0 .var "dest_reg", 2 0;
v0x5b0c7b7e29a0_0 .var "immediate_mode", 0 0;
v0x5b0c7b7e2a90_0 .net "instr", 12 0, v0x5b0c7b7e3310_0;  1 drivers
v0x5b0c7b7e2b70_0 .var "operand1", 7 0;
v0x5b0c7b7e2c30_0 .var "operand2", 7 0;
v0x5b0c7b7e2d00_0 .net "reg_data1", 7 0, v0x5b0c7b7e1dd0_0;  1 drivers
v0x5b0c7b7e2dd0_0 .net "reg_data2", 7 0, v0x5b0c7b7e1eb0_0;  1 drivers
v0x5b0c7b7e2ea0_0 .var "reg_write_data", 7 0;
v0x5b0c7b7e2f70_0 .net "reset", 0 0, v0x5b0c7b7e33d0_0;  1 drivers
v0x5b0c7b7e3010_0 .net "result", 7 0, L_0x5b0c7b7e3760;  alias, 1 drivers
v0x5b0c7b7e30f0_0 .var "write_enable", 0 0;
E_0x5b0c7b7a6cd0 .event posedge, v0x5b0c7b7e2f70_0, v0x5b0c7b7e1cf0_0;
E_0x5b0c7b7a6d10 .event edge, v0x5b0c7b7e2a90_0, v0x5b0c7b7e29a0_0, v0x5b0c7b7e1dd0_0, v0x5b0c7b7e1eb0_0;
L_0x5b0c7b7e3570 .part v0x5b0c7b7e3310_0, 9, 3;
L_0x5b0c7b7e3690 .part v0x5b0c7b7e3310_0, 6, 3;
L_0x5b0c7b7e3760 .functor MUXZ 8, v0x5b0c7b7e1730_0, v0x5b0c7b7e1dd0_0, v0x5b0c7b7e29a0_0, C4<>;
S_0x5b0c7b7e1120 .scope module, "alu_inst" "alu" 5 119, 6 1 0, S_0x5b0c7b7e0e40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 3 "operation";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "result";
L_0x7b3bf7ed0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5b0c7b7e13a0_0 .net "enable", 0 0, L_0x7b3bf7ed0018;  1 drivers
v0x5b0c7b7e1480_0 .net "operand1", 7 0, v0x5b0c7b7e2b70_0;  1 drivers
v0x5b0c7b7e1560_0 .net "operand2", 7 0, v0x5b0c7b7e2c30_0;  1 drivers
v0x5b0c7b7e1650_0 .net "operation", 2 0, v0x5b0c7b7e2650_0;  1 drivers
v0x5b0c7b7e1730_0 .var "result", 7 0;
E_0x5b0c7b7a6d50 .event edge, v0x5b0c7b7e13a0_0, v0x5b0c7b7e1650_0, v0x5b0c7b7e1480_0, v0x5b0c7b7e1560_0;
S_0x5b0c7b7e1900 .scope module, "reg_file" "register" 5 108, 7 1 0, S_0x5b0c7b7e0e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "read_reg1";
    .port_info 3 /INPUT 3 "read_reg2";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data1";
    .port_info 6 /OUTPUT 8 "read_data2";
v0x5b0c7b7e1cf0_0 .net "clk", 0 0, v0x5b0c7b7e3250_0;  alias, 1 drivers
v0x5b0c7b7e1dd0_0 .var "read_data1", 7 0;
v0x5b0c7b7e1eb0_0 .var "read_data2", 7 0;
v0x5b0c7b7e1f70_0 .net "read_reg1", 2 0, L_0x5b0c7b7e3570;  1 drivers
v0x5b0c7b7e2050_0 .net "read_reg2", 2 0, L_0x5b0c7b7e3690;  1 drivers
v0x5b0c7b7e2180 .array "reg_file", 0 7, 7 0;
v0x5b0c7b7e2390_0 .net "write_data", 7 0, v0x5b0c7b7e2ea0_0;  1 drivers
v0x5b0c7b7e2470_0 .net "write_enable", 0 0, v0x5b0c7b7e30f0_0;  1 drivers
v0x5b0c7b7e2180_0 .array/port v0x5b0c7b7e2180, 0;
v0x5b0c7b7e2180_1 .array/port v0x5b0c7b7e2180, 1;
v0x5b0c7b7e2180_2 .array/port v0x5b0c7b7e2180, 2;
E_0x5b0c7b7e1bf0/0 .event edge, v0x5b0c7b7e1f70_0, v0x5b0c7b7e2180_0, v0x5b0c7b7e2180_1, v0x5b0c7b7e2180_2;
v0x5b0c7b7e2180_3 .array/port v0x5b0c7b7e2180, 3;
v0x5b0c7b7e2180_4 .array/port v0x5b0c7b7e2180, 4;
v0x5b0c7b7e2180_5 .array/port v0x5b0c7b7e2180, 5;
v0x5b0c7b7e2180_6 .array/port v0x5b0c7b7e2180, 6;
E_0x5b0c7b7e1bf0/1 .event edge, v0x5b0c7b7e2180_3, v0x5b0c7b7e2180_4, v0x5b0c7b7e2180_5, v0x5b0c7b7e2180_6;
v0x5b0c7b7e2180_7 .array/port v0x5b0c7b7e2180, 7;
E_0x5b0c7b7e1bf0/2 .event edge, v0x5b0c7b7e2180_7, v0x5b0c7b7e2050_0;
E_0x5b0c7b7e1bf0 .event/or E_0x5b0c7b7e1bf0/0, E_0x5b0c7b7e1bf0/1, E_0x5b0c7b7e1bf0/2;
E_0x5b0c7b7e1c90 .event posedge, v0x5b0c7b7e1cf0_0;
    .scope S_0x5b0c7b7aeda0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0c7b7e06f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5b0c7b7e06f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5b0c7b7e06f0_0;
    %store/vec4a v0x5b0c7b7e0820, 4, 0;
    %load/vec4 v0x5b0c7b7e06f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0c7b7e06f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5b0c7b7aeda0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b0c7b7e0610_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5b0c7b7aeda0;
T_2 ;
    %wait E_0x5b0c7b7ac450;
    %load/vec4 v0x5b0c7b7e08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5b0c7b7e0550_0;
    %load/vec4 v0x5b0c7b7b6b30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0c7b7e0820, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b0c7b7b6b30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5b0c7b7e0820, 4;
    %assign/vec4 v0x5b0c7b7e0610_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b0c7b7aef30;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b0c7b7e0c40_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x5b0c7b7aef30;
T_4 ;
    %wait E_0x5b0c7b796a30;
    %load/vec4 v0x5b0c7b7e0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5b0c7b7e0c40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5b0c7b7e0c40_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b0c7b7aef30;
T_5 ;
    %wait E_0x5b0c7b7969f0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b0c7b7e0c40_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b0c7b7e1900;
T_6 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0c7b7e2180, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x5b0c7b7e1900;
T_7 ;
    %wait E_0x5b0c7b7e1c90;
    %load/vec4 v0x5b0c7b7e2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b0c7b7e2390_0;
    %load/vec4 v0x5b0c7b7e1f70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0c7b7e2180, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b0c7b7e1900;
T_8 ;
    %wait E_0x5b0c7b7e1bf0;
    %load/vec4 v0x5b0c7b7e1f70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5b0c7b7e2180, 4;
    %store/vec4 v0x5b0c7b7e1dd0_0, 0, 8;
    %load/vec4 v0x5b0c7b7e2050_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5b0c7b7e2180, 4;
    %store/vec4 v0x5b0c7b7e1eb0_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b0c7b7e1120;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b0c7b7e1730_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x5b0c7b7e1120;
T_10 ;
    %wait E_0x5b0c7b7a6d50;
    %load/vec4 v0x5b0c7b7e13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5b0c7b7e1650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x5b0c7b7e1480_0;
    %load/vec4 v0x5b0c7b7e1560_0;
    %add;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x5b0c7b7e1480_0;
    %load/vec4 v0x5b0c7b7e1560_0;
    %sub;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x5b0c7b7e1480_0;
    %load/vec4 v0x5b0c7b7e1560_0;
    %mul;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x5b0c7b7e1480_0;
    %load/vec4 v0x5b0c7b7e1560_0;
    %div;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x5b0c7b7e1480_0;
    %load/vec4 v0x5b0c7b7e1560_0;
    %and;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x5b0c7b7e1480_0;
    %load/vec4 v0x5b0c7b7e1560_0;
    %or;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x5b0c7b7e1480_0;
    %load/vec4 v0x5b0c7b7e1560_0;
    %xor;
    %assign/vec4 v0x5b0c7b7e1730_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b0c7b7e0e40;
T_11 ;
    %wait E_0x5b0c7b7a6d10;
    %load/vec4 v0x5b0c7b7e2a90_0;
    %parti/s 1, 12, 5;
    %store/vec4 v0x5b0c7b7e29a0_0, 0, 1;
    %load/vec4 v0x5b0c7b7e29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b0c7b7e2b70_0, 0, 8;
    %load/vec4 v0x5b0c7b7e2a90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b0c7b7e2c30_0, 0, 8;
    %load/vec4 v0x5b0c7b7e2a90_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0x5b0c7b7e2900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0c7b7e30f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b0c7b7e2650_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5b0c7b7e2d00_0;
    %store/vec4 v0x5b0c7b7e2b70_0, 0, 8;
    %load/vec4 v0x5b0c7b7e2dd0_0;
    %store/vec4 v0x5b0c7b7e2c30_0, 0, 8;
    %load/vec4 v0x5b0c7b7e2a90_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x5b0c7b7e2900_0, 0, 3;
    %load/vec4 v0x5b0c7b7e2a90_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5b0c7b7e2650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0c7b7e30f0_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5b0c7b7e0e40;
T_12 ;
    %wait E_0x5b0c7b7a6cd0;
    %load/vec4 v0x5b0c7b7e2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b0c7b7e2ea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5b0c7b7e29a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5b0c7b7e2730_0;
    %assign/vec4 v0x5b0c7b7e2ea0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b0c7b7b69a0;
T_13 ;
    %vpi_call 4 56 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 4 57 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5b0c7b7b69a0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x5b0c7b7e3250_0;
    %inv;
    %store/vec4 v0x5b0c7b7e3250_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5b0c7b7b69a0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0c7b7e3250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0c7b7e33d0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5b0c7b7e3310_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0c7b7e33d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0c7b7e33d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5633, 0, 13;
    %store/vec4 v0x5b0c7b7e3310_0, 0, 13;
    %delay 10, 0;
    %pushi/vec4 5123, 0, 13;
    %store/vec4 v0x5b0c7b7e3310_0, 0, 13;
    %pushi/vec4 1672, 0, 13;
    %store/vec4 v0x5b0c7b7e3310_0, 0, 13;
    %delay 10, 0;
    %vpi_call 4 93 "$display", "Result: %b", v0x5b0c7b7e34a0_0 {0 0 0};
    %vpi_call 4 96 "$stop" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/memory.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/program_counter.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/testbench/cpu_tb.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/cpu.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/alu.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/register.v";
