Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:48:54 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.249        0.000                      0                24450        0.042        0.000                      0                24450        3.225        0.000                       0                 11935  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.249        0.000                      0                24450        0.042        0.000                      0                24450        3.225        0.000                       0                 11935  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.431ns (21.260%)  route 5.300ns (78.740%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.879     6.768    R0_0/D[27]
    SLICE_X22Y39         FDRE                                         r  R0_0/mem_reg[3][2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.025     7.025    R0_0/clk
    SLICE_X22Y39         FDRE                                         r  R0_0/mem_reg[3][2][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y39         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[3][2][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[6][2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.431ns (21.276%)  route 5.295ns (78.724%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.874     6.763    R0_0/D[27]
    SLICE_X25Y38         FDRE                                         r  R0_0/mem_reg[6][2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.024     7.024    R0_0/clk
    SLICE_X25Y38         FDRE                                         r  R0_0/mem_reg[6][2][27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y38         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[6][2][27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][1][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 1.431ns (21.285%)  route 5.292ns (78.715%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.871     6.760    R0_0/D[27]
    SLICE_X20Y39         FDRE                                         r  R0_0/mem_reg[1][1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.026     7.026    R0_0/clk
    SLICE_X20Y39         FDRE                                         r  R0_0/mem_reg[1][1][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y39         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[1][1][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][3][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.431ns (21.311%)  route 5.284ns (78.690%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.863     6.752    R0_0/D[27]
    SLICE_X20Y40         FDRE                                         r  R0_0/mem_reg[2][3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.026     7.026    R0_0/clk
    SLICE_X20Y40         FDRE                                         r  R0_0/mem_reg[2][3][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y40         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[2][3][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][10][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 1.431ns (21.330%)  route 5.278ns (78.670%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.857     6.746    R0_0/D[27]
    SLICE_X22Y45         FDRE                                         r  R0_0/mem_reg[1][10][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y45         FDRE                                         r  R0_0/mem_reg[1][10][27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y45         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[1][10][27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[8][1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.559ns (23.255%)  route 5.145ns (76.745%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.275 r  add4/mem_reg[11][11][31]_i_8/O[7]
                         net (fo=2, routed)           0.439     5.714    add4/add4_out[31]
    SLICE_X16Y50         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     5.864 r  add4/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.877     6.741    R0_0/D[31]
    SLICE_X21Y31         FDRE                                         r  R0_0/mem_reg[8][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.024     7.024    R0_0/clk
    SLICE_X21Y31         FDRE                                         r  R0_0/mem_reg[8][1][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y31         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[8][1][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][5][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.431ns (21.342%)  route 5.274ns (78.658%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.853     6.742    R0_0/D[27]
    SLICE_X22Y40         FDRE                                         r  R0_0/mem_reg[5][5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.025     7.025    R0_0/clk
    SLICE_X22Y40         FDRE                                         r  R0_0/mem_reg[5][5][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y40         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[5][5][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[0][7][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 1.431ns (21.352%)  route 5.271ns (78.648%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.850     6.739    R0_0/D[27]
    SLICE_X23Y34         FDRE                                         r  R0_0/mem_reg[0][7][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.024     7.024    R0_0/clk
    SLICE_X23Y34         FDRE                                         r  R0_0/mem_reg[0][7][27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y34         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[0][7][27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][5][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.431ns (21.358%)  route 5.269ns (78.642%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.848     6.737    R0_0/D[27]
    SLICE_X22Y39         FDRE                                         r  R0_0/mem_reg[4][5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y39         FDRE                                         r  R0_0/mem_reg[4][5][27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y39         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[4][5][27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[0][2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.431ns (21.368%)  route 5.266ns (78.632%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.037     0.037    par_reset6/clk
    SLICE_X24Y63         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset6/out_reg[0]/Q
                         net (fo=5, routed)           0.188     0.320    fsm18/par_reset6_out
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     0.467 r  fsm18/out[1]_i_3__6/O
                         net (fo=16, routed)          0.184     0.651    fsm14/out_reg[0]_4
    SLICE_X23Y63         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.750 f  fsm14/R_int0_0_write_en_INST_0_i_2/O
                         net (fo=6, routed)           0.060     0.810    fsm13/out_reg[0]_4
    SLICE_X23Y63         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.924 f  fsm13/R_int0_0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.580     1.504    fsm12/out_reg[0]_1
    SLICE_X14Y54         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     1.566 r  fsm12/out[31]_i_1__10/O
                         net (fo=63, routed)          0.490     2.056    fsm7/R_sh_read0_0_write_en
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.156 r  fsm7/out[31]_i_51/O
                         net (fo=108, routed)         0.802     2.958    R0_0/out[31]_i_9__0_0
    SLICE_X11Y38         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.074 r  R0_0/out[22]_i_39__1/O
                         net (fo=1, routed)           0.010     3.084    R0_0/out[22]_i_39__1_n_0
    SLICE_X11Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.166 r  R0_0/out_reg[22]_i_16__1/O
                         net (fo=1, routed)           0.740     3.906    R0_0/out_reg[22]_i_16__1_n_0
    SLICE_X16Y41         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.004 r  R0_0/out[22]_i_6__0/O
                         net (fo=1, routed)           0.023     4.027    R0_0/out[22]_i_6__0_n_0
    SLICE_X16Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.116 r  R0_0/out_reg[22]_i_2/O
                         net (fo=3, routed)           0.408     4.524    R0_0/out_reg[1]_21
    SLICE_X14Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.706 r  R0_0/mem[11][11][23]_i_4/O
                         net (fo=1, routed)           0.316     5.022    add4/left[22]
    SLICE_X14Y48         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.101 r  add4/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.129    add4/mem_reg[11][11][23]_i_2_n_0
    SLICE_X14Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.233 r  add4/mem_reg[11][11][31]_i_8/O[3]
                         net (fo=2, routed)           0.592     5.825    add4/add4_out[27]
    SLICE_X15Y59         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.889 r  add4/mem[11][11][27]_i_1/O
                         net (fo=144, routed)         0.845     6.734    R0_0/D[27]
    SLICE_X26Y38         FDRE                                         r  R0_0/mem_reg[0][2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.025     7.025    R0_0/clk
    SLICE_X26Y38         FDRE                                         r  R0_0/mem_reg[0][2][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y38         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[0][2][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X6Y83          FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[27]
    SLICE_X6Y83          LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[27]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X6Y83          FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y83          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    par_done_reg9/clk
    SLICE_X17Y71         FDRE                                         r  par_done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset4/par_done_reg9_out
    SLICE_X17Y71         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  par_reset4/out[0]_i_1__47/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg9/out_reg[0]_0
    SLICE_X17Y71         FDRE                                         r  par_done_reg9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    par_done_reg9/clk
    SLICE_X17Y71         FDRE                                         r  par_done_reg9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y71         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.013     0.013    mult_pipe1/clk
    SLICE_X3Y73          FDRE                                         r  mult_pipe1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[11]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read2_0/Q[11]
    SLICE_X3Y72          FDRE                                         r  bin_read2_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.019     0.019    bin_read2_0/clk
    SLICE_X3Y72          FDRE                                         r  bin_read2_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X3Y72          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm16/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm16/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    fsm16/clk
    SLICE_X17Y64         FDRE                                         r  fsm16/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm16/out_reg[1]/Q
                         net (fo=8, routed)           0.029     0.080    fsm16/out_reg_n_0_[1]
    SLICE_X17Y64         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.095 r  fsm16/out[1]_i_2__7/O
                         net (fo=1, routed)           0.015     0.110    fsm16/fsm16_in[1]
    SLICE_X17Y64         FDRE                                         r  fsm16/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    fsm16/clk
    SLICE_X17Y64         FDRE                                         r  fsm16/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y64         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm16/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    par_done_reg7/clk
    SLICE_X17Y67         FDRE                                         r  par_done_reg7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg7/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.080    par_reset3/par_done_reg7_out
    SLICE_X17Y67         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  par_reset3/out[0]_i_1__43/O
                         net (fo=1, routed)           0.016     0.110    par_done_reg7/out_reg[0]_1
    SLICE_X17Y67         FDRE                                         r  par_done_reg7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    par_done_reg7/clk
    SLICE_X17Y67         FDRE                                         r  par_done_reg7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y67         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    par_done_reg8/clk
    SLICE_X17Y63         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.080    par_reset3/par_done_reg8_out
    SLICE_X17Y63         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  par_reset3/out[0]_i_1__44/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg8/out_reg[0]_0
    SLICE_X17Y63         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    par_done_reg8/clk
    SLICE_X17Y63         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y63         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.013     0.013    mult_pipe0/clk
    SLICE_X5Y68          FDRE                                         r  mult_pipe0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[23]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read0_0/Q[23]
    SLICE_X7Y68          FDRE                                         r  bin_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.019     0.019    bin_read0_0/clk
    SLICE_X7Y68          FDRE                                         r  bin_read0_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y68          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.013     0.013    div_pipe0/clk
    SLICE_X4Y86          FDRE                                         r  div_pipe0/quotient_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  div_pipe0/quotient_reg[21]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[21]
    SLICE_X4Y86          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[21]_i_1/O
                         net (fo=1, routed)           0.021     0.113    div_pipe0/quotient[21]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  div_pipe0/quotient_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.019     0.019    div_pipe0/clk
    SLICE_X4Y86          FDRE                                         r  div_pipe0/quotient_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X4Y86          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    div_pipe0/quotient_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.013     0.013    div_pipe0/clk
    SLICE_X4Y84          FDRE                                         r  div_pipe0/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  div_pipe0/quotient_reg[6]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[6]
    SLICE_X4Y84          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[6]_i_1/O
                         net (fo=1, routed)           0.021     0.113    div_pipe0/quotient[6]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  div_pipe0/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.019     0.019    div_pipe0/clk
    SLICE_X4Y84          FDRE                                         r  div_pipe0/quotient_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X4Y84          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    div_pipe0/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    par_done_reg12/clk
    SLICE_X15Y72         FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg12/out_reg[0]/Q
                         net (fo=4, routed)           0.031     0.082    par_reset5/par_done_reg12_out
    SLICE_X15Y72         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.096 r  par_reset5/out[0]_i_1__60/O
                         net (fo=1, routed)           0.016     0.112    par_done_reg12/out_reg[0]_1
    SLICE_X15Y72         FDRE                                         r  par_done_reg12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    par_done_reg12/clk
    SLICE_X15Y72         FDRE                                         r  par_done_reg12/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y72         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y27  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y29  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y30  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y32  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y24  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y26  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X17Y68   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y71   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y82   A0_0/mem_reg[6][5][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y79   A0_0/mem_reg[6][5][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y68   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y68   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y71   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y71   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y82   A0_0/mem_reg[6][5][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y79   A0_0/mem_reg[6][5][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y79   A0_0/mem_reg[6][5][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[6][5][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[6][5][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y83   A0_0/mem_reg[6][5][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y68   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y68   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y71   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y71   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y82   A0_0/mem_reg[6][5][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y82   A0_0/mem_reg[6][5][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y79   A0_0/mem_reg[6][5][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y79   A0_0/mem_reg[6][5][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[6][5][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y80   A0_0/mem_reg[6][5][12]/C



