Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (lin64) Build 2117270 Tue Jan 30 15:31:13 MST 2018
| Date         : Tue May 28 11:56:09 2019
| Host         : timmymonster running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_timing_summary -max_paths 10 -file pong_top_timing_summary_routed.rpt -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pmod_c[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pmod_c[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pmod_c[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pmod_c[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pmod_c[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pmod_c[7] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.615        0.000                      0                  659        0.152        0.000                      0                  659        3.500        0.000                       0                   362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.615        0.000                      0                  620        0.152        0.000                      0                  620        3.500        0.000                       0                   362  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.228        0.000                      0                   39        0.663        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 2.734ns (37.386%)  route 4.579ns (62.614%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.783     5.857    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDCE                                         r  motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDCE (Prop_fdce_C_Q)         0.518     6.375 r  motion/ball_y_reg[3]/Q
                         net (fo=48, routed)          0.879     7.253    motion/Q[3]
    SLICE_X98Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.377 r  motion/hit_racket_l_o[0]_i_35/O
                         net (fo=4, routed)           0.454     7.831    motion/hit_racket_l_o[0]_i_35_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.955 f  motion/hit_racket_r_o[1]_i_36/O
                         net (fo=15, routed)          0.757     8.713    motion/racket_y_pos2[3]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.837 r  motion/hit_racket_r_o[1]_i_44/O
                         net (fo=4, routed)           0.607     9.443    motion/hit_racket_r_o[1]_i_44_n_0
    SLICE_X92Y65         LUT5 (Prop_lut5_I2_O)        0.150     9.593 r  motion/hit_racket_r_o[1]_i_33/O
                         net (fo=2, routed)           0.609    10.202    motion/hit_racket_r_o[1]_i_33_n_0
    SLICE_X92Y64         LUT4 (Prop_lut4_I3_O)        0.328    10.530 r  motion/hit_racket_r_o[1]_i_11/O
                         net (fo=1, routed)           0.000    10.530    motion/hit_racket_r_o[1]_i_11_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.894 r  motion/hit_racket_r_o_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.490    11.385    motion/collision/leqOp
    SLICE_X94Y66         LUT3 (Prop_lut3_I1_O)        0.367    11.752 r  motion/hit_racket_r_o[1]_i_2/O
                         net (fo=7, routed)           0.453    12.204    motion/hit_wall_o1
    SLICE_X95Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.328 r  motion/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.328    motion/FSM_sequential_state[2]_i_9_n_0
    SLICE_X95Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    12.540 r  motion/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=3, routed)           0.330    12.871    collision/FSM_sequential_state_reg[1]_1
    SLICE_X95Y64         LUT5 (Prop_lut5_I3_O)        0.299    13.170 r  collision/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.170    collision/FSM_sequential_state[0]_i_1_n_0
    SLICE_X95Y64         FDCE                                         r  collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.603    13.367    collision/clock_IBUF_BUFG
    SLICE_X95Y64         FDCE                                         r  collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X95Y64         FDCE (Setup_fdce_C_D)        0.029    13.784    collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 2.734ns (37.391%)  route 4.578ns (62.609%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.783     5.857    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDCE                                         r  motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDCE (Prop_fdce_C_Q)         0.518     6.375 r  motion/ball_y_reg[3]/Q
                         net (fo=48, routed)          0.879     7.253    motion/Q[3]
    SLICE_X98Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.377 r  motion/hit_racket_l_o[0]_i_35/O
                         net (fo=4, routed)           0.454     7.831    motion/hit_racket_l_o[0]_i_35_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.955 f  motion/hit_racket_r_o[1]_i_36/O
                         net (fo=15, routed)          0.757     8.713    motion/racket_y_pos2[3]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.837 r  motion/hit_racket_r_o[1]_i_44/O
                         net (fo=4, routed)           0.607     9.443    motion/hit_racket_r_o[1]_i_44_n_0
    SLICE_X92Y65         LUT5 (Prop_lut5_I2_O)        0.150     9.593 r  motion/hit_racket_r_o[1]_i_33/O
                         net (fo=2, routed)           0.609    10.202    motion/hit_racket_r_o[1]_i_33_n_0
    SLICE_X92Y64         LUT4 (Prop_lut4_I3_O)        0.328    10.530 r  motion/hit_racket_r_o[1]_i_11/O
                         net (fo=1, routed)           0.000    10.530    motion/hit_racket_r_o[1]_i_11_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.894 r  motion/hit_racket_r_o_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.490    11.385    motion/collision/leqOp
    SLICE_X94Y66         LUT3 (Prop_lut3_I1_O)        0.367    11.752 r  motion/hit_racket_r_o[1]_i_2/O
                         net (fo=7, routed)           0.453    12.204    motion/hit_wall_o1
    SLICE_X95Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.328 r  motion/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.328    motion/FSM_sequential_state[2]_i_9_n_0
    SLICE_X95Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    12.540 r  motion/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=3, routed)           0.329    12.870    collision/FSM_sequential_state_reg[1]_1
    SLICE_X95Y66         LUT5 (Prop_lut5_I4_O)        0.299    13.169 r  collision/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.169    collision/FSM_sequential_state[1]_i_1_n_0
    SLICE_X95Y66         FDCE                                         r  collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.601    13.365    collision/clock_IBUF_BUFG
    SLICE_X95Y66         FDCE                                         r  collision/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X95Y66         FDCE (Setup_fdce_C_D)        0.032    13.785    collision/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.169    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.734ns (37.447%)  route 4.567ns (62.553%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.783     5.857    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDCE                                         r  motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDCE (Prop_fdce_C_Q)         0.518     6.375 r  motion/ball_y_reg[3]/Q
                         net (fo=48, routed)          0.879     7.253    motion/Q[3]
    SLICE_X98Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.377 r  motion/hit_racket_l_o[0]_i_35/O
                         net (fo=4, routed)           0.454     7.831    motion/hit_racket_l_o[0]_i_35_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.955 f  motion/hit_racket_r_o[1]_i_36/O
                         net (fo=15, routed)          0.757     8.713    motion/racket_y_pos2[3]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.837 r  motion/hit_racket_r_o[1]_i_44/O
                         net (fo=4, routed)           0.607     9.443    motion/hit_racket_r_o[1]_i_44_n_0
    SLICE_X92Y65         LUT5 (Prop_lut5_I2_O)        0.150     9.593 r  motion/hit_racket_r_o[1]_i_33/O
                         net (fo=2, routed)           0.609    10.202    motion/hit_racket_r_o[1]_i_33_n_0
    SLICE_X92Y64         LUT4 (Prop_lut4_I3_O)        0.328    10.530 r  motion/hit_racket_r_o[1]_i_11/O
                         net (fo=1, routed)           0.000    10.530    motion/hit_racket_r_o[1]_i_11_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.894 r  motion/hit_racket_r_o_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.490    11.385    motion/collision/leqOp
    SLICE_X94Y66         LUT3 (Prop_lut3_I1_O)        0.367    11.752 r  motion/hit_racket_r_o[1]_i_2/O
                         net (fo=7, routed)           0.453    12.204    motion/hit_wall_o1
    SLICE_X95Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.328 r  motion/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.328    motion/FSM_sequential_state[2]_i_9_n_0
    SLICE_X95Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    12.540 r  motion/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=3, routed)           0.318    12.859    collision/FSM_sequential_state_reg[1]_1
    SLICE_X97Y65         LUT5 (Prop_lut5_I4_O)        0.299    13.158 r  collision/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.158    collision/FSM_sequential_state[2]_i_1_n_0
    SLICE_X97Y65         FDCE                                         r  collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.602    13.366    collision/clock_IBUF_BUFG
    SLICE_X97Y65         FDCE                                         r  collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X97Y65         FDCE (Setup_fdce_C_D)        0.031    13.785    collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.105ns (29.553%)  route 5.018ns (70.447%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.779     5.853    motion/clock_IBUF_BUFG
    SLICE_X97Y63         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDCE (Prop_fdce_C_Q)         0.456     6.309 r  motion/ball_y_reg[2]/Q
                         net (fo=59, routed)          1.144     7.453    motion/Q[2]
    SLICE_X98Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.577 r  motion/hit_racket_l_o[1]_i_101/O
                         net (fo=6, routed)           0.320     7.897    motion/hit_racket_l_o[1]_i_101_n_0
    SLICE_X99Y62         LUT4 (Prop_lut4_I2_O)        0.124     8.021 r  motion/hit_racket_l_o[0]_i_20/O
                         net (fo=31, routed)          1.152     9.173    motion/racket_y_pos1[5]
    SLICE_X98Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  motion/hit_racket_l_o[1]_i_102/O
                         net (fo=1, routed)           0.521     9.817    motion/hit_racket_l_o[1]_i_102_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.202 r  motion/hit_racket_l_o_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.202    motion/hit_racket_l_o_reg[1]_i_53_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.473 f  motion/hit_racket_l_o_reg[1]_i_18/CO[0]
                         net (fo=2, routed)           0.723    11.196    collision/ball_y_reg[9]_0[0]
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.373    11.569 r  collision/hit_racket_l_o[0]_i_5/O
                         net (fo=1, routed)           0.659    12.228    collision/hit_racket_l_o[0]_i_5_n_0
    SLICE_X97Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.352 r  collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.500    12.851    collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X101Y63        LUT5 (Prop_lut5_I4_O)        0.124    12.975 r  collision/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.975    collision/hit_racket_l_o[0]_i_1_n_0
    SLICE_X101Y63        FDCE                                         r  collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.603    13.367    collision/clock_IBUF_BUFG
    SLICE_X101Y63        FDCE                                         r  collision/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X101Y63        FDCE (Setup_fdce_C_D)        0.029    13.784    collision/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/hit_wall_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 2.347ns (33.426%)  route 4.675ns (66.574%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.783     5.857    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDCE                                         r  motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDCE (Prop_fdce_C_Q)         0.518     6.375 r  motion/ball_y_reg[3]/Q
                         net (fo=48, routed)          0.879     7.253    motion/Q[3]
    SLICE_X98Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.377 r  motion/hit_racket_l_o[0]_i_35/O
                         net (fo=4, routed)           0.454     7.831    motion/hit_racket_l_o[0]_i_35_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.955 f  motion/hit_racket_r_o[1]_i_36/O
                         net (fo=15, routed)          0.757     8.713    motion/racket_y_pos2[3]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.837 r  motion/hit_racket_r_o[1]_i_44/O
                         net (fo=4, routed)           0.607     9.443    motion/hit_racket_r_o[1]_i_44_n_0
    SLICE_X92Y65         LUT5 (Prop_lut5_I2_O)        0.150     9.593 r  motion/hit_racket_r_o[1]_i_33/O
                         net (fo=2, routed)           0.609    10.202    motion/hit_racket_r_o[1]_i_33_n_0
    SLICE_X92Y64         LUT4 (Prop_lut4_I3_O)        0.328    10.530 r  motion/hit_racket_r_o[1]_i_11/O
                         net (fo=1, routed)           0.000    10.530    motion/hit_racket_r_o[1]_i_11_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.894 f  motion/hit_racket_r_o_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.490    11.385    motion/collision/leqOp
    SLICE_X94Y66         LUT3 (Prop_lut3_I1_O)        0.367    11.752 f  motion/hit_racket_r_o[1]_i_2/O
                         net (fo=7, routed)           0.442    12.193    motion/hit_wall_o1
    SLICE_X97Y65         LUT2 (Prop_lut2_I0_O)        0.124    12.317 f  motion/hit_wall_o[2]_i_3/O
                         net (fo=3, routed)           0.437    12.754    motion/hit_wall_o_reg[1]
    SLICE_X95Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.878 r  motion/hit_wall_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.878    collision/D[0]
    SLICE_X95Y65         FDCE                                         r  collision/hit_wall_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.602    13.366    collision/clock_IBUF_BUFG
    SLICE_X95Y65         FDCE                                         r  collision/hit_wall_o_reg[1]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X95Y65         FDCE (Setup_fdce_C_D)        0.031    13.785    collision/hit_wall_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 2.105ns (29.773%)  route 4.965ns (70.227%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.779     5.853    motion/clock_IBUF_BUFG
    SLICE_X97Y63         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDCE (Prop_fdce_C_Q)         0.456     6.309 r  motion/ball_y_reg[2]/Q
                         net (fo=59, routed)          1.144     7.453    motion/Q[2]
    SLICE_X98Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.577 r  motion/hit_racket_l_o[1]_i_101/O
                         net (fo=6, routed)           0.320     7.897    motion/hit_racket_l_o[1]_i_101_n_0
    SLICE_X99Y62         LUT4 (Prop_lut4_I2_O)        0.124     8.021 r  motion/hit_racket_l_o[0]_i_20/O
                         net (fo=31, routed)          1.152     9.173    motion/racket_y_pos1[5]
    SLICE_X98Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  motion/hit_racket_l_o[1]_i_102/O
                         net (fo=1, routed)           0.521     9.817    motion/hit_racket_l_o[1]_i_102_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.202 r  motion/hit_racket_l_o_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.202    motion/hit_racket_l_o_reg[1]_i_53_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.473 f  motion/hit_racket_l_o_reg[1]_i_18/CO[0]
                         net (fo=2, routed)           0.723    11.196    collision/ball_y_reg[9]_0[0]
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.373    11.569 r  collision/hit_racket_l_o[0]_i_5/O
                         net (fo=1, routed)           0.659    12.228    collision/hit_racket_l_o[0]_i_5_n_0
    SLICE_X97Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.352 r  collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.447    12.799    collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X98Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.923 r  collision/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.923    collision/hit_racket_r_o[0]_i_1_n_0
    SLICE_X98Y64         FDCE                                         r  collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.603    13.367    collision/clock_IBUF_BUFG
    SLICE_X98Y64         FDCE                                         r  collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X98Y64         FDCE (Setup_fdce_C_D)        0.081    13.836    collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 2.347ns (33.468%)  route 4.666ns (66.532%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.783     5.857    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDCE                                         r  motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDCE (Prop_fdce_C_Q)         0.518     6.375 r  motion/ball_y_reg[3]/Q
                         net (fo=48, routed)          0.879     7.253    motion/Q[3]
    SLICE_X98Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.377 r  motion/hit_racket_l_o[0]_i_35/O
                         net (fo=4, routed)           0.454     7.831    motion/hit_racket_l_o[0]_i_35_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.955 f  motion/hit_racket_r_o[1]_i_36/O
                         net (fo=15, routed)          0.757     8.713    motion/racket_y_pos2[3]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.837 r  motion/hit_racket_r_o[1]_i_44/O
                         net (fo=4, routed)           0.607     9.443    motion/hit_racket_r_o[1]_i_44_n_0
    SLICE_X92Y65         LUT5 (Prop_lut5_I2_O)        0.150     9.593 r  motion/hit_racket_r_o[1]_i_33/O
                         net (fo=2, routed)           0.609    10.202    motion/hit_racket_r_o[1]_i_33_n_0
    SLICE_X92Y64         LUT4 (Prop_lut4_I3_O)        0.328    10.530 r  motion/hit_racket_r_o[1]_i_11/O
                         net (fo=1, routed)           0.000    10.530    motion/hit_racket_r_o[1]_i_11_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.894 f  motion/hit_racket_r_o_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.490    11.385    motion/collision/leqOp
    SLICE_X94Y66         LUT3 (Prop_lut3_I1_O)        0.367    11.752 f  motion/hit_racket_r_o[1]_i_2/O
                         net (fo=7, routed)           0.442    12.193    motion/hit_wall_o1
    SLICE_X97Y65         LUT2 (Prop_lut2_I0_O)        0.124    12.317 f  motion/hit_wall_o[2]_i_3/O
                         net (fo=3, routed)           0.428    12.745    collision/ball_x_reg[7]
    SLICE_X97Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.869 r  collision/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.869    collision/hit_wall_o[0]_i_1_n_0
    SLICE_X97Y65         FDCE                                         r  collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.602    13.366    collision/clock_IBUF_BUFG
    SLICE_X97Y65         FDCE                                         r  collision/hit_wall_o_reg[0]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X97Y65         FDCE (Setup_fdce_C_D)        0.031    13.785    collision/hit_wall_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/hit_wall_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.347ns (33.487%)  route 4.662ns (66.513%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.783     5.857    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDCE                                         r  motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDCE (Prop_fdce_C_Q)         0.518     6.375 r  motion/ball_y_reg[3]/Q
                         net (fo=48, routed)          0.879     7.253    motion/Q[3]
    SLICE_X98Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.377 r  motion/hit_racket_l_o[0]_i_35/O
                         net (fo=4, routed)           0.454     7.831    motion/hit_racket_l_o[0]_i_35_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.955 f  motion/hit_racket_r_o[1]_i_36/O
                         net (fo=15, routed)          0.757     8.713    motion/racket_y_pos2[3]
    SLICE_X92Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.837 r  motion/hit_racket_r_o[1]_i_44/O
                         net (fo=4, routed)           0.607     9.443    motion/hit_racket_r_o[1]_i_44_n_0
    SLICE_X92Y65         LUT5 (Prop_lut5_I2_O)        0.150     9.593 r  motion/hit_racket_r_o[1]_i_33/O
                         net (fo=2, routed)           0.609    10.202    motion/hit_racket_r_o[1]_i_33_n_0
    SLICE_X92Y64         LUT4 (Prop_lut4_I3_O)        0.328    10.530 r  motion/hit_racket_r_o[1]_i_11/O
                         net (fo=1, routed)           0.000    10.530    motion/hit_racket_r_o[1]_i_11_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.894 f  motion/hit_racket_r_o_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.490    11.385    motion/collision/leqOp
    SLICE_X94Y66         LUT3 (Prop_lut3_I1_O)        0.367    11.752 f  motion/hit_racket_r_o[1]_i_2/O
                         net (fo=7, routed)           0.442    12.193    motion/hit_wall_o1
    SLICE_X97Y65         LUT2 (Prop_lut2_I0_O)        0.124    12.317 f  motion/hit_wall_o[2]_i_3/O
                         net (fo=3, routed)           0.424    12.741    collision/ball_x_reg[7]
    SLICE_X97Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.865 r  collision/hit_wall_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.865    collision/hit_wall_o[2]_i_1_n_0
    SLICE_X97Y65         FDCE                                         r  collision/hit_wall_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.602    13.366    collision/clock_IBUF_BUFG
    SLICE_X97Y65         FDCE                                         r  collision/hit_wall_o_reg[2]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X97Y65         FDCE (Setup_fdce_C_D)        0.029    13.783    collision/hit_wall_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 2.105ns (30.550%)  route 4.785ns (69.450%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.779     5.853    motion/clock_IBUF_BUFG
    SLICE_X97Y63         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDCE (Prop_fdce_C_Q)         0.456     6.309 r  motion/ball_y_reg[2]/Q
                         net (fo=59, routed)          1.144     7.453    motion/Q[2]
    SLICE_X98Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.577 r  motion/hit_racket_l_o[1]_i_101/O
                         net (fo=6, routed)           0.320     7.897    motion/hit_racket_l_o[1]_i_101_n_0
    SLICE_X99Y62         LUT4 (Prop_lut4_I2_O)        0.124     8.021 r  motion/hit_racket_l_o[0]_i_20/O
                         net (fo=31, routed)          1.152     9.173    motion/racket_y_pos1[5]
    SLICE_X98Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  motion/hit_racket_l_o[1]_i_102/O
                         net (fo=1, routed)           0.521     9.817    motion/hit_racket_l_o[1]_i_102_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.202 r  motion/hit_racket_l_o_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.202    motion/hit_racket_l_o_reg[1]_i_53_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.473 r  motion/hit_racket_l_o_reg[1]_i_18/CO[0]
                         net (fo=2, routed)           0.778    11.252    collision/ball_y_reg[9]_0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I2_O)        0.373    11.625 f  collision/hit_racket_l_o[1]_i_7/O
                         net (fo=1, routed)           0.575    12.200    collision/hit_racket_l_o[1]_i_7_n_0
    SLICE_X98Y63         LUT5 (Prop_lut5_I0_O)        0.124    12.324 r  collision/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           0.295    12.619    collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X101Y63        LUT5 (Prop_lut5_I4_O)        0.124    12.743 r  collision/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.743    collision/hit_racket_l_o[1]_i_1_n_0
    SLICE_X101Y63        FDCE                                         r  collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.603    13.367    collision/clock_IBUF_BUFG
    SLICE_X101Y63        FDCE                                         r  collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X101Y63        FDCE (Setup_fdce_C_D)        0.031    13.786    collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.105ns (30.462%)  route 4.805ns (69.538%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.779     5.853    motion/clock_IBUF_BUFG
    SLICE_X97Y63         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDCE (Prop_fdce_C_Q)         0.456     6.309 r  motion/ball_y_reg[2]/Q
                         net (fo=59, routed)          1.144     7.453    motion/Q[2]
    SLICE_X98Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.577 r  motion/hit_racket_l_o[1]_i_101/O
                         net (fo=6, routed)           0.320     7.897    motion/hit_racket_l_o[1]_i_101_n_0
    SLICE_X99Y62         LUT4 (Prop_lut4_I2_O)        0.124     8.021 r  motion/hit_racket_l_o[0]_i_20/O
                         net (fo=31, routed)          1.152     9.173    motion/racket_y_pos1[5]
    SLICE_X98Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  motion/hit_racket_l_o[1]_i_102/O
                         net (fo=1, routed)           0.521     9.817    motion/hit_racket_l_o[1]_i_102_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.202 r  motion/hit_racket_l_o_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.202    motion/hit_racket_l_o_reg[1]_i_53_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.473 r  motion/hit_racket_l_o_reg[1]_i_18/CO[0]
                         net (fo=2, routed)           0.778    11.252    collision/ball_y_reg[9]_0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I2_O)        0.373    11.625 f  collision/hit_racket_l_o[1]_i_7/O
                         net (fo=1, routed)           0.575    12.200    collision/hit_racket_l_o[1]_i_7_n_0
    SLICE_X98Y63         LUT5 (Prop_lut5_I0_O)        0.124    12.324 r  collision/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           0.315    12.639    collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X98Y64         LUT5 (Prop_lut5_I2_O)        0.124    12.763 r  collision/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.763    collision/hit_racket_r_o[1]_i_1_n_0
    SLICE_X98Y64         FDCE                                         r  collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.603    13.367    collision/clock_IBUF_BUFG
    SLICE_X98Y64         FDCE                                         r  collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X98Y64         FDCE (Setup_fdce_C_D)        0.079    13.834    collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 controller_interface2/deb_rot_enc1/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            controller_interface2/deb_rot_enc1/x_o_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.607     1.693    controller_interface2/deb_rot_enc1/clock_IBUF_BUFG
    SLICE_X95Y54         FDCE                                         r  controller_interface2/deb_rot_enc1/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  controller_interface2/deb_rot_enc1/x_o_reg_C/Q
                         net (fo=5, routed)           0.099     1.933    controller_interface2/deb_rot_enc1/x_o_reg_P_1
    SLICE_X94Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  controller_interface2/deb_rot_enc1/x_o_C_i_1__3/O
                         net (fo=2, routed)           0.000     1.978    controller_interface2/deb_rot_enc1/x_o_C_i_1__3_n_0
    SLICE_X94Y54         FDPE                                         r  controller_interface2/deb_rot_enc1/x_o_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.877     2.219    controller_interface2/deb_rot_enc1/clock_IBUF_BUFG
    SLICE_X94Y54         FDPE                                         r  controller_interface2/deb_rot_enc1/x_o_reg_P/C
                         clock pessimism             -0.513     1.706    
    SLICE_X94Y54         FDPE (Hold_fdpe_C_D)         0.120     1.826    controller_interface2/deb_rot_enc1/x_o_reg_P
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            score_display_inst/mux_bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.634     1.720    score_display_inst/player1_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X110Y60        FDCE                                         r  score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/Q
                         net (fo=1, routed)           0.085     1.946    score_display_inst/player1_bin_to_bcd_dec/bcd0_o[3]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  score_display_inst/player1_bin_to_bcd_dec/mux_bcd[3]_i_2/O
                         net (fo=1, routed)           0.000     1.991    score_display_inst/player1_bin_to_bcd_dec_n_0
    SLICE_X111Y60        FDRE                                         r  score_display_inst/mux_bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.906     2.248    score_display_inst/clock_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  score_display_inst/mux_bcd_reg[3]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.092     1.825    score_display_inst/mux_bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            score_display_inst/mux_bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.634     1.720    score_display_inst/player1_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X110Y60        FDCE                                         r  score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[0]/Q
                         net (fo=1, routed)           0.086     1.947    score_display_inst/player1_bin_to_bcd_dec/bcd0_o[0]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.045     1.992 r  score_display_inst/player1_bin_to_bcd_dec/mux_bcd[0]_i_1/O
                         net (fo=1, routed)           0.000     1.992    score_display_inst/player1_bin_to_bcd_dec_n_3
    SLICE_X111Y60        FDRE                                         r  score_display_inst/mux_bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.906     2.248    score_display_inst/clock_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  score_display_inst/mux_bcd_reg[0]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.091     1.824    score_display_inst/mux_bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.634     1.720    score_display_inst/player1_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/Q
                         net (fo=3, routed)           0.126     1.987    score_display_inst/player1_bin_to_bcd_dec/bcd1_reg__0[2]
    SLICE_X110Y60        FDCE                                         r  score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.906     2.248    score_display_inst/player1_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X110Y60        FDCE                                         r  score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X110Y60        FDCE (Hold_fdce_C_D)         0.076     1.812    score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 score_display_inst/player2_bin_to_bcd_dec/bcd1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            score_display_inst/player2_bin_to_bcd_dec/bcd1_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.633     1.719    score_display_inst/player2_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X110Y62        FDCE                                         r  score_display_inst/player2_bin_to_bcd_dec/bcd1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  score_display_inst/player2_bin_to_bcd_dec/bcd1_reg[1]/Q
                         net (fo=4, routed)           0.127     1.987    score_display_inst/player2_bin_to_bcd_dec/bcd1_reg__0[1]
    SLICE_X111Y61        FDCE                                         r  score_display_inst/player2_bin_to_bcd_dec/bcd1_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.906     2.248    score_display_inst/player2_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  score_display_inst/player2_bin_to_bcd_dec/bcd1_o_reg[1]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.071     1.807    score_display_inst/player2_bin_to_bcd_dec/bcd1_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 controller_interface2/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            controller_interface2/deb_push_but/x_o_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.635     1.721    controller_interface2/deb_push_but/clock_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  controller_interface2/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  controller_interface2/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.094     1.979    controller_interface2/deb_push_but/x_o_reg_P_1
    SLICE_X113Y58        LUT6 (Prop_lut6_I5_O)        0.045     2.024 r  controller_interface2/deb_push_but/x_o_C_i_1__4/O
                         net (fo=2, routed)           0.000     2.024    controller_interface2/deb_push_but/x_o_C_i_1__4_n_0
    SLICE_X113Y58        FDPE                                         r  controller_interface2/deb_push_but/x_o_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.907     2.249    controller_interface2/deb_push_but/clock_IBUF_BUFG
    SLICE_X113Y58        FDPE                                         r  controller_interface2/deb_push_but/x_o_reg_P/C
                         clock pessimism             -0.515     1.734    
    SLICE_X113Y58        FDPE (Hold_fdpe_C_D)         0.091     1.825    controller_interface2/deb_push_but/x_o_reg_P
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 controller_interface1/rot_enc_decoder_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            controller_interface1/rot_enc_decoder_inst/cw_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.582     1.668    controller_interface1/rot_enc_decoder_inst/clock_IBUF_BUFG
    SLICE_X86Y59         FDCE                                         r  controller_interface1/rot_enc_decoder_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.164     1.832 f  controller_interface1/rot_enc_decoder_inst/state_reg[0]/Q
                         net (fo=4, routed)           0.095     1.927    controller_interface1/rot_enc_decoder_inst/Q[0]
    SLICE_X87Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.972 r  controller_interface1/rot_enc_decoder_inst/__1/i_/O
                         net (fo=1, routed)           0.000     1.972    controller_interface1/rot_enc_decoder_inst/__1/i__n_0
    SLICE_X87Y59         FDCE                                         r  controller_interface1/rot_enc_decoder_inst/cw_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.852     2.194    controller_interface1/rot_enc_decoder_inst/clock_IBUF_BUFG
    SLICE_X87Y59         FDCE                                         r  controller_interface1/rot_enc_decoder_inst/cw_o_reg/C
                         clock pessimism             -0.513     1.681    
    SLICE_X87Y59         FDCE (Hold_fdce_C_D)         0.092     1.773    controller_interface1/rot_enc_decoder_inst/cw_o_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 score_display_inst/player1_bin_to_bcd_dec/binary_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            score_display_inst/player1_bin_to_bcd_dec/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.857%)  route 0.147ns (44.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.635     1.721    score_display_inst/player1_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  score_display_inst/player1_bin_to_bcd_dec/binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  score_display_inst/player1_bin_to_bcd_dec/binary_reg[3]/Q
                         net (fo=5, routed)           0.147     2.009    score_display_inst/player1_bin_to_bcd_dec/binary_reg__0[3]
    SLICE_X109Y59        LUT6 (Prop_lut6_I2_O)        0.045     2.054 r  score_display_inst/player1_bin_to_bcd_dec/state_i_1/O
                         net (fo=1, routed)           0.000     2.054    score_display_inst/player1_bin_to_bcd_dec/state_i_1_n_0
    SLICE_X109Y59        FDRE                                         r  score_display_inst/player1_bin_to_bcd_dec/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.904     2.246    score_display_inst/player1_bin_to_bcd_dec/clock_IBUF_BUFG
    SLICE_X109Y59        FDRE                                         r  score_display_inst/player1_bin_to_bcd_dec/state_reg/C
                         clock pessimism             -0.490     1.756    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.091     1.847    score_display_inst/player1_bin_to_bcd_dec/state_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 collision/hit_racket_l_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/tmp_hit_racket_l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.365%)  route 0.170ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.604     1.690    collision/clock_IBUF_BUFG
    SLICE_X101Y63        FDCE                                         r  collision/hit_racket_l_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y63        FDCE (Prop_fdce_C_Q)         0.141     1.831 r  collision/hit_racket_l_o_reg[0]/Q
                         net (fo=2, routed)           0.170     2.001    motion/hit_racket_l_o_reg[1]_3[0]
    SLICE_X102Y64        FDCE                                         r  motion/tmp_hit_racket_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.873     2.215    motion/clock_IBUF_BUFG
    SLICE_X102Y64        FDCE                                         r  motion/tmp_hit_racket_l_reg[0]/C
                         clock pessimism             -0.490     1.725    
    SLICE_X102Y64        FDCE (Hold_fdce_C_D)         0.059     1.784    motion/tmp_hit_racket_l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 controller_interface2/deb_rot_enc0/x_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            controller_interface2/deb_rot_enc0/x_o_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.086%)  route 0.164ns (46.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.583     1.669    controller_interface2/deb_rot_enc0/clock_IBUF_BUFG
    SLICE_X87Y55         FDRE                                         r  controller_interface2/deb_rot_enc0/x_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  controller_interface2/deb_rot_enc0/x_sync_reg/Q
                         net (fo=40, routed)          0.164     1.975    controller_interface2/deb_rot_enc0/sel0[19]
    SLICE_X86Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.020 r  controller_interface2/deb_rot_enc0/x_o_C_i_1__2/O
                         net (fo=2, routed)           0.000     2.020    controller_interface2/deb_rot_enc0/x_o_C_i_1__2_n_0
    SLICE_X86Y55         FDPE                                         r  controller_interface2/deb_rot_enc0/x_o_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.853     2.195    controller_interface2/deb_rot_enc0/clock_IBUF_BUFG
    SLICE_X86Y55         FDPE                                         r  controller_interface2/deb_rot_enc0/x_o_reg_P/C
                         clock pessimism             -0.513     1.682    
    SLICE_X86Y55         FDPE (Hold_fdpe_C_D)         0.120     1.802    controller_interface2/deb_rot_enc0/x_o_reg_P
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y65   clk_enable/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y65   clk_enable/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y66   clk_enable/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y66   clk_enable/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y66   clk_enable/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y66   clk_enable/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y62   clk_enable/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y67   clk_enable/count_reg[20]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X104Y67   clk_enable/count_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y66   clk_enable/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y66   clk_enable/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y66   clk_enable/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y66   clk_enable/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y62   clk_enable/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y62   clk_enable/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y62   clk_enable/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y63   clk_enable/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y56    controller_interface1/deb_rot_enc0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y56    controller_interface1/deb_rot_enc0/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y65   clk_enable/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y65   clk_enable/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y62   clk_enable/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   clk_enable/count_reg[20]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   clk_enable/count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y62   clk_enable/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y62   clk_enable/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y63   clk_enable/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y55   controller_interface1/deb_push_but/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y55   controller_interface1/deb_push_but/count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.167%)  route 2.613ns (81.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.856     5.930    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     6.386 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.629     7.014    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.124     7.138 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.984     9.122    motion/ball_x0
    SLICE_X97Y63         FDCE                                         f  motion/ball_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.603    13.367    motion/clock_IBUF_BUFG
    SLICE_X97Y63         FDCE                                         r  motion/ball_y_reg[2]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X97Y63         FDCE (Recov_fdce_C_CLR)     -0.405    13.350    motion/ball_y_reg[2]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.580ns (19.041%)  route 2.466ns (80.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.856     5.930    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     6.386 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.629     7.014    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.124     7.138 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.837     8.976    motion/ball_x0
    SLICE_X99Y62         FDCE                                         f  motion/ball_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.604    13.368    motion/clock_IBUF_BUFG
    SLICE_X99Y62         FDCE                                         r  motion/ball_y_reg[1]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X99Y62         FDCE (Recov_fdce_C_CLR)     -0.405    13.351    motion/ball_y_reg[1]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/speed_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.801%)  route 2.208ns (79.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.860     5.934    score_display_inst/score_counter_inst/clock_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.987     7.377    score_display_inst/score_counter_inst/game_over
    SLICE_X109Y62        LUT2 (Prop_lut2_I1_O)        0.124     7.501 f  score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          1.221     8.722    motion/AR[0]
    SLICE_X104Y59        FDCE                                         f  motion/speed_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.607    13.371    motion/clock_IBUF_BUFG
    SLICE_X104Y59        FDCE                                         r  motion/speed_reg[2]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X104Y59        FDCE (Recov_fdce_C_CLR)     -0.361    13.398    motion/speed_reg[2]
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/speed_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.801%)  route 2.208ns (79.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.860     5.934    score_display_inst/score_counter_inst/clock_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.987     7.377    score_display_inst/score_counter_inst/game_over
    SLICE_X109Y62        LUT2 (Prop_lut2_I1_O)        0.124     7.501 f  score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          1.221     8.722    motion/AR[0]
    SLICE_X104Y59        FDCE                                         f  motion/speed_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.607    13.371    motion/clock_IBUF_BUFG
    SLICE_X104Y59        FDCE                                         r  motion/speed_reg[4]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X104Y59        FDCE (Recov_fdce_C_CLR)     -0.361    13.398    motion/speed_reg[4]
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.580ns (21.271%)  route 2.147ns (78.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.856     5.930    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     6.386 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.629     7.014    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.124     7.138 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.518     8.656    motion/ball_x0
    SLICE_X101Y62        FDCE                                         f  motion/ball_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.604    13.368    motion/clock_IBUF_BUFG
    SLICE_X101Y62        FDCE                                         r  motion/ball_y_reg[0]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X101Y62        FDCE (Recov_fdce_C_CLR)     -0.405    13.351    motion/ball_y_reg[0]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/speed_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.801%)  route 2.208ns (79.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.860     5.934    score_display_inst/score_counter_inst/clock_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.987     7.377    score_display_inst/score_counter_inst/game_over
    SLICE_X109Y62        LUT2 (Prop_lut2_I1_O)        0.124     7.501 f  score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          1.221     8.722    motion/AR[0]
    SLICE_X104Y59        FDCE                                         f  motion/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.607    13.371    motion/clock_IBUF_BUFG
    SLICE_X104Y59        FDCE                                         r  motion/speed_reg[0]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X104Y59        FDCE (Recov_fdce_C_CLR)     -0.319    13.440    motion/speed_reg[0]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/speed_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.801%)  route 2.208ns (79.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.860     5.934    score_display_inst/score_counter_inst/clock_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.987     7.377    score_display_inst/score_counter_inst/game_over
    SLICE_X109Y62        LUT2 (Prop_lut2_I1_O)        0.124     7.501 f  score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          1.221     8.722    motion/AR[0]
    SLICE_X104Y59        FDCE                                         f  motion/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.607    13.371    motion/clock_IBUF_BUFG
    SLICE_X104Y59        FDCE                                         r  motion/speed_reg[1]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X104Y59        FDCE (Recov_fdce_C_CLR)     -0.319    13.440    motion/speed_reg[1]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/speed_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.801%)  route 2.208ns (79.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.860     5.934    score_display_inst/score_counter_inst/clock_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.987     7.377    score_display_inst/score_counter_inst/game_over
    SLICE_X109Y62        LUT2 (Prop_lut2_I1_O)        0.124     7.501 f  score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          1.221     8.722    motion/AR[0]
    SLICE_X104Y59        FDCE                                         f  motion/speed_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.607    13.371    motion/clock_IBUF_BUFG
    SLICE_X104Y59        FDCE                                         r  motion/speed_reg[3]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X104Y59        FDCE (Recov_fdce_C_CLR)     -0.319    13.440    motion/speed_reg[3]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_y_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.856     5.930    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     6.386 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.629     7.014    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.124     7.138 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.448     8.586    motion/ball_x0
    SLICE_X98Y59         FDPE                                         f  motion/ball_y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606    13.370    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDPE                                         r  motion/ball_y_reg[5]/C
                         clock pessimism              0.423    13.794    
                         clock uncertainty           -0.035    13.758    
    SLICE_X98Y59         FDPE (Recov_fdpe_C_PRE)     -0.361    13.397    motion/ball_y_reg[5]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_y_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.856     5.930    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     6.386 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.629     7.014    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.124     7.138 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.448     8.586    motion/ball_x0
    SLICE_X98Y59         FDCE                                         f  motion/ball_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606    13.370    motion/clock_IBUF_BUFG
    SLICE_X98Y59         FDCE                                         r  motion/ball_y_reg[3]/C
                         clock pessimism              0.423    13.794    
                         clock uncertainty           -0.035    13.758    
    SLICE_X98Y59         FDCE (Recov_fdce_C_CLR)     -0.319    13.439    motion/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_x_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.911%)  route 0.397ns (68.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.206     2.064    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.045     2.109 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.191     2.300    motion/ball_x0
    SLICE_X107Y63        FDPE                                         f  motion/ball_x_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.900     2.242    motion/clock_IBUF_BUFG
    SLICE_X107Y63        FDPE                                         r  motion/ball_x_reg[8]/C
                         clock pessimism             -0.510     1.732    
    SLICE_X107Y63        FDPE (Remov_fdpe_C_PRE)     -0.095     1.637    motion/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/tmp_hit_wall_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.774%)  route 0.429ns (67.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X108Y64        FDCE                                         r  motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.198     2.080    motion/clearflag_wall_reg_n_0
    SLICE_X108Y64        LUT2 (Prop_lut2_I1_O)        0.045     2.125 f  motion/tmp_hit_wall[2]_i_1/O
                         net (fo=3, routed)           0.230     2.355    motion/tmp_hit_wall0
    SLICE_X109Y64        FDCE                                         f  motion/tmp_hit_wall_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.900     2.242    motion/clock_IBUF_BUFG
    SLICE_X109Y64        FDCE                                         r  motion/tmp_hit_wall_reg[0]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X109Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    motion/tmp_hit_wall_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/tmp_hit_wall_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.774%)  route 0.429ns (67.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X108Y64        FDCE                                         r  motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.198     2.080    motion/clearflag_wall_reg_n_0
    SLICE_X108Y64        LUT2 (Prop_lut2_I1_O)        0.045     2.125 f  motion/tmp_hit_wall[2]_i_1/O
                         net (fo=3, routed)           0.230     2.355    motion/tmp_hit_wall0
    SLICE_X109Y64        FDCE                                         f  motion/tmp_hit_wall_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.900     2.242    motion/clock_IBUF_BUFG
    SLICE_X109Y64        FDCE                                         r  motion/tmp_hit_wall_reg[1]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X109Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    motion/tmp_hit_wall_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/tmp_hit_wall_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.774%)  route 0.429ns (67.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X108Y64        FDCE                                         r  motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.198     2.080    motion/clearflag_wall_reg_n_0
    SLICE_X108Y64        LUT2 (Prop_lut2_I1_O)        0.045     2.125 f  motion/tmp_hit_wall[2]_i_1/O
                         net (fo=3, routed)           0.230     2.355    motion/tmp_hit_wall0
    SLICE_X109Y64        FDCE                                         f  motion/tmp_hit_wall_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.900     2.242    motion/clock_IBUF_BUFG
    SLICE_X109Y64        FDCE                                         r  motion/tmp_hit_wall_reg[2]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X109Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    motion/tmp_hit_wall_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/count_hits_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.860%)  route 0.482ns (72.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.632     1.718    score_display_inst/score_counter_inst/clock_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.141     1.859 f  score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.348     2.207    score_display_inst/score_counter_inst/game_over
    SLICE_X109Y62        LUT2 (Prop_lut2_I1_O)        0.045     2.252 f  score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.133     2.386    motion/AR[0]
    SLICE_X109Y62        FDCE                                         f  motion/count_hits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.901     2.243    motion/clock_IBUF_BUFG
    SLICE_X109Y62        FDCE                                         r  motion/count_hits_reg[0]/C
                         clock pessimism             -0.490     1.753    
    SLICE_X109Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.661    motion/count_hits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/count_hits_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.860%)  route 0.482ns (72.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.632     1.718    score_display_inst/score_counter_inst/clock_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.141     1.859 f  score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.348     2.207    score_display_inst/score_counter_inst/game_over
    SLICE_X109Y62        LUT2 (Prop_lut2_I1_O)        0.045     2.252 f  score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.133     2.386    motion/AR[0]
    SLICE_X109Y62        FDCE                                         f  motion/count_hits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.901     2.243    motion/clock_IBUF_BUFG
    SLICE_X109Y62        FDCE                                         r  motion/count_hits_reg[1]/C
                         clock pessimism             -0.490     1.753    
    SLICE_X109Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.661    motion/count_hits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/tmp_hit_racket_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.575%)  route 0.522ns (71.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X108Y64        FDCE                                         r  motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.128     2.009    motion/clearflag_right_reg_n_0
    SLICE_X107Y64        LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.394     2.449    motion/tmp_hit_racket_r0
    SLICE_X107Y64        FDCE                                         f  motion/tmp_hit_racket_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.900     2.242    motion/clock_IBUF_BUFG
    SLICE_X107Y64        FDCE                                         r  motion/tmp_hit_racket_r_reg[0]/C
                         clock pessimism             -0.510     1.732    
    SLICE_X107Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.640    motion/tmp_hit_racket_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/tmp_hit_racket_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.575%)  route 0.522ns (71.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X108Y64        FDCE                                         r  motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.164     1.881 f  motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.128     2.009    motion/clearflag_right_reg_n_0
    SLICE_X107Y64        LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.394     2.449    motion/tmp_hit_racket_r0
    SLICE_X107Y64        FDCE                                         f  motion/tmp_hit_racket_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.900     2.242    motion/clock_IBUF_BUFG
    SLICE_X107Y64        FDCE                                         r  motion/tmp_hit_racket_r_reg[1]/C
                         clock pessimism             -0.510     1.732    
    SLICE_X107Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.640    motion/tmp_hit_racket_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_x_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.954%)  route 0.559ns (75.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.206     2.064    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.045     2.109 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.354     2.463    motion/ball_x0
    SLICE_X103Y64        FDCE                                         f  motion/ball_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.873     2.215    motion/clock_IBUF_BUFG
    SLICE_X103Y64        FDCE                                         r  motion/ball_x_reg[5]/C
                         clock pessimism             -0.490     1.725    
    SLICE_X103Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.633    motion/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motion/ball_x_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.954%)  route 0.559ns (75.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.631     1.717    motion/clock_IBUF_BUFG
    SLICE_X106Y65        FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.206     2.064    motion/restart_reg_n_0
    SLICE_X106Y65        LUT2 (Prop_lut2_I1_O)        0.045     2.109 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.354     2.463    motion/ball_x0
    SLICE_X103Y64        FDCE                                         f  motion/ball_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.873     2.215    motion/clock_IBUF_BUFG
    SLICE_X103Y64        FDCE                                         r  motion/ball_x_reg[7]/C
                         clock pessimism             -0.490     1.725    
    SLICE_X103Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.633    motion/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.829    





