module instruction_memory ();

reg [7:0] instruction_address;
reg [7:0] instruction_data;

input instruction_address;
output instruction_data;

always
instruction_address = instuction_data;
end

endmodule
