{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591808629835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591808629844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 11:03:49 2020 " "Processing started: Wed Jun 10 11:03:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591808629844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808629844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808629844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591808630863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591808630863 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_setup.qsys " "Elaborating Platform Designer system entity \"nios_setup.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591808641520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:06 Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys " "2020.06.10.11:04:06 Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808646249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Reading input file " "2020.06.10.11:04:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Adding Button \[altera_avalon_pio 18.1\] " "2020.06.10.11:04:07 Progress: Adding Button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Parameterizing module Button " "2020.06.10.11:04:07 Progress: Parameterizing module Button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Adding DATA_OUT \[altera_avalon_pio 18.1\] " "2020.06.10.11:04:07 Progress: Adding DATA_OUT \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Parameterizing module DATA_OUT " "2020.06.10.11:04:07 Progress: Parameterizing module DATA_OUT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Adding MATLAB_as_AXI_Master_0 \[MATLAB_as_AXI_Master 1.1\] " "2020.06.10.11:04:07 Progress: Adding MATLAB_as_AXI_Master_0 \[MATLAB_as_AXI_Master 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647316 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "MATLAB_as_AXI_Master_0: Component type MATLAB_as_AXI_Master is not in the library " "MATLAB_as_AXI_Master_0: Component type MATLAB_as_AXI_Master is not in the library" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Parameterizing module MATLAB_as_AXI_Master_0 " "2020.06.10.11:04:07 Progress: Parameterizing module MATLAB_as_AXI_Master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:07 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.06.10.11:04:07 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808647317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Parameterizing module clk_0 " "2020.06.10.11:04:08 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.06.10.11:04:08 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Parameterizing module jtag_uart " "2020.06.10.11:04:08 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2020.06.10.11:04:08 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Parameterizing module onchip_memory " "2020.06.10.11:04:08 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Building connections " "2020.06.10.11:04:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Parameterizing connections " "2020.06.10.11:04:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:08 Progress: Validating " "2020.06.10.11:04:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808648436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.11:04:09 Progress: Done reading input file " "2020.06.10.11:04:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808649158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808649842 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Nios_setup.MATLAB_as_AXI_Master_0: Component MATLAB_as_AXI_Master 1.1 not found or could not be instantiated " "Nios_setup.MATLAB_as_AXI_Master_0: Component MATLAB_as_AXI_Master 1.1 not found or could not be instantiated" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808649842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808649842 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver " "Nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808649844 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Nios_setup.MATLAB_as_AXI_Master_0.axm_m0: Data width must be of power of two and between 8 and 4096   " "Nios_setup.MATLAB_as_AXI_Master_0.axm_m0: Data width must be of power of two and between 8 and 4096  " {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808649846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup: Generating nios_setup \"nios_setup\" for QUARTUS_SYNTH " "Nios_setup: Generating nios_setup \"nios_setup\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808650624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Exception in thread \"main\" java.lang.NullPointerException " "Exception in thread \"main\" java.lang.NullPointerException" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.DomainUtils.getSymmetryCheckerForPoint(DomainUtils.java:193) " "    at com.altera.sopcmodel.transforms.avalon.DomainUtils.getSymmetryCheckerForPoint(DomainUtils.java:193)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.DomainUtils.isSymmetric(DomainUtils.java:176) " "    at com.altera.sopcmodel.transforms.avalon.DomainUtils.isSymmetric(DomainUtils.java:176)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.checkValidDomain(InitialInterconnectTransform.java:126) " "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.checkValidDomain(InitialInterconnectTransform.java:126)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.doExecute(InitialInterconnectTransform.java:92) " "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.doExecute(InitialInterconnectTransform.java:92)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112) " "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.mm.MMTransform.doExecute(MMTransform.java:106) " "    at com.altera.sopcmodel.transforms.mm.MMTransform.doExecute(MMTransform.java:106)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112) " "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.AvalonTransform.doExecute(AvalonTransform.java:45) " "    at com.altera.sopcmodel.transforms.avalon.AvalonTransform.doExecute(AvalonTransform.java:45)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.ensemble.EnsembleUtils.doTransform(EnsembleUtils.java:1357) " "    at com.altera.sopcmodel.ensemble.EnsembleUtils.doTransform(EnsembleUtils.java:1357)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.attemptTransform(EnsembleGenerationFileSet2.java:90) " "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.attemptTransform(EnsembleGenerationFileSet2.java:90)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:51) " "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:51)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150) " "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366) " "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718) " "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808651698 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_setup.qsys " "Finished elaborating Platform Designer system entity \"nios_setup.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591808652335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/nios_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_setup/synthesis/nios_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_setup-rtl " "Found design unit 1: nios_setup-rtl" {  } { { "nios_setup/synthesis/nios_setup.vhd" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652954 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_setup " "Found entity 1: nios_setup" {  } { { "nios_setup/synthesis/nios_setup.vhd" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808652954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808652961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808652966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0 " "Found entity 1: nios_setup_mm_interconnect_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808652977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808652983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808652989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808652997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808652997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653021 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653089 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653089 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653089 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653089 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591808653097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591808653109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591808653134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591808653134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653136 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_mm_interconnect_0_router_002" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591808653140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591808653141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653143 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router " "Found entity 2: nios_setup_mm_interconnect_0_router" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_onchip_memory " "Found entity 1: nios_setup_onchip_memory" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_jtag_uart_sim_scfifo_w " "Found entity 1: nios_setup_jtag_uart_sim_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653201 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_jtag_uart_scfifo_w " "Found entity 2: nios_setup_jtag_uart_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653201 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_jtag_uart_sim_scfifo_r " "Found entity 3: nios_setup_jtag_uart_sim_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653201 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_jtag_uart_scfifo_r " "Found entity 4: nios_setup_jtag_uart_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653201 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_jtag_uart " "Found entity 5: nios_setup_jtag_uart" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_axi_master " "Found entity 1: hdlverifier_axi_master" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653210 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_master_dcram " "Found entity 2: jtag_master_dcram" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_core " "Found entity 1: hdlverifier_jtag_core" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_vendor_ip1 " "Found entity 1: hdlverifier_jtag_vendor_ip1" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_DATA_OUT " "Found entity 1: nios_setup_DATA_OUT" {  } { { "nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_Button " "Found entity 1: nios_setup_Button" {  } { { "nios_setup/synthesis/submodules/nios_setup_Button.v" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello_world.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hello_world-hello_world_arch " "Found design unit 1: hello_world-hello_world_arch" {  } { { "hello_world.vhd" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653247 ""} { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.vhd" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591808653247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591808653359 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591808653368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591808653708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 10 11:04:13 2020 " "Processing ended: Wed Jun 10 11:04:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591808653708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591808653708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591808653708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591808653708 ""}
