$date
	Tue Oct  7 15:13:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shiftreg6bit_TB $end
$var wire 6 ! Dout [5:0] $end
$var reg 1 " Din $end
$var reg 1 # clk $end
$scope module s1 $end
$var wire 1 " Din $end
$var wire 6 $ Dout [5:0] $end
$var wire 1 # clk $end
$var wire 6 % D [5:0] $end
$scope module s1 $end
$var wire 1 # Clock $end
$var wire 1 " D $end
$var reg 1 & Q $end
$upscope $end
$scope module s2 $end
$var wire 1 # Clock $end
$var wire 1 ' D $end
$var reg 1 ( Q $end
$upscope $end
$scope module s3 $end
$var wire 1 # Clock $end
$var wire 1 ) D $end
$var reg 1 * Q $end
$upscope $end
$scope module s4 $end
$var wire 1 # Clock $end
$var wire 1 + D $end
$var reg 1 , Q $end
$upscope $end
$scope module s5 $end
$var wire 1 # Clock $end
$var wire 1 - D $end
$var reg 1 . Q $end
$upscope $end
$scope module s6 $end
$var wire 1 # Clock $end
$var wire 1 / D $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
bx %
bx $
0#
1"
bx !
$end
#10
1'
b1xxxxx !
b1xxxxx $
b1xxxxx %
1&
1#
#20
0#
0"
#30
1)
0'
1(
b1xxxx !
b1xxxx $
b1xxxx %
0&
1#
#40
0#
1"
#50
1'
0)
1+
1&
0(
b101xxx !
b101xxx $
b101xxx %
1*
1#
#60
0#
#70
1-
0+
1)
1,
0*
b1101xx !
b1101xx $
b1101xx %
1(
1#
#80
0#
0"
#90
0'
1+
0-
1/
0&
1*
0,
b1101x !
b1101x $
b1101x %
1.
1#
#100
0#
1"
#110
0/
1-
0)
1'
10
0.
1,
0(
b101101 !
b101101 $
b101101 %
1&
1#
#120
0#
#130
1)
0+
1/
1(
0*
1.
b110110 !
b110110 $
b110110 %
00
1#
#140
0#
#150
0-
1+
10
0,
b111011 !
b111011 $
b111011 %
1*
1#
#160
0#
#170
1-
0/
1,
b111101 !
b111101 $
b111101 %
0.
1#
