Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jan 12 15:34:28 2023
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing_summary -file ./report/corr_accel_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  450         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (190)
6. checking no_output_delay (246)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (190)
--------------------------------
 There are 190 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (246)
---------------------------------
 There are 246 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.983        0.000                      0                 6921        0.019        0.000                      0                 6921        4.458        0.000                       0                  3007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.983        0.000                      0                 6921        0.019        0.000                      0                 6921        4.458        0.000                       0                  3007  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.625ns (21.460%)  route 2.287ns (78.540%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.175     2.941    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X60Y98         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  6.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.012     0.012    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X55Y97         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[0]/Q
                         net (fo=1, routed)           0.033     0.084    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq_n_72
    SLICE_X55Y97         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.018     0.018    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/ap_clk
    SLICE_X55Y97         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X55Y97         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y12  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y12  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y12  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK



