{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1348272314930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1348272314931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 21 20:05:14 2012 " "Processing started: Fri Sep 21 20:05:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1348272314931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1348272314931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1348272314931 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1348272315181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/bcd_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/bcd_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_sub " "Found entity 1: bcd_sub" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/temp_input.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/temp_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_input " "Found entity 1: temp_input" {  } { { "verilog/temp_input.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/temp_input.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/state_2_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/state_2_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_2_bcd " "Found entity 1: state_2_bcd" {  } { { "verilog/state_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/state_2_bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "verilog/seven_seg.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/seven_seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pulse_led.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pulse_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_led " "Found entity 1: pulse_led" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "verilog/clk_div.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348272315299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348272315299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst top.v(19) " "Verilog HDL Implicit Net warning at top.v(19): created implicit net for \"rst\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mode_key top.v(20) " "Verilog HDL Implicit Net warning at top.v(20): created implicit net for \"mode_key\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enter_key top.v(21) " "Verilog HDL Implicit Net warning at top.v(21): created implicit net for \"enter_key\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "monitor_en top.v(82) " "Verilog HDL Implicit Net warning at top.v(82): created implicit net for \"monitor_en\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_0_en top.v(171) " "Verilog HDL Implicit Net warning at top.v(171): created implicit net for \"seg_0_en\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_1_en top.v(172) " "Verilog HDL Implicit Net warning at top.v(172): created implicit net for \"seg_1_en\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_2_en top.v(173) " "Verilog HDL Implicit Net warning at top.v(173): created implicit net for \"seg_2_en\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_3_en top.v(174) " "Verilog HDL Implicit Net warning at top.v(174): created implicit net for \"seg_3_en\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348272315300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1348272315391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(142) " "Verilog HDL assignment warning at top.v(142): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315395 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(149) " "Verilog HDL assignment warning at top.v(149): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315396 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(156) " "Verilog HDL assignment warning at top.v(156): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315396 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(163) " "Verilog HDL assignment warning at top.v(163): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315397 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(171) " "Verilog HDL assignment warning at top.v(171): truncated value with size 32 to match size of target (1)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315397 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(172) " "Verilog HDL assignment warning at top.v(172): truncated value with size 32 to match size of target (1)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315397 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(173) " "Verilog HDL assignment warning at top.v(173): truncated value with size 32 to match size of target (1)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315397 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] top.v(7) " "Output port \"LEDG\[7..1\]\" at top.v(7) has no driver" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1348272315400 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div\"" {  } { { "verilog/top.v" "clk_div" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clk_div.v(11) " "Verilog HDL assignment warning at clk_div.v(11): truncated value with size 32 to match size of target (28)" {  } { { "verilog/clk_div.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/clk_div.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315424 "|top|clk_div:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_input temp_input:ti " "Elaborating entity \"temp_input\" for hierarchy \"temp_input:ti\"" {  } { { "verilog/top.v" "ti" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(44) " "Verilog HDL assignment warning at temp_input.v(44): truncated value with size 32 to match size of target (4)" {  } { { "verilog/temp_input.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/temp_input.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315427 "|top|temp_input:ti"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor monitor:monitor " "Elaborating entity \"monitor\" for hierarchy \"monitor:monitor\"" {  } { { "verilog/top.v" "monitor" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(71) " "Verilog HDL assignment warning at monitor.v(71): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315430 "|top|monitor:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_sub monitor:monitor\|bcd_sub:bs " "Elaborating entity \"bcd_sub\" for hierarchy \"monitor:monitor\|bcd_sub:bs\"" {  } { { "verilog/monitor.v" "bs" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(30) " "Verilog HDL assignment warning at bcd_sub.v(30): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(31) " "Verilog HDL assignment warning at bcd_sub.v(31): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(32) " "Verilog HDL assignment warning at bcd_sub.v(32): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(45) " "Verilog HDL assignment warning at bcd_sub.v(45): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(46) " "Verilog HDL assignment warning at bcd_sub.v(46): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(47) " "Verilog HDL assignment warning at bcd_sub.v(47): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(53) " "Verilog HDL assignment warning at bcd_sub.v(53): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(54) " "Verilog HDL assignment warning at bcd_sub.v(54): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_sub.v(55) " "Verilog HDL assignment warning at bcd_sub.v(55): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bcd_sub.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bcd_sub.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315447 "|top|monitor:monitor|bcd_sub:bs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_2_bcd state_2_bcd:s2b " "Elaborating entity \"state_2_bcd\" for hierarchy \"state_2_bcd:s2b\"" {  } { { "verilog/top.v" "s2b" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:s0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:s0\"" {  } { { "verilog/top.v" "s0" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_led pulse_led:pulse_slow " "Elaborating entity \"pulse_led\" for hierarchy \"pulse_led:pulse_slow\"" {  } { { "verilog/top.v" "pulse_slow" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(14) " "Verilog HDL assignment warning at pulse_led.v(14): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315454 "|top|pulse_led:pulse_slow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(17) " "Verilog HDL assignment warning at pulse_led.v(17): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315454 "|top|pulse_led:pulse_slow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(19) " "Verilog HDL assignment warning at pulse_led.v(19): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315454 "|top|pulse_led:pulse_slow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(24) " "Verilog HDL assignment warning at pulse_led.v(24): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315454 "|top|pulse_led:pulse_slow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_led pulse_led:pulse_fast " "Elaborating entity \"pulse_led\" for hierarchy \"pulse_led:pulse_fast\"" {  } { { "verilog/top.v" "pulse_fast" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348272315455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(14) " "Verilog HDL assignment warning at pulse_led.v(14): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315457 "|top|pulse_led:pulse_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(17) " "Verilog HDL assignment warning at pulse_led.v(17): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315457 "|top|pulse_led:pulse_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(19) " "Verilog HDL assignment warning at pulse_led.v(19): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315457 "|top|pulse_led:pulse_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(24) " "Verilog HDL assignment warning at pulse_led.v(24): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348272315457 "|top|pulse_led:pulse_fast"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 37 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1348272315570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 20:05:15 2012 " "Processing ended: Fri Sep 21 20:05:15 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1348272315570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1348272315570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1348272315570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1348272315570 ""}
