{
    "name": "evb",
    "version": "1060_A1",
    "config_region": {
        // OTPCFG0[1]
        // false: Disable Secure Boot
        // true : Enable Secure Boot
        "Enable Secure Boot": false,
        // OTPCFG0[3]
        // false: User region ECC disable
        // true : User region ECC enable
        "User region ECC enable": false,
        // OTPCFG0[4]
        // false: Secure Region ECC disable
        // true : Secure Region ECC enable
        "Secure Region ECC enable": false,
        // OTPCFG0[5]
        // false: Enable low security key
        // true : Disable low security key
        "Disable low security key": false,
        // OTPCFG0[6]
        // false: Do not ignore Secure Boot hardware strap
        // true : Ignore Secure Boot hardware strap
        "Ignore Secure Boot hardware strap": false,
        // OTPCFG0[7]
        // 0: "Normal"
        // 1: "Mode_PFR"
        "Secure Boot Mode": "Normal",
        // OTPCFG0[13-10]
        // 0: "ECDSA384"
        // 1: "ECDSA384_RSA2048"
        // 2: "ECDSA384_RSA3072"
        // 3: "ECDSA384_RSA4096"
        // 4: "RSAPSS_2048_SHA256"
        // 8: "RSAPSS_3072_SHA384"
        // 12: "RSAPSS_4096_SHA512"
        // 5: "RSAPKCS1_2048_SHA256"
        // 10: "RSAPKCS1_3072_SHA384"
        // 15: "RSAPKCS1_4096_SHA512"
        "Signature Scheme": "ECDSA384",
        // OTPCFG0[14]
        // false: Enable patch code
        // true : Disable patch code
        "Disable patch code": false,
        // OTPCFG0[15]
        // false: Enable Boot from Uart
        // true : Disable Boot from Uart
        "Disable Boot from Uart": false,
        // OTPCFG0[21-16]
        "Secure Region size": "0x0",
        // OTPCFG0[22]
        // false: Secure Region : Writable
        // true : Secure Region : Write Protect
        "Write Protect: Secure Region": false,
        // OTPCFG0[23]
        // false: User Region : Writable
        // true : User Region : Write Protect
        "Write Protect: User region": false,
        // OTPCFG0[24]
        // false: Configure Region : Writable
        // true : Configure Region : Write Protect
        "Write Protect: Configure region": false,
        // OTPCFG0[25]
        // false: OTP strap Region : Writable
        // true : OTP strap Region : Write Protect
        "Write Protect: OTP strap region": false,
        // OTPCFG0[26]
        // false: Copy Boot Image to Internal SRAM
        // true : Disable Copy Boot Image to Internal SRAM
        "Copy Boot Image to Internal SRAM": false,
        // OTPCFG0[27]
        // false: Disable image encryption
        // true : Enable image encryption
        "Enable image encryption": false,
        // OTPCFG0[29]
        // false: OTP key retire Region : Writable
        // true : OTP key retire Region : Write Protect
        "Enable write Protect of OTP key retire bits": false,
        // OTPCFG0[31]
        // false: OTP memory lock disable
        // true : OTP memory lock enable
        "OTP memory lock enable": false,
        // OTPCFG2[15-0]
        "Vender ID": "0x0",
        // OTPCFG2[31-16]
        "Key Revision": "0x0",
        // OTPCFG3[15-0]
        "Secure boot header offset": "0x0",
        // OTPCFG4[7-0]
        "Keys Retire ID": 0,
        // OTPCFG5[31-0]
        "User define data: random number low": "0x0",
        // OTPCFG6[31-0]
        "User define data: random number high": "0x0",
        // OTPCFG14[10-0]
        "Patch code location": "0x0",
        // OTPCFG14[16-11]
        "Patch code size": "0x0"
    },
    "otp_strap": {
        // OTPSTRAP[0]
        "Enable secure boot": {
            // false: Disable Secure Boot
            // true : Enable Secure Boot
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[2:1]
        "OTPSTRAP[2:1] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[3]
        "Address offset of single chip ABR mode": {
            // 0: 1/2
            // 1: 1/3
            "value": "1/2",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[16:4]
        "OTPSTRAP[16:4] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[16]
        "Disable ARM JTAG debug": {
            // false: Enable ARM JTAG debug
            // true : Disable ARM JTAG debug
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[31:18]
        "OTPSTRAP[31:18] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[35:32]
        "OTPSTRAP[35:32] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[36]
        "Disable debug interfaces": {
            // false: Enable debug interfaces
            // true : Disable debug interfaces
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[39:37]
        "OTPSTRAP[39:37] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[40]
        "Enable boot from uart5": {
            // false: Disable boot from uart5
            // true : Enable boot from uart5
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[42:41]
        "OTPSTRAP[42:41] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[43]
        "Enable boot SPI ABR": {
            // false: Disable boot SPI ABR
            // true : Enable boot SPI ABR
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[44]
        "Boot SPI ABR Mode": {
            // 0: dual
            // 1: single
            "value": "dual",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[47:45]
        "Boot SPI flash size": {
            // 0: 0
            // 1: 2
            // 2: 4
            // 3: 8
            // 4: 16
            // 5: 32
            // 6: 64
            // 7: 128
            "value": "0",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[53:48]
        "OTPSTRAP[53:48] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[54]
        "Enable boot SPI auxiliary control pins": {
            // false: Disable boot SPI auxiliary control pins
            // true : Enable boot SPI auxiliary control pins
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[63:57]
        "OTPSTRAP[61:55] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[62]
        "Enable Dedicate GPIO Strap Pins": {
            // false: Disable dedicate GPIO strap pins
            // true : Enable dedicate GPIO strap pins
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[63]
        "OTPSTRAP[63] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        }
    },
    "scu_protect": {
        // SCU500[0]
        "Disable ARM CA7 CPU boot (TXD5)": {
            "protect": false,
            "ignore": true
        },
        // SCU500[2:1]
        "Reserved0": {
            "protect": false,
            "ignore": true
        },
        // SCU500[3]
        "Address offset of single chip ABR mode": {
            "protect": false,
            "ignore": true
        },
        // SCU500[16:4]
        "OTPSTRAP[16:4] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU500[17]
        "Disable ARM JTAG debug": {
            "protect": false,
            "ignore": true
        },
        // SCU500[31:18]
        "OTPSTRAP[31:18] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU510[3:0]
        "OTPSTRAP[35:32] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU510[4]
        "Disable debug interfaces": {
            "protect": false,
            "ignore": true
        },
        // SCU510[7:5]
        "OTPSTRAP[39:37] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU510[8]
        "Enable boot from uart5": {
            "protect": false,
            "ignore": true
        },
        // SCU510[10:9]
        "OTPSTRAP[42:41] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU510[11]
        "Enable boot SPI ABR": {
            "protect": false,
            "ignore": true
        },
        // SCU510[12]
        "Boot SPI ABR Mode": {
            "protect": false,
            "ignore": true
        },
        // SCU510[15:13]
        "Boot SPI flash size": {
            "protect": false,
            "ignore": true
        },
        // SCU510[21:16]
        "OTPSTRAP[53:48] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU510[22]
        "Enable boot SPI auxiliary control pins": {
            "protect": false,
            "ignore": true
        },
        // SCU510[29:23]
        "OTPSTRAP[61:55] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU510[30]
        "Enable Dedicate GPIO Strap Pins": {
            "protect": false,
            "ignore": true
        },
        // SCU510[31]
        "Enable Secure Boot by Pin Strap (FWSPIMOSI)": {
            "protect": false,
            "ignore": true
        }
    }
}