// Seed: 3987315059
module module_0 #(
    parameter id_13 = 32'd76,
    parameter id_8  = 32'd50,
    parameter id_9  = 32'd55
) (
    input uwire id_0,
    input supply0 id_1,
    output wand id_2,
    input tri id_3,
    input supply0 id_4
);
  logic id_6;
  wire  id_7;
  logic _id_8 = 1;
  wire  _id_9;
  assign id_2 = 1'b0;
  wire id_10;
  ;
  logic id_11;
  assign module_1.id_8 = 0;
  logic id_12 = -1;
  logic [id_8 : -1] _id_13;
  ;
  logic id_14;
  ;
  assign id_2 = 1;
  logic [id_9 : id_13] id_15;
  ;
endmodule
module module_1 (
    inout wor id_0,
    input tri id_1,
    input supply1 id_2,
    inout tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7
    , id_16,
    input uwire id_8,
    output wor id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12
    , id_17,
    output tri1 id_13,
    output supply1 id_14
);
  wire id_18;
  wire id_19;
  xor primCall (
      id_0,
      id_3,
      id_4,
      id_18,
      id_7,
      id_11,
      id_5,
      id_6,
      id_16,
      id_8,
      id_12,
      id_2,
      id_17,
      id_10,
      id_19
  );
  module_0 modCall_1 (
      id_4,
      id_10,
      id_0,
      id_5,
      id_1
  );
  wire id_20;
  ;
endmodule
